 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Sat Sep 30 02:14:23 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_ALU/A_FF_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/A_FF_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/A_FF_reg[0]/CK (SDFFRQX2M)        0.00       0.00 r
  U0_ALU/A_FF_reg[0]/Q (SDFFRQX2M)         0.35       0.35 r
  U0_ALU/A_FF_reg[1]/SI (SDFFRX1M)         0.00       0.35 r
  data arrival time                                   0.35

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/A_FF_reg[1]/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                       -0.20      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: U0_ALU/A_FF_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/B_FF_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/A_FF_reg[7]/CK (SDFFRX1M)         0.00       0.00 r
  U0_ALU/A_FF_reg[7]/Q (SDFFRX1M)          0.40       0.40 r
  U0_ALU/B_FF_reg[0]/SI (SDFFRX1M)         0.00       0.40 r
  data arrival time                                   0.40

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/B_FF_reg[0]/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                       -0.20      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: U0_ALU/A_FF_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/A_FF_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/A_FF_reg[6]/CK (SDFFRX1M)         0.00       0.00 r
  U0_ALU/A_FF_reg[6]/Q (SDFFRX1M)          0.40       0.40 r
  U0_ALU/A_FF_reg[7]/SI (SDFFRX1M)         0.00       0.40 r
  data arrival time                                   0.40

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/A_FF_reg[7]/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                       -0.20      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: U0_ALU/A_FF_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/A_FF_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/A_FF_reg[5]/CK (SDFFRX1M)         0.00       0.00 r
  U0_ALU/A_FF_reg[5]/Q (SDFFRX1M)          0.40       0.40 r
  U0_ALU/A_FF_reg[6]/SI (SDFFRX1M)         0.00       0.40 r
  data arrival time                                   0.40

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/A_FF_reg[6]/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                       -0.20      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: U0_ALU/A_FF_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/A_FF_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/A_FF_reg[4]/CK (SDFFRX1M)         0.00       0.00 r
  U0_ALU/A_FF_reg[4]/Q (SDFFRX1M)          0.40       0.40 r
  U0_ALU/A_FF_reg[5]/SI (SDFFRX1M)         0.00       0.40 r
  data arrival time                                   0.40

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/A_FF_reg[5]/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                       -0.20      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: U0_ALU/A_FF_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/A_FF_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/A_FF_reg[3]/CK (SDFFRX1M)         0.00       0.00 r
  U0_ALU/A_FF_reg[3]/Q (SDFFRX1M)          0.40       0.40 r
  U0_ALU/A_FF_reg[4]/SI (SDFFRX1M)         0.00       0.40 r
  data arrival time                                   0.40

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/A_FF_reg[4]/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                       -0.20      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: U0_ALU/A_FF_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/A_FF_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/A_FF_reg[2]/CK (SDFFRX1M)         0.00       0.00 r
  U0_ALU/A_FF_reg[2]/Q (SDFFRX1M)          0.40       0.40 r
  U0_ALU/A_FF_reg[3]/SI (SDFFRX1M)         0.00       0.40 r
  data arrival time                                   0.40

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/A_FF_reg[3]/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                       -0.20      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: U0_ALU/A_FF_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/A_FF_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/A_FF_reg[1]/CK (SDFFRX1M)         0.00       0.00 r
  U0_ALU/A_FF_reg[1]/Q (SDFFRX1M)          0.40       0.40 r
  U0_ALU/A_FF_reg[2]/SI (SDFFRX1M)         0.00       0.40 r
  data arrival time                                   0.40

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/A_FF_reg[2]/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                       -0.20      -0.10
  data required time                                 -0.10
  -----------------------------------------------------------
  data required time                                 -0.10
  data arrival time                                  -0.40
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: U0_ALU/B_FF_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/B_FF_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/B_FF_reg[4]/CK (SDFFRX1M)         0.00       0.00 r
  U0_ALU/B_FF_reg[4]/Q (SDFFRX1M)          0.54       0.54 r
  U0_ALU/B_FF_reg[5]/SI (SDFFRX1M)         0.00       0.54 r
  data arrival time                                   0.54

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/B_FF_reg[5]/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: U0_ALU/B_FF_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/B_FF_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/B_FF_reg[1]/CK (SDFFRX1M)         0.00       0.00 r
  U0_ALU/B_FF_reg[1]/Q (SDFFRX1M)          0.55       0.55 r
  U0_ALU/B_FF_reg[2]/SI (SDFFRX1M)         0.00       0.55 r
  data arrival time                                   0.55

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/B_FF_reg[2]/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: U0_ALU/B_FF_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/B_FF_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/B_FF_reg[6]/CK (SDFFRX1M)         0.00       0.00 r
  U0_ALU/B_FF_reg[6]/Q (SDFFRX1M)          0.55       0.55 r
  U0_ALU/B_FF_reg[7]/SI (SDFFRX1M)         0.00       0.55 r
  data arrival time                                   0.55

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/B_FF_reg[7]/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: U0_ALU/B_FF_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/B_FF_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/B_FF_reg[3]/CK (SDFFRX1M)         0.00       0.00 r
  U0_ALU/B_FF_reg[3]/Q (SDFFRX1M)          0.56       0.56 r
  U0_ALU/B_FF_reg[4]/SI (SDFFRX1M)         0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/B_FF_reg[4]/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: U0_ALU/B_FF_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/B_FF_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/B_FF_reg[2]/CK (SDFFRX1M)         0.00       0.00 r
  U0_ALU/B_FF_reg[2]/Q (SDFFRX1M)          0.56       0.56 r
  U0_ALU/B_FF_reg[3]/SI (SDFFRX1M)         0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/B_FF_reg[3]/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: U0_ALU/B_FF_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/B_FF_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/B_FF_reg[5]/CK (SDFFRX1M)         0.00       0.00 r
  U0_ALU/B_FF_reg[5]/Q (SDFFRX1M)          0.56       0.56 r
  U0_ALU/B_FF_reg[6]/SI (SDFFRX1M)         0.00       0.56 r
  data arrival time                                   0.56

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/B_FF_reg[6]/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                       -0.24      -0.14
  data required time                                 -0.14
  -----------------------------------------------------------
  data required time                                 -0.14
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: U0_ALU/B_FF_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: U0_ALU/B_FF_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ALU/B_FF_reg[0]/CK (SDFFRX1M)         0.00       0.00 r
  U0_ALU/B_FF_reg[0]/Q (SDFFRX1M)          0.59       0.59 r
  U0_ALU/B_FF_reg[1]/SI (SDFFRX1M)         0.00       0.59 r
  data arrival time                                   0.59

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ALU/B_FF_reg[1]/CK (SDFFRX1M)         0.00       0.10 r
  library hold time                       -0.25      -0.15
  data required time                                 -0.15
  -----------------------------------------------------------
  data required time                                 -0.15
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.74


  Startpoint: U0_UART/RX_UART/fsm_u0/data_valid_reg
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART/RX_UART/u0/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/RX_UART/fsm_u0/data_valid_reg/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/RX_UART/fsm_u0/data_valid_reg/Q (SDFFRQX2M)     0.35       0.35 r
  U0_UART/RX_UART/fsm_u0/data_valid (FSM_RX_UART_test_1)
                                                          0.00       0.35 r
  U0_UART/RX_UART/u0/test_si (EDGE_BIT_COUNTER_test_1)
                                                          0.00       0.35 r
  U0_UART/RX_UART/u0/bit_count_reg[0]/SI (SDFFSQX1M)      0.00       0.35 r
  data arrival time                                                  0.35

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/RX_UART/u0/bit_count_reg[0]/CK (SDFFSQX1M)      0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: U0_ref_sync/SYN_FLOPS_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_ref_sync/Multi_FF_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/SYN_FLOPS_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_ref_sync/SYN_FLOPS_reg[0]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_ref_sync/Multi_FF_reg/D (SDFFRQX2M)                  0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/Multi_FF_reg/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_RST_SYNC/SYN_FLOPS_reg[0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/SYN_FLOPS_reg[0]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RST_SYNC/SYN_FLOPS_reg[0]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_RST_SYNC/SYNC_RST_reg/D (SDFFRQX2M)                  0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/SYNC_RST_reg/CK (SDFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_RST_SYNC/SYN_FLOPS_reg[1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_RST_SYNC/SYN_FLOPS_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RST_SYNC/SYN_FLOPS_reg[1]/CK (SDFFRQX2M)             0.00       0.00 r
  U0_RST_SYNC/SYN_FLOPS_reg[1]/Q (SDFFRQX2M)              0.34       0.34 r
  U0_RST_SYNC/SYN_FLOPS_reg[0]/D (SDFFRQX2M)              0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/SYN_FLOPS_reg[0]/CK (SDFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYNC_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_w2r/SYNC_reg[3]/D (SDFFRQX2M)         0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYNC_reg[3]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYNC_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_w2r/SYNC_reg[2]/D (SDFFRQX2M)         0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYNC_reg[2]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYNC_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_w2r/SYNC_reg[1]/D (SDFFRQX2M)         0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYNC_reg[1]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYNC_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_w2r/SYNC_reg[0]/D (SDFFRQX2M)         0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYNC_reg[0]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_w2r/SYN_FLOPS_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYNC_reg[3]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_r2w/SYNC_reg[3]/D (SDFFRQX2M)         0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYNC_reg[3]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYNC_reg[2]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_r2w/SYNC_reg[2]/D (SDFFRQX2M)         0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYNC_reg[2]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYNC_reg[1]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_r2w/SYNC_reg[1]/D (SDFFRQX2M)         0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYNC_reg[1]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][0]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYNC_reg[0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][0]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_r2w/SYNC_reg[0]/D (SDFFRQX2M)         0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYNC_reg[0]/CK (SDFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[3][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[2][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[1][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][1]
              (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Endpoint: U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][0]
            (rising edge-triggered flip-flop clocked by SCAN_CLK)
  Path Group: SCAN_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][1]/CK (SDFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][1]/Q (SDFFRQX2M)
                                                          0.34       0.34 r
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][0]/D (SDFFRQX2M)
                                                          0.00       0.34 r
  data arrival time                                                  0.34

  clock SCAN_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/sync_r2w/SYN_FLOPS_reg[0][0]/CK (SDFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


1
