{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684343285149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684343285150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 00:08:04 2023 " "Processing started: Thu May 18 00:08:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684343285150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684343285150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRA -c SRA " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRA -c SRA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684343285150 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1684343285483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SUB " "Found entity 1: SUB" {  } { { "SUB.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/SUB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sr3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SR3 " "Found entity 1: SR3" {  } { { "SR3.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/SR3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sr1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SR1 " "Found entity 1: SR1" {  } { { "SR1.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/SR1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file restr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RESTR " "Found entity 1: RESTR" {  } { { "RESTR.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/RESTR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285529 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX41 MUX41.bdf " "Entity \"MUX41\" obtained from \"MUX41.bdf\" instead of from Quartus II megafunction library" {  } { { "MUX41.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/MUX41.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1684343285531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux41.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux41.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX41 " "Found entity 1: MUX41" {  } { { "MUX41.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/MUX41.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux31.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux31.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX31 " "Found entity 1: MUX31" {  } { { "MUX31.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/MUX31.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux21.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "MUX21.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/MUX21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minmax.bdf 1 1 " "Found 1 design units, including 1 entities, in source file minmax.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MINMAX " "Found entity 1: MINMAX" {  } { { "MINMAX.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/MINMAX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min.bdf 1 1 " "Found 1 design units, including 1 entities, in source file min.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIN " "Found entity 1: MIN" {  } { { "MIN.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/MIN.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max.bdf 1 1 " "Found 1 design units, including 1 entities, in source file max.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAX " "Found entity 1: MAX" {  } { { "MAX.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/MAX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/FA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file au2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AU2 " "Found entity 1: AU2" {  } { { "AU2.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/AU2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file au1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AU1 " "Found entity 1: AU1" {  } { { "AU1.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/AU1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addsub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADDSUB " "Found entity 1: ADDSUB" {  } { { "ADDSUB.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/ADDSUB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/ADD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file abs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ABS " "Found entity 1: ABS" {  } { { "ABS.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/ABS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_comp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_comp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_COMP " "Found entity 1: TEST_COMP" {  } { { "TEST_COMP.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/TEST_COMP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684343285548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684343285548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUX41 " "Elaborating entity \"MUX41\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684343285579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 MUX21:inst1 " "Elaborating entity \"MUX21\" for hierarchy \"MUX21:inst1\"" {  } { { "MUX41.bdf" "inst1" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/SRA-base/MUX41.bdf" { { 360 640 704 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684343285585 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1684343286044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684343286044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1684343286069 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1684343286069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1684343286069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1684343286069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684343286094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 00:08:06 2023 " "Processing ended: Thu May 18 00:08:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684343286094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684343286094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684343286094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684343286094 ""}
