This is a continuation of Lab 4 and creating a controller for the alu. By compiling all files from lab4 and lab5 to create a basic processor in vhdl using model sim. 
