// Seed: 2196933530
module module_0 (
    output tri0 id_0,
    output wor id_1,
    output wire id_2,
    output uwire id_3,
    input wire id_4,
    output wire id_5,
    input supply0 id_6,
    input supply1 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri1 id_12,
    input wire id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri id_16,
    output supply1 id_17,
    output wand id_18,
    input tri0 id_19,
    input wor id_20,
    output supply0 id_21,
    input tri id_22,
    output tri id_23,
    input tri0 id_24,
    input uwire id_25,
    input tri1 id_26,
    output tri1 id_27,
    input supply1 id_28,
    output wor id_29
);
  wire id_31;
  wire id_32;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input wor id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wand id_5,
    output wire id_6
    , id_9,
    input tri0 id_7
);
  wire id_10, id_11;
  module_0(
      id_3,
      id_6,
      id_1,
      id_6,
      id_7,
      id_1,
      id_7,
      id_7,
      id_2,
      id_5,
      id_2,
      id_7,
      id_5,
      id_2,
      id_7,
      id_2,
      id_2,
      id_6,
      id_3,
      id_2,
      id_0,
      id_1,
      id_2,
      id_3,
      id_5,
      id_5,
      id_4,
      id_6,
      id_2,
      id_1
  );
endmodule
