{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622800298885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622800298886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 17:51:38 2021 " "Processing started: Fri Jun 04 17:51:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622800298886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622800298886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622800298886 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1622800299376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_computer_main.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_computer_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_computer_main " "Found entity 1: pipeline_computer_main" {  } { { "pipeline_computer_main.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeline_computer_main.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "sc_instmen.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "sc_datamem.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "sc_cu.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "sc_cpu.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "dffe32.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "dff32.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_and_mem_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_and_mem_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_and_mem_clock " "Found entity 1: clock_and_mem_clock" {  } { { "clock_and_mem_clock.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/clock_and_mem_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output " "Found entity 1: io_output" {  } { { "io_output.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input.v 2 2 " "Found 2 design units, including 2 entities, in source file io_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input " "Found entity 1: io_input" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299575 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port " "Found entity 1: in_port" {  } { { "in_port.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/in_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_port_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file out_port_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_seg " "Found entity 1: out_port_seg" {  } { { "out_port_seg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipepc.v 1 1 " "Found 1 design units, including 1 entities, in source file pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Found entity 1: pipepc" {  } { { "pipepc.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeif.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Found entity 1: pipeif" {  } { { "pipeif.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "cla32.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeir.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Found entity 1: pipeir" {  } { { "pipeir.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeid.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Found entity 1: pipeid" {  } { { "pipeid.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipedereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Found entity 1: pipedereg" {  } { { "pipedereg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipedereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeexe.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Found entity 1: pipeexe" {  } { { "pipeexe.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeexe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Found entity 1: pipeemreg" {  } { { "pipeemreg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeemreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Found entity 1: pipemem" {  } { { "pipemem.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipemem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemwreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Found entity 1: pipemwreg" {  } { { "pipemwreg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipemwreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299609 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622800299616 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622800299616 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1622800299709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_port_seg out_port_seg:inst7 " "Elaborating entity \"out_port_seg\" for hierarchy \"out_port_seg:inst7\"" {  } { { "test.bdf" "inst7" { Schematic "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/test.bdf" { { 368 848 1016 448 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(12) " "Verilog HDL assignment warning at out_port_seg.v(12): truncated value with size 32 to match size of target (4)" {  } { { "out_port_seg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622800299722 "|test|out_port_seg:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 out_port_seg.v(13) " "Verilog HDL assignment warning at out_port_seg.v(13): truncated value with size 32 to match size of target (4)" {  } { { "out_port_seg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1622800299722 "|test|out_port_seg:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg out_port_seg:inst7\|sevenseg:display_1 " "Elaborating entity \"sevenseg\" for hierarchy \"out_port_seg:inst7\|sevenseg:display_1\"" {  } { { "out_port_seg.v" "display_1" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_computer_main pipeline_computer_main:inst3 " "Elaborating entity \"pipeline_computer_main\" for hierarchy \"pipeline_computer_main:inst3\"" {  } { { "test.bdf" "inst3" { Schematic "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/test.bdf" { { 384 440 680 592 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipepc pipeline_computer_main:inst3\|pipepc:prog_cnt " "Elaborating entity \"pipepc\" for hierarchy \"pipeline_computer_main:inst3\|pipepc:prog_cnt\"" {  } { { "pipeline_computer_main.v" "prog_cnt" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeline_computer_main.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe32 pipeline_computer_main:inst3\|pipepc:prog_cnt\|dffe32:next_pc " "Elaborating entity \"dffe32\" for hierarchy \"pipeline_computer_main:inst3\|pipepc:prog_cnt\|dffe32:next_pc\"" {  } { { "pipepc.v" "next_pc" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipepc.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeif pipeline_computer_main:inst3\|pipeif:if_stage " "Elaborating entity \"pipeif\" for hierarchy \"pipeline_computer_main:inst3\|pipeif:if_stage\"" {  } { { "pipeline_computer_main.v" "if_stage" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeline_computer_main.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 pipeline_computer_main:inst3\|pipeif:if_stage\|mux4x32:selectnewpc " "Elaborating entity \"mux4x32\" for hierarchy \"pipeline_computer_main:inst3\|pipeif:if_stage\|mux4x32:selectnewpc\"" {  } { { "pipeif.v" "selectnewpc" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeif.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 pipeline_computer_main:inst3\|pipeif:if_stage\|cla32:pc_plus4 " "Elaborating entity \"cla32\" for hierarchy \"pipeline_computer_main:inst3\|pipeif:if_stage\|cla32:pc_plus4\"" {  } { { "pipeif.v" "pc_plus4" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeif.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom pipeline_computer_main:inst3\|pipeif:if_stage\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"pipeline_computer_main:inst3\|pipeif:if_stage\|lpm_rom_irom:irom\"" {  } { { "pipeif.v" "irom" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeif.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeline_computer_main:inst3\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeline_computer_main:inst3\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "altsyncram_component" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299831 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline_computer_main:inst3\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeline_computer_main:inst3\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom_irom.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622800299834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline_computer_main:inst3\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeline_computer_main:inst3\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/sc_instmem.mif " "Parameter \"init_file\" = \"./source/sc_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299835 ""}  } { { "lpm_rom_irom.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1622800299835 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_oqi1.tdf" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/db/altsyncram_oqi1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1622800299909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oqi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oqi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oqi1 " "Found entity 1: altsyncram_oqi1" {  } { { "db/altsyncram_oqi1.tdf" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/db/altsyncram_oqi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800299910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800299910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oqi1 pipeline_computer_main:inst3\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated " "Elaborating entity \"altsyncram_oqi1\" for hierarchy \"pipeline_computer_main:inst3\|pipeif:if_stage\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_oqi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299911 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "98 128 0 1 1 " "98 out of 128 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "30 127 " "Addresses ranging from 30 to 127 are not initialized" {  } { { "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/source/sc_instmem.mif" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/source/sc_instmem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1622800299928 ""}  } { { "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/source/sc_instmem.mif" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/source/sc_instmem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1622800299928 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 128 C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/source/sc_instmem.mif " "Memory depth (64) in the design file differs from memory depth (128) in the Memory Initialization File \"C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/source/sc_instmem.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "lpm_rom_irom.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/lpm_rom_irom.v" 81 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1622800299929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeir pipeline_computer_main:inst3\|pipeir:inst_reg " "Elaborating entity \"pipeir\" for hierarchy \"pipeline_computer_main:inst3\|pipeir:inst_reg\"" {  } { { "pipeline_computer_main.v" "inst_reg" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeline_computer_main.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeid pipeline_computer_main:inst3\|pipeid:id_stage " "Elaborating entity \"pipeid\" for hierarchy \"pipeline_computer_main:inst3\|pipeid:id_stage\"" {  } { { "pipeline_computer_main.v" "id_stage" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeline_computer_main.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cu pipeline_computer_main:inst3\|pipeid:id_stage\|sc_cu:cu " "Elaborating entity \"sc_cu\" for hierarchy \"pipeline_computer_main:inst3\|pipeid:id_stage\|sc_cu:cu\"" {  } { { "pipeid.v" "cu" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeid.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeline_computer_main:inst3\|pipeid:id_stage\|regfile:regf " "Elaborating entity \"regfile\" for hierarchy \"pipeline_computer_main:inst3\|pipeid:id_stage\|regfile:regf\"" {  } { { "pipeid.v" "regf" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeid.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800299995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 pipeline_computer_main:inst3\|pipeid:id_stage\|mux2x5:rd_rt " "Elaborating entity \"mux2x5\" for hierarchy \"pipeline_computer_main:inst3\|pipeid:id_stage\|mux2x5:rd_rt\"" {  } { { "pipeid.v" "rd_rt" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeid.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipedereg pipeline_computer_main:inst3\|pipedereg:de_reg " "Elaborating entity \"pipedereg\" for hierarchy \"pipeline_computer_main:inst3\|pipedereg:de_reg\"" {  } { { "pipeline_computer_main.v" "de_reg" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeline_computer_main.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeexe pipeline_computer_main:inst3\|pipeexe:exe_stage " "Elaborating entity \"pipeexe\" for hierarchy \"pipeline_computer_main:inst3\|pipeexe:exe_stage\"" {  } { { "pipeline_computer_main.v" "exe_stage" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeline_computer_main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 pipeline_computer_main:inst3\|pipeexe:exe_stage\|mux2x32:e_alu_a " "Elaborating entity \"mux2x32\" for hierarchy \"pipeline_computer_main:inst3\|pipeexe:exe_stage\|mux2x32:e_alu_a\"" {  } { { "pipeexe.v" "e_alu_a" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeexe.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeline_computer_main:inst3\|pipeexe:exe_stage\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"pipeline_computer_main:inst3\|pipeexe:exe_stage\|alu:al_unit\"" {  } { { "pipeexe.v" "al_unit" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeexe.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeemreg pipeline_computer_main:inst3\|pipeemreg:em_reg " "Elaborating entity \"pipeemreg\" for hierarchy \"pipeline_computer_main:inst3\|pipeemreg:em_reg\"" {  } { { "pipeline_computer_main.v" "em_reg" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeline_computer_main.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemem pipeline_computer_main:inst3\|pipemem:mem_stage " "Elaborating entity \"pipemem\" for hierarchy \"pipeline_computer_main:inst3\|pipemem:mem_stage\"" {  } { { "pipeline_computer_main.v" "mem_stage" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeline_computer_main.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram pipeline_computer_main:inst3\|pipemem:mem_stage\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"pipeline_computer_main:inst3\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\"" {  } { { "pipemem.v" "dram" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipemem.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeline_computer_main:inst3\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeline_computer_main:inst3\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "altsyncram_component" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline_computer_main:inst3\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeline_computer_main:inst3\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq_dram.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline_computer_main:inst3\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeline_computer_main:inst3\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/sc_datamem.mif " "Parameter \"init_file\" = \"./source/sc_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300039 ""}  } { { "lpm_ram_dq_dram.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1622800300039 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_59m1.tdf" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/db/altsyncram_59m1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1622800300101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59m1 " "Found entity 1: altsyncram_59m1" {  } { { "db/altsyncram_59m1.tdf" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/db/altsyncram_59m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800300102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800300102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59m1 pipeline_computer_main:inst3\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_59m1:auto_generated " "Elaborating entity \"altsyncram_59m1\" for hierarchy \"pipeline_computer_main:inst3\|pipemem:mem_stage\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_59m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output pipeline_computer_main:inst3\|pipemem:mem_stage\|io_output:io_output_reg " "Elaborating entity \"io_output\" for hierarchy \"pipeline_computer_main:inst3\|pipemem:mem_stage\|io_output:io_output_reg\"" {  } { { "pipemem.v" "io_output_reg" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipemem.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input pipeline_computer_main:inst3\|pipemem:mem_stage\|io_input:io_input_reg " "Elaborating entity \"io_input\" for hierarchy \"pipeline_computer_main:inst3\|pipemem:mem_stage\|io_input:io_input_reg\"" {  } { { "pipemem.v" "io_input_reg" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipemem.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux pipeline_computer_main:inst3\|pipemem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"pipeline_computer_main:inst3\|pipemem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\"" {  } { { "io_input.v" "io_imput_mux2x32" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300113 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input.v(29) " "Verilog HDL Case Statement warning at io_input.v(29): incomplete case statement has no default case item" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1622800300114 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input.v(29) " "Verilog HDL Always Construct warning at io_input.v(29): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1622800300115 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input.v(29) " "Inferred latch for \"y\[0\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300115 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input.v(29) " "Inferred latch for \"y\[1\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300115 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input.v(29) " "Inferred latch for \"y\[2\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300115 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input.v(29) " "Inferred latch for \"y\[3\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300115 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input.v(29) " "Inferred latch for \"y\[4\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300115 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input.v(29) " "Inferred latch for \"y\[5\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300115 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input.v(29) " "Inferred latch for \"y\[6\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300115 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input.v(29) " "Inferred latch for \"y\[7\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300115 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input.v(29) " "Inferred latch for \"y\[8\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300115 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input.v(29) " "Inferred latch for \"y\[9\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300115 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input.v(29) " "Inferred latch for \"y\[10\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300115 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input.v(29) " "Inferred latch for \"y\[11\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300115 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input.v(29) " "Inferred latch for \"y\[12\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300115 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input.v(29) " "Inferred latch for \"y\[13\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300115 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input.v(29) " "Inferred latch for \"y\[14\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input.v(29) " "Inferred latch for \"y\[15\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input.v(29) " "Inferred latch for \"y\[16\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input.v(29) " "Inferred latch for \"y\[17\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input.v(29) " "Inferred latch for \"y\[18\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input.v(29) " "Inferred latch for \"y\[19\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input.v(29) " "Inferred latch for \"y\[20\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input.v(29) " "Inferred latch for \"y\[21\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input.v(29) " "Inferred latch for \"y\[22\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input.v(29) " "Inferred latch for \"y\[23\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input.v(29) " "Inferred latch for \"y\[24\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input.v(29) " "Inferred latch for \"y\[25\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input.v(29) " "Inferred latch for \"y\[26\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input.v(29) " "Inferred latch for \"y\[27\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input.v(29) " "Inferred latch for \"y\[28\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input.v(29) " "Inferred latch for \"y\[29\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input.v(29) " "Inferred latch for \"y\[30\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300116 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input.v(29) " "Inferred latch for \"y\[31\]\" at io_input.v(29)" {  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1622800300117 "|test|pipeline_computer_main:inst3|pipemem:mem_stage|io_input:io_input_reg|io_input_mux:io_imput_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipemwreg pipeline_computer_main:inst3\|pipemwreg:mw_reg " "Elaborating entity \"pipemwreg\" for hierarchy \"pipeline_computer_main:inst3\|pipemwreg:mw_reg\"" {  } { { "pipeline_computer_main.v" "mw_reg" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeline_computer_main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_and_mem_clock clock_and_mem_clock:inst " "Elaborating entity \"clock_and_mem_clock\" for hierarchy \"clock_and_mem_clock:inst\"" {  } { { "test.bdf" "inst" { Schematic "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/test.bdf" { { 168 120 304 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_port in_port:inst1 " "Elaborating entity \"in_port\" for hierarchy \"in_port:inst1\"" {  } { { "test.bdf" "inst1" { Schematic "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/test.bdf" { { 256 144 296 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800300122 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[31..5\] in_port.v(6) " "Output port \"out\[31..5\]\" at in_port.v(6) has no driver" {  } { { "in_port.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/in_port.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1622800300123 "|test|in_port:inst1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst7\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst7\|Mod1\"" {  } { { "out_port_seg.v" "Mod1" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622800301820 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst7\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst7\|Div0\"" {  } { { "out_port_seg.v" "Div0" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622800301820 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst7\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst7\|Mod0\"" {  } { { "out_port_seg.v" "Mod0" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622800301820 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst6\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst6\|Mod1\"" {  } { { "out_port_seg.v" "Mod1" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622800301820 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst6\|Div0\"" {  } { { "out_port_seg.v" "Div0" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622800301820 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst6\|Mod0\"" {  } { { "out_port_seg.v" "Mod0" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622800301820 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst5\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst5\|Mod1\"" {  } { { "out_port_seg.v" "Mod1" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622800301820 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst5\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst5\|Div0\"" {  } { { "out_port_seg.v" "Div0" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622800301820 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "out_port_seg:inst5\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"out_port_seg:inst5\|Mod0\"" {  } { { "out_port_seg.v" "Mod0" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622800301820 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1622800301820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_seg:inst7\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"out_port_seg:inst7\|lpm_divide:Mod1\"" {  } { { "out_port_seg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622800301861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_seg:inst7\|lpm_divide:Mod1 " "Instantiated megafunction \"out_port_seg:inst7\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800301861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800301861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800301861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800301861 ""}  } { { "out_port_seg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1622800301861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800301920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800301920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800301931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800301931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800301966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800301966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "out_port_seg:inst7\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"out_port_seg:inst7\|lpm_divide:Div0\"" {  } { { "out_port_seg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622800301985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "out_port_seg:inst7\|lpm_divide:Div0 " "Instantiated megafunction \"out_port_seg:inst7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800301985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800301985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800301985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622800301985 ""}  } { { "out_port_seg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/out_port_seg.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1622800301985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622800302045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622800302045 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipeline_computer_main:inst3\|pipemem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[0\] " "Latch pipeline_computer_main:inst3\|pipemem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[7\] " "Ports D and ENA on the latch are fed by the same signal pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[7\]" {  } { { "pipeemreg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeemreg.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622800302812 ""}  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622800302812 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipeline_computer_main:inst3\|pipemem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[4\] " "Latch pipeline_computer_main:inst3\|pipemem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " "Ports D and ENA on the latch are fed by the same signal pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]" {  } { { "pipeemreg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeemreg.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622800302813 ""}  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622800302813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipeline_computer_main:inst3\|pipemem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[1\] " "Latch pipeline_computer_main:inst3\|pipemem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " "Ports D and ENA on the latch are fed by the same signal pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]" {  } { { "pipeemreg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeemreg.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622800302813 ""}  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622800302813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipeline_computer_main:inst3\|pipemem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[2\] " "Latch pipeline_computer_main:inst3\|pipemem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " "Ports D and ENA on the latch are fed by the same signal pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]" {  } { { "pipeemreg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeemreg.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622800302813 ""}  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622800302813 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipeline_computer_main:inst3\|pipemem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[3\] " "Latch pipeline_computer_main:inst3\|pipemem:mem_stage\|io_input:io_input_reg\|io_input_mux:io_imput_mux2x32\|y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " "Ports D and ENA on the latch are fed by the same signal pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]" {  } { { "pipeemreg.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/pipeemreg.v" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1622800302813 ""}  } { { "io_input.v" "" { Text "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/io_input.v" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1622800302813 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1622800308240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1622800311452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622800311452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6152 " "Implemented 6152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1622800312152 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1622800312152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6032 " "Implemented 6032 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1622800312152 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1622800312152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1622800312152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622800312199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 04 17:51:52 2021 " "Processing ended: Fri Jun 04 17:51:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622800312199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622800312199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622800312199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622800312199 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622800313861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622800313862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 17:51:53 2021 " "Processing started: Fri Jun 04 17:51:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622800313862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1622800313862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1622800313862 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1622800313997 ""}
{ "Info" "0" "" "Project  = sc_computer" {  } {  } 0 0 "Project  = sc_computer" 0 0 "Fitter" 0 0 1622800314000 ""}
{ "Info" "0" "" "Revision = sc_computer" {  } {  } 0 0 "Revision = sc_computer" 0 0 "Fitter" 0 0 1622800314001 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1622800314208 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sc_computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"sc_computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622800314254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622800314302 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622800314302 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622800314729 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1622800314866 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1622800315556 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1622800315646 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1622800322247 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1622800322269 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1622800322447 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock_and_mem_clock:inst\|clock_out~CLKENA0 1359 global CLKCTRL_G3 " "clock_and_mem_clock:inst\|clock_out~CLKENA0 with 1359 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1622800322458 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1622800322458 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 1359 global CLKCTRL_G4 " "reset~inputCLKENA0 with 1359 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1622800322458 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1622800322458 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 170 global CLKCTRL_G6 " "clk~inputCLKENA0 with 170 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1622800322458 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1622800322458 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1622800322637 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622800322648 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1622800323903 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sc_computer.sdc " "Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1622800323908 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622800323909 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|mem_stage\|io_input_reg\|io_imput_mux2x32\|WideOr0~0  from: dataa  to: combout " "Cell: inst3\|mem_stage\|io_input_reg\|io_imput_mux2x32\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1622800323944 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1622800323944 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1622800323960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1622800323961 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1622800323965 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622800324066 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622800324074 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622800324083 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622800324091 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622800324091 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622800324098 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622800324229 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 EC " "Packed 32 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1622800324235 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622800324235 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622800324784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622800336954 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622800339809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1622800339825 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1622800350135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622800350135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1622800352093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X22_Y35 X32_Y45 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45" {  } { { "loc" "" { Generic "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X22_Y35 to location X32_Y45"} 22 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1622800367391 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1622800367391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622800389110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1622800389111 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1622800389111 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.66 " "Total time spent on timing analysis during the Fitter is 4.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1622800395266 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622800395416 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1622800395417 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622800402317 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622800402427 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1622800402427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622800408801 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:22 " "Fitter post-fit operations ending: elapsed time is 00:00:22" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622800417336 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/output_files/sc_computer.fit.smsg " "Generated suppressed messages file C:/Codes++/grade_3term_2/DigitalSystemDesign/pipeline_computer/output_files/sc_computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622800418552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5691 " "Peak virtual memory: 5691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622800420208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 04 17:53:40 2021 " "Processing ended: Fri Jun 04 17:53:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622800420208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622800420208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622800420208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622800420208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1622800421778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622800421779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 17:53:41 2021 " "Processing started: Fri Jun 04 17:53:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622800421779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1622800421779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1622800421779 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1622800431030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622800433828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 04 17:53:53 2021 " "Processing ended: Fri Jun 04 17:53:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622800433828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622800433828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622800433828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1622800433828 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1622800434591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1622800435556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622800435557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 17:53:55 2021 " "Processing started: Fri Jun 04 17:53:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622800435557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622800435557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sc_computer -c sc_computer " "Command: quartus_sta sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622800435557 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1622800435645 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1622800436732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1622800436785 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1622800436785 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1622800438033 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sc_computer.sdc " "Synopsys Design Constraints File file not found: 'sc_computer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1622800438172 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1622800438173 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438193 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_and_mem_clock:inst\|clock_out clock_and_mem_clock:inst\|clock_out " "create_clock -period 1.000 -name clock_and_mem_clock:inst\|clock_out clock_and_mem_clock:inst\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438193 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " "create_clock -period 1.000 -name pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438193 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438193 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|mem_stage\|io_input_reg\|io_imput_mux2x32\|WideOr0~0  from: datae  to: combout " "Cell: inst3\|mem_stage\|io_input_reg\|io_imput_mux2x32\|WideOr0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438205 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1622800438205 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1622800438214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438215 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1622800438216 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1622800438228 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1622800438640 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1622800438640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.011 " "Worst-case setup slack is -13.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.011           -6496.630 clock_and_mem_clock:inst\|clock_out  " "  -13.011           -6496.630 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.428             -31.144 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]  " "   -6.428             -31.144 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.442            -561.199 clk  " "   -4.442            -561.199 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622800438642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.470 " "Worst-case hold slack is -2.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.470            -107.140 clock_and_mem_clock:inst\|clock_out  " "   -2.470            -107.140 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.588              -5.907 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]  " "   -1.588              -5.907 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.938             -60.794 clk  " "   -0.938             -60.794 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622800438682 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622800438685 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622800438687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1009.610 clock_and_mem_clock:inst\|clock_out  " "   -2.174           -1009.610 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -223.067 clk  " "   -2.174            -223.067 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.187 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]  " "   -0.071              -0.187 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800438692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622800438692 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1622800438833 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1622800438883 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1622800438883 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1622800446415 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|mem_stage\|io_input_reg\|io_imput_mux2x32\|WideOr0~0  from: datae  to: combout " "Cell: inst3\|mem_stage\|io_input_reg\|io_imput_mux2x32\|WideOr0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446711 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1622800446711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446712 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1622800446831 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1622800446831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.982 " "Worst-case setup slack is -12.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.982           -6463.039 clock_and_mem_clock:inst\|clock_out  " "  -12.982           -6463.039 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.314             -30.649 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]  " "   -6.314             -30.649 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.178            -525.691 clk  " "   -4.178            -525.691 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622800446833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.387 " "Worst-case hold slack is -2.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.387             -99.536 clock_and_mem_clock:inst\|clock_out  " "   -2.387             -99.536 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.554              -5.841 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]  " "   -1.554              -5.841 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.965             -72.546 clk  " "   -0.965             -72.546 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622800446876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622800446878 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622800446881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -1023.122 clock_and_mem_clock:inst\|clock_out  " "   -2.174           -1023.122 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -227.157 clk  " "   -2.174            -227.157 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.218 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]  " "   -0.081              -0.218 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800446884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622800446884 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1622800446993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1622800447152 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1622800447152 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1622800454426 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|mem_stage\|io_input_reg\|io_imput_mux2x32\|WideOr0~0  from: datae  to: combout " "Cell: inst3\|mem_stage\|io_input_reg\|io_imput_mux2x32\|WideOr0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454723 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1622800454723 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454724 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1622800454763 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1622800454763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.066 " "Worst-case setup slack is -8.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.066           -3828.640 clock_and_mem_clock:inst\|clock_out  " "   -8.066           -3828.640 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.184             -15.300 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]  " "   -3.184             -15.300 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.236            -276.160 clk  " "   -2.236            -276.160 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622800454766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.379 " "Worst-case hold slack is -1.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.379             -60.563 clock_and_mem_clock:inst\|clock_out  " "   -1.379             -60.563 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.140              -4.248 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]  " "   -1.140              -4.248 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.466             -26.986 clk  " "   -0.466             -26.986 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622800454810 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622800454818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622800454821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -176.630 clk  " "   -2.174            -176.630 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -102.749 clock_and_mem_clock:inst\|clock_out  " "   -2.174            -102.749 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.074              -0.150 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]  " "   -0.074              -0.150 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800454826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622800454826 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1622800454934 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst3\|mem_stage\|io_input_reg\|io_imput_mux2x32\|WideOr0~0  from: datae  to: combout " "Cell: inst3\|mem_stage\|io_input_reg\|io_imput_mux2x32\|WideOr0~0  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455525 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1622800455525 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455525 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1622800455567 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1622800455567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.488 " "Worst-case setup slack is -7.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.488           -3512.136 clock_and_mem_clock:inst\|clock_out  " "   -7.488           -3512.136 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.068             -14.698 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]  " "   -3.068             -14.698 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.031            -249.187 clk  " "   -2.031            -249.187 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622800455570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.393 " "Worst-case hold slack is -1.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.393             -60.238 clock_and_mem_clock:inst\|clock_out  " "   -1.393             -60.238 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.054              -3.893 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]  " "   -1.054              -3.893 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.559             -38.618 clk  " "   -0.559             -38.618 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622800455617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622800455624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1622800455628 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -176.491 clk  " "   -2.174            -176.491 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -102.612 clock_and_mem_clock:inst\|clock_out  " "   -2.174            -102.612 clock_and_mem_clock:inst\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.013               0.000 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\]  " "    0.013               0.000 pipeline_computer_main:inst3\|pipeemreg:em_reg\|malu\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1622800455634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1622800455634 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1622800457044 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1622800457048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5033 " "Peak virtual memory: 5033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622800457218 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 04 17:54:17 2021 " "Processing ended: Fri Jun 04 17:54:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622800457218 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622800457218 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622800457218 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622800457218 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622800458784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622800458785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 17:54:18 2021 " "Processing started: Fri Jun 04 17:54:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622800458785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622800458785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sc_computer -c sc_computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622800458785 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1622800460156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622800460260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 04 17:54:20 2021 " "Processing ended: Fri Jun 04 17:54:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622800460260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622800460260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622800460260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622800460260 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 42 s " "Quartus II Full Compilation was successful. 0 errors, 42 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622800460924 ""}
