Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Dec  9 23:03:44 2024
| Host         : joseph-legion5 running 64-bit Linux Mint 22
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.079ns  (required time - arrival time)
  Source:                 expmod/modulus_block/intermediate_reg[23][1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            expmod/modulus_block/intermediate_reg[10][63]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 4.157ns (53.501%)  route 3.613ns (46.499%))
  Logic Levels:           21  (CARRY4=16 LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=10639, unplaced)     0.584     2.920    expmod/modulus_block/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  expmod/modulus_block/intermediate_reg[23][1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 r  expmod/modulus_block/intermediate_reg[23][1]/Q
                         net (fo=1, unplaced)         0.965     4.341    expmod/modulus_block/intermediate_reg_n_0_[23][1]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.636 r  expmod/modulus_block/intermediate[64][1]_i_24__0/O
                         net (fo=1, unplaced)         0.000     4.636    expmod/modulus_block/intermediate[64][1]_i_24__0_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.245     4.881 r  expmod/modulus_block/intermediate_reg[64][1]_i_10__0/O
                         net (fo=1, unplaced)         0.905     5.786    expmod/modulus_block/intermediate_reg[64][1]_i_10__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.298     6.084 r  expmod/modulus_block/intermediate[64][1]_i_4__0/O
                         net (fo=1, unplaced)         0.449     6.533    expmod/modulus_block/intermediate[64][1]_i_4__0_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     6.657 r  expmod/modulus_block/intermediate[64][1]_i_2__0/O
                         net (fo=5, unplaced)         0.667     7.324    expmod/modulus_block/intermediate[64][1]_i_2__0_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.831 r  expmod/modulus_block/intermediate_reg[64][3]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.009     7.840    expmod/modulus_block/intermediate_reg[64][3]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.954 r  expmod/modulus_block/intermediate_reg[64][7]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     7.954    expmod/modulus_block/intermediate_reg[64][7]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.068 r  expmod/modulus_block/intermediate_reg[64][11]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.068    expmod/modulus_block/intermediate_reg[64][11]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.182 r  expmod/modulus_block/intermediate_reg[64][15]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.182    expmod/modulus_block/intermediate_reg[64][15]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.296 r  expmod/modulus_block/intermediate_reg[64][19]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.296    expmod/modulus_block/intermediate_reg[64][19]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.410 r  expmod/modulus_block/intermediate_reg[64][23]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.410    expmod/modulus_block/intermediate_reg[64][23]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.524 r  expmod/modulus_block/intermediate_reg[64][27]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.524    expmod/modulus_block/intermediate_reg[64][27]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.638 r  expmod/modulus_block/intermediate_reg[64][31]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.638    expmod/modulus_block/intermediate_reg[64][31]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.752 r  expmod/modulus_block/intermediate_reg[64][35]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.752    expmod/modulus_block/intermediate_reg[64][35]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.866 r  expmod/modulus_block/intermediate_reg[64][39]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.866    expmod/modulus_block/intermediate_reg[64][39]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.980 r  expmod/modulus_block/intermediate_reg[64][43]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.980    expmod/modulus_block/intermediate_reg[64][43]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.094 r  expmod/modulus_block/intermediate_reg[64][47]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.094    expmod/modulus_block/intermediate_reg[64][47]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.208 r  expmod/modulus_block/intermediate_reg[64][51]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.208    expmod/modulus_block/intermediate_reg[64][51]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.322 r  expmod/modulus_block/intermediate_reg[64][55]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.322    expmod/modulus_block/intermediate_reg[64][55]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.436 r  expmod/modulus_block/intermediate_reg[64][59]_i_2__0/CO[3]
                         net (fo=1, unplaced)         0.000     9.436    expmod/modulus_block/intermediate_reg[64][59]_i_2__0_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.765 r  expmod/modulus_block/intermediate_reg[64][63]_i_5__0/O[3]
                         net (fo=1, unplaced)         0.618    10.383    expmod/modulus_block/p_1_in[63]
                         LUT3 (Prop_lut3_I0_O)        0.307    10.690 r  expmod/modulus_block/intermediate[64][63]_i_2__0/O
                         net (fo=64, unplaced)        0.000    10.690    expmod/modulus_block/intermediate1_in[63]
                         FDRE                                         r  expmod/modulus_block/intermediate_reg[10][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=10639, unplaced)     0.439    12.660    expmod/modulus_block/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  expmod/modulus_block/intermediate_reg[10][63]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.029    12.769    expmod/modulus_block/intermediate_reg[10][63]
  -------------------------------------------------------------------
                         required time                         12.769    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  2.079    




