`timescale 1ns/1ns
`include "main.vl"

module testmain();

reg clk;
reg cheat;
reg start;
reg rst_n;

wire flash;
wire [3:0] select;
wire [6:0] led;

initial begin
	$dumpfile("testmain.vcd");
	$dumpvars(0,testmain);
	rst_n <= 0;
	cheat <= 0;
	start <= 0;
	clk <= 0;

	#100000 rst_n <= 1;
	#100000 start <= 1;
	#3000000 start <= 0;
	
	#700000 $finish;
end

always begin
	#4 clk <= !clk;
end

main m(clk,cheat,start,rst_n,flash,select,led);

endmodule