

================================================================
== Vitis HLS Report for 'p_hls_fptosi_double_i32'
================================================================
* Date:           Sun Mar 24 19:36:43 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol3_1int_32 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   |  6.00 ns|  3.472 ns|     1.00 ns|
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.000 ns|  12.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|    1072|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|       -|    -|
|Register         |        -|    -|     163|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     163|    1072|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln513_fu_74_p2    |         +|   0|  0|   19|          12|          11|
    |result_V_2_fu_167_p2  |         -|   0|  0|   39|           1|          32|
    |sub_ln1364_fu_88_p2   |         -|   0|  0|   18|          10|          11|
    |r_V_fu_126_p2         |      lshr|   0|  0|  460|         137|         137|
    |ap_return             |    select|   0|  0|   32|           1|          32|
    |ush_fu_98_p3          |    select|   0|  0|   12|           1|          12|
    |val_fu_160_p3         |    select|   0|  0|   32|           1|          32|
    |r_V_1_fu_132_p2       |       shl|   0|  0|  460|         137|         137|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0| 1072|         300|         404|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |isNeg_reg_188                     |   1|   0|    1|          0|
    |p_Result_s_reg_178                |   1|   0|    1|          0|
    |p_Result_s_reg_178_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_65_reg_183                    |  52|   0|   52|          0|
    |ush_reg_193                       |  12|   0|   12|          0|
    |val_reg_198                       |  32|   0|   32|          0|
    |x_int_reg                         |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 163|   0|  163|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------+-----+-----+------------+-------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  __hls_fptosi_double_i32|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  __hls_fptosi_double_i32|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  __hls_fptosi_double_i32|  return value|
|x          |   in|   64|     ap_none|                        x|        scalar|
+-----------+-----+-----+------------+-------------------------+--------------+

