{
  "module_name": "i40e_adminq_cmd.h",
  "hash_id": "7637bf24d99152f67c6a866fe34606f80a49dc994e41c1e75df236ffe9160680",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/i40e/i40e_adminq_cmd.h",
  "human_readable_source": " \n \n\n#ifndef _I40E_ADMINQ_CMD_H_\n#define _I40E_ADMINQ_CMD_H_\n\n \n\n#define I40E_FW_API_VERSION_MAJOR\t0x0001\n#define I40E_FW_API_VERSION_MINOR_X722\t0x000C\n#define I40E_FW_API_VERSION_MINOR_X710\t0x000F\n\n#define I40E_FW_MINOR_VERSION(_h) ((_h)->mac.type == I40E_MAC_XL710 ? \\\n\t\t\t\t\tI40E_FW_API_VERSION_MINOR_X710 : \\\n\t\t\t\t\tI40E_FW_API_VERSION_MINOR_X722)\n\n \n#define I40E_MINOR_VER_GET_LINK_INFO_XL710 0x0007\n \n#define I40E_MINOR_VER_GET_LINK_INFO_X722 0x0009\n \n#define I40E_MINOR_VER_FW_LLDP_STOPPABLE_X722 0x0006\n \n#define I40E_MINOR_VER_FW_REQUEST_FEC_X722 0x000A\n\nstruct i40e_aq_desc {\n\t__le16 flags;\n\t__le16 opcode;\n\t__le16 datalen;\n\t__le16 retval;\n\t__le32 cookie_high;\n\t__le32 cookie_low;\n\tunion {\n\t\tstruct {\n\t\t\t__le32 param0;\n\t\t\t__le32 param1;\n\t\t\t__le32 param2;\n\t\t\t__le32 param3;\n\t\t} internal;\n\t\tstruct {\n\t\t\t__le32 param0;\n\t\t\t__le32 param1;\n\t\t\t__le32 addr_high;\n\t\t\t__le32 addr_low;\n\t\t} external;\n\t\tu8 raw[16];\n\t} params;\n};\n\n \n\n \n#define I40E_AQ_FLAG_ERR_SHIFT\t2\n#define I40E_AQ_FLAG_LB_SHIFT\t9\n#define I40E_AQ_FLAG_RD_SHIFT\t10\n#define I40E_AQ_FLAG_BUF_SHIFT\t12\n#define I40E_AQ_FLAG_SI_SHIFT\t13\n\n#define I40E_AQ_FLAG_ERR\tBIT(I40E_AQ_FLAG_ERR_SHIFT)  \n#define I40E_AQ_FLAG_LB\t\tBIT(I40E_AQ_FLAG_LB_SHIFT)   \n#define I40E_AQ_FLAG_RD\t\tBIT(I40E_AQ_FLAG_RD_SHIFT)   \n#define I40E_AQ_FLAG_BUF\tBIT(I40E_AQ_FLAG_BUF_SHIFT)  \n#define I40E_AQ_FLAG_SI\t\tBIT(I40E_AQ_FLAG_SI_SHIFT)   \n\n \nenum i40e_admin_queue_err {\n\tI40E_AQ_RC_OK\t\t= 0,   \n\tI40E_AQ_RC_EPERM\t= 1,   \n\tI40E_AQ_RC_ENOENT\t= 2,   \n\tI40E_AQ_RC_ESRCH\t= 3,   \n\tI40E_AQ_RC_EINTR\t= 4,   \n\tI40E_AQ_RC_EIO\t\t= 5,   \n\tI40E_AQ_RC_ENXIO\t= 6,   \n\tI40E_AQ_RC_E2BIG\t= 7,   \n\tI40E_AQ_RC_EAGAIN\t= 8,   \n\tI40E_AQ_RC_ENOMEM\t= 9,   \n\tI40E_AQ_RC_EACCES\t= 10,  \n\tI40E_AQ_RC_EFAULT\t= 11,  \n\tI40E_AQ_RC_EBUSY\t= 12,  \n\tI40E_AQ_RC_EEXIST\t= 13,  \n\tI40E_AQ_RC_EINVAL\t= 14,  \n\tI40E_AQ_RC_ENOTTY\t= 15,  \n\tI40E_AQ_RC_ENOSPC\t= 16,  \n\tI40E_AQ_RC_ENOSYS\t= 17,  \n\tI40E_AQ_RC_ERANGE\t= 18,  \n\tI40E_AQ_RC_EFLUSHED\t= 19,  \n\tI40E_AQ_RC_BAD_ADDR\t= 20,  \n\tI40E_AQ_RC_EMODE\t= 21,  \n\tI40E_AQ_RC_EFBIG\t= 22,  \n};\n\n \nenum i40e_admin_queue_opc {\n\t \n\ti40e_aqc_opc_get_version\t= 0x0001,\n\ti40e_aqc_opc_driver_version\t= 0x0002,\n\ti40e_aqc_opc_queue_shutdown\t= 0x0003,\n\ti40e_aqc_opc_set_pf_context\t= 0x0004,\n\n\t \n\ti40e_aqc_opc_request_resource\t= 0x0008,\n\ti40e_aqc_opc_release_resource\t= 0x0009,\n\n\ti40e_aqc_opc_list_func_capabilities\t= 0x000A,\n\ti40e_aqc_opc_list_dev_capabilities\t= 0x000B,\n\n\t \n\ti40e_aqc_opc_set_proxy_config\t\t= 0x0104,\n\ti40e_aqc_opc_set_ns_proxy_table_entry\t= 0x0105,\n\n\t \n\ti40e_aqc_opc_mac_address_read\t= 0x0107,\n\ti40e_aqc_opc_mac_address_write\t= 0x0108,\n\n\t \n\ti40e_aqc_opc_clear_pxe_mode\t= 0x0110,\n\n\t \n\ti40e_aqc_opc_set_wol_filter\t= 0x0120,\n\ti40e_aqc_opc_get_wake_reason\t= 0x0121,\n\n\t \n\ti40e_aqc_opc_get_switch_config\t\t= 0x0200,\n\ti40e_aqc_opc_add_statistics\t\t= 0x0201,\n\ti40e_aqc_opc_remove_statistics\t\t= 0x0202,\n\ti40e_aqc_opc_set_port_parameters\t= 0x0203,\n\ti40e_aqc_opc_get_switch_resource_alloc\t= 0x0204,\n\ti40e_aqc_opc_set_switch_config\t\t= 0x0205,\n\ti40e_aqc_opc_rx_ctl_reg_read\t\t= 0x0206,\n\ti40e_aqc_opc_rx_ctl_reg_write\t\t= 0x0207,\n\n\ti40e_aqc_opc_add_vsi\t\t\t= 0x0210,\n\ti40e_aqc_opc_update_vsi_parameters\t= 0x0211,\n\ti40e_aqc_opc_get_vsi_parameters\t\t= 0x0212,\n\n\ti40e_aqc_opc_add_pv\t\t\t= 0x0220,\n\ti40e_aqc_opc_update_pv_parameters\t= 0x0221,\n\ti40e_aqc_opc_get_pv_parameters\t\t= 0x0222,\n\n\ti40e_aqc_opc_add_veb\t\t\t= 0x0230,\n\ti40e_aqc_opc_update_veb_parameters\t= 0x0231,\n\ti40e_aqc_opc_get_veb_parameters\t\t= 0x0232,\n\n\ti40e_aqc_opc_delete_element\t\t= 0x0243,\n\n\ti40e_aqc_opc_add_macvlan\t\t= 0x0250,\n\ti40e_aqc_opc_remove_macvlan\t\t= 0x0251,\n\ti40e_aqc_opc_add_vlan\t\t\t= 0x0252,\n\ti40e_aqc_opc_remove_vlan\t\t= 0x0253,\n\ti40e_aqc_opc_set_vsi_promiscuous_modes\t= 0x0254,\n\ti40e_aqc_opc_add_tag\t\t\t= 0x0255,\n\ti40e_aqc_opc_remove_tag\t\t\t= 0x0256,\n\ti40e_aqc_opc_add_multicast_etag\t\t= 0x0257,\n\ti40e_aqc_opc_remove_multicast_etag\t= 0x0258,\n\ti40e_aqc_opc_update_tag\t\t\t= 0x0259,\n\ti40e_aqc_opc_add_control_packet_filter\t= 0x025A,\n\ti40e_aqc_opc_remove_control_packet_filter\t= 0x025B,\n\ti40e_aqc_opc_add_cloud_filters\t\t= 0x025C,\n\ti40e_aqc_opc_remove_cloud_filters\t= 0x025D,\n\ti40e_aqc_opc_clear_wol_switch_filters\t= 0x025E,\n\n\ti40e_aqc_opc_add_mirror_rule\t= 0x0260,\n\ti40e_aqc_opc_delete_mirror_rule\t= 0x0261,\n\n\t \n\ti40e_aqc_opc_write_personalization_profile\t= 0x0270,\n\ti40e_aqc_opc_get_personalization_profile_list\t= 0x0271,\n\n\t \n\ti40e_aqc_opc_dcb_ignore_pfc\t= 0x0301,\n\ti40e_aqc_opc_dcb_updated\t= 0x0302,\n\ti40e_aqc_opc_set_dcb_parameters = 0x0303,\n\n\t \n\ti40e_aqc_opc_configure_vsi_bw_limit\t\t= 0x0400,\n\ti40e_aqc_opc_configure_vsi_ets_sla_bw_limit\t= 0x0406,\n\ti40e_aqc_opc_configure_vsi_tc_bw\t\t= 0x0407,\n\ti40e_aqc_opc_query_vsi_bw_config\t\t= 0x0408,\n\ti40e_aqc_opc_query_vsi_ets_sla_config\t\t= 0x040A,\n\ti40e_aqc_opc_configure_switching_comp_bw_limit\t= 0x0410,\n\n\ti40e_aqc_opc_enable_switching_comp_ets\t\t\t= 0x0413,\n\ti40e_aqc_opc_modify_switching_comp_ets\t\t\t= 0x0414,\n\ti40e_aqc_opc_disable_switching_comp_ets\t\t\t= 0x0415,\n\ti40e_aqc_opc_configure_switching_comp_ets_bw_limit\t= 0x0416,\n\ti40e_aqc_opc_configure_switching_comp_bw_config\t\t= 0x0417,\n\ti40e_aqc_opc_query_switching_comp_ets_config\t\t= 0x0418,\n\ti40e_aqc_opc_query_port_ets_config\t\t\t= 0x0419,\n\ti40e_aqc_opc_query_switching_comp_bw_config\t\t= 0x041A,\n\ti40e_aqc_opc_suspend_port_tx\t\t\t\t= 0x041B,\n\ti40e_aqc_opc_resume_port_tx\t\t\t\t= 0x041C,\n\ti40e_aqc_opc_configure_partition_bw\t\t\t= 0x041D,\n\t \n\ti40e_aqc_opc_query_hmc_resource_profile\t= 0x0500,\n\ti40e_aqc_opc_set_hmc_resource_profile\t= 0x0501,\n\n\t \n\ti40e_aqc_opc_get_phy_abilities\t\t= 0x0600,\n\ti40e_aqc_opc_set_phy_config\t\t= 0x0601,\n\ti40e_aqc_opc_set_mac_config\t\t= 0x0603,\n\ti40e_aqc_opc_set_link_restart_an\t= 0x0605,\n\ti40e_aqc_opc_get_link_status\t\t= 0x0607,\n\ti40e_aqc_opc_set_phy_int_mask\t\t= 0x0613,\n\ti40e_aqc_opc_get_local_advt_reg\t\t= 0x0614,\n\ti40e_aqc_opc_set_local_advt_reg\t\t= 0x0615,\n\ti40e_aqc_opc_get_partner_advt\t\t= 0x0616,\n\ti40e_aqc_opc_set_lb_modes\t\t= 0x0618,\n\ti40e_aqc_opc_get_phy_wol_caps\t\t= 0x0621,\n\ti40e_aqc_opc_set_phy_debug\t\t= 0x0622,\n\ti40e_aqc_opc_upload_ext_phy_fm\t\t= 0x0625,\n\ti40e_aqc_opc_run_phy_activity\t\t= 0x0626,\n\ti40e_aqc_opc_set_phy_register\t\t= 0x0628,\n\ti40e_aqc_opc_get_phy_register\t\t= 0x0629,\n\n\t \n\ti40e_aqc_opc_nvm_read\t\t\t= 0x0701,\n\ti40e_aqc_opc_nvm_erase\t\t\t= 0x0702,\n\ti40e_aqc_opc_nvm_update\t\t\t= 0x0703,\n\ti40e_aqc_opc_nvm_config_read\t\t= 0x0704,\n\ti40e_aqc_opc_nvm_config_write\t\t= 0x0705,\n\ti40e_aqc_opc_oem_post_update\t\t= 0x0720,\n\ti40e_aqc_opc_thermal_sensor\t\t= 0x0721,\n\n\t \n\ti40e_aqc_opc_send_msg_to_pf\t\t= 0x0801,\n\ti40e_aqc_opc_send_msg_to_vf\t\t= 0x0802,\n\ti40e_aqc_opc_send_msg_to_peer\t\t= 0x0803,\n\n\t \n\ti40e_aqc_opc_alternate_write\t\t= 0x0900,\n\ti40e_aqc_opc_alternate_write_indirect\t= 0x0901,\n\ti40e_aqc_opc_alternate_read\t\t= 0x0902,\n\ti40e_aqc_opc_alternate_read_indirect\t= 0x0903,\n\ti40e_aqc_opc_alternate_write_done\t= 0x0904,\n\ti40e_aqc_opc_alternate_set_mode\t\t= 0x0905,\n\ti40e_aqc_opc_alternate_clear_port\t= 0x0906,\n\n\t \n\ti40e_aqc_opc_lldp_get_mib\t= 0x0A00,\n\ti40e_aqc_opc_lldp_update_mib\t= 0x0A01,\n\ti40e_aqc_opc_lldp_add_tlv\t= 0x0A02,\n\ti40e_aqc_opc_lldp_update_tlv\t= 0x0A03,\n\ti40e_aqc_opc_lldp_delete_tlv\t= 0x0A04,\n\ti40e_aqc_opc_lldp_stop\t\t= 0x0A05,\n\ti40e_aqc_opc_lldp_start\t\t= 0x0A06,\n\ti40e_aqc_opc_get_cee_dcb_cfg\t= 0x0A07,\n\ti40e_aqc_opc_lldp_set_local_mib\t= 0x0A08,\n\ti40e_aqc_opc_lldp_stop_start_spec_agent\t= 0x0A09,\n\ti40e_aqc_opc_lldp_restore\t\t= 0x0A0A,\n\n\t \n\ti40e_aqc_opc_add_udp_tunnel\t= 0x0B00,\n\ti40e_aqc_opc_del_udp_tunnel\t= 0x0B01,\n\ti40e_aqc_opc_set_rss_key\t= 0x0B02,\n\ti40e_aqc_opc_set_rss_lut\t= 0x0B03,\n\ti40e_aqc_opc_get_rss_key\t= 0x0B04,\n\ti40e_aqc_opc_get_rss_lut\t= 0x0B05,\n\n\t \n\ti40e_aqc_opc_event_lan_overflow\t\t= 0x1001,\n\n\t \n\ti40e_aqc_opc_oem_parameter_change\t= 0xFE00,\n\ti40e_aqc_opc_oem_device_status_change\t= 0xFE01,\n\ti40e_aqc_opc_oem_ocsd_initialize\t= 0xFE02,\n\ti40e_aqc_opc_oem_ocbb_initialize\t= 0xFE03,\n\n\t \n\ti40e_aqc_opc_debug_read_reg\t\t= 0xFF03,\n\ti40e_aqc_opc_debug_write_reg\t\t= 0xFF04,\n\ti40e_aqc_opc_debug_modify_reg\t\t= 0xFF07,\n\ti40e_aqc_opc_debug_dump_internals\t= 0xFF08,\n};\n\n \n\n \n\n \n#define I40E_CHECK_STRUCT_LEN(n, X) enum i40e_static_assert_enum_##X \\\n\t{ i40e_static_assert_##X = (n)/((sizeof(struct X) == (n)) ? 1 : 0) }\n\n \n#define I40E_CHECK_CMD_LENGTH(X)\tI40E_CHECK_STRUCT_LEN(16, X)\n\n \n\n \nstruct i40e_aqc_get_version {\n\t__le32 rom_ver;\n\t__le32 fw_build;\n\t__le16 fw_major;\n\t__le16 fw_minor;\n\t__le16 api_major;\n\t__le16 api_minor;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_get_version);\n\n \nstruct i40e_aqc_driver_version {\n\tu8\tdriver_major_ver;\n\tu8\tdriver_minor_ver;\n\tu8\tdriver_build_ver;\n\tu8\tdriver_subbuild_ver;\n\tu8\treserved[4];\n\t__le32\taddress_high;\n\t__le32\taddress_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_driver_version);\n\n \nstruct i40e_aqc_queue_shutdown {\n\t__le32\tdriver_unloading;\n#define I40E_AQ_DRIVER_UNLOADING\t0x1\n\tu8\treserved[12];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_queue_shutdown);\n\n \nstruct i40e_aqc_set_pf_context {\n\tu8\tpf_id;\n\tu8\treserved[15];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_set_pf_context);\n\n \nstruct i40e_aqc_request_resource {\n\t__le16\tresource_id;\n\t__le16\taccess_type;\n\t__le32\ttimeout;\n\t__le32\tresource_number;\n\tu8\treserved[4];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_request_resource);\n\n \nstruct i40e_aqc_list_capabilites {\n\tu8 command_flags;\n\tu8 pf_index;\n\tu8 reserved[2];\n\t__le32 count;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_list_capabilites);\n\nstruct i40e_aqc_list_capabilities_element_resp {\n\t__le16\tid;\n\tu8\tmajor_rev;\n\tu8\tminor_rev;\n\t__le32\tnumber;\n\t__le32\tlogical_id;\n\t__le32\tphys_id;\n\tu8\treserved[16];\n};\n\n \n\n#define I40E_AQ_CAP_ID_SWITCH_MODE\t0x0001\n#define I40E_AQ_CAP_ID_MNG_MODE\t\t0x0002\n#define I40E_AQ_CAP_ID_NPAR_ACTIVE\t0x0003\n#define I40E_AQ_CAP_ID_OS2BMC_CAP\t0x0004\n#define I40E_AQ_CAP_ID_FUNCTIONS_VALID\t0x0005\n#define I40E_AQ_CAP_ID_SRIOV\t\t0x0012\n#define I40E_AQ_CAP_ID_VF\t\t0x0013\n#define I40E_AQ_CAP_ID_VMDQ\t\t0x0014\n#define I40E_AQ_CAP_ID_8021QBG\t\t0x0015\n#define I40E_AQ_CAP_ID_8021QBR\t\t0x0016\n#define I40E_AQ_CAP_ID_VSI\t\t0x0017\n#define I40E_AQ_CAP_ID_DCB\t\t0x0018\n#define I40E_AQ_CAP_ID_FCOE\t\t0x0021\n#define I40E_AQ_CAP_ID_ISCSI\t\t0x0022\n#define I40E_AQ_CAP_ID_RSS\t\t0x0040\n#define I40E_AQ_CAP_ID_RXQ\t\t0x0041\n#define I40E_AQ_CAP_ID_TXQ\t\t0x0042\n#define I40E_AQ_CAP_ID_MSIX\t\t0x0043\n#define I40E_AQ_CAP_ID_VF_MSIX\t\t0x0044\n#define I40E_AQ_CAP_ID_FLOW_DIRECTOR\t0x0045\n#define I40E_AQ_CAP_ID_1588\t\t0x0046\n#define I40E_AQ_CAP_ID_IWARP\t\t0x0051\n#define I40E_AQ_CAP_ID_LED\t\t0x0061\n#define I40E_AQ_CAP_ID_SDP\t\t0x0062\n#define I40E_AQ_CAP_ID_MDIO\t\t0x0063\n#define I40E_AQ_CAP_ID_WSR_PROT\t\t0x0064\n#define I40E_AQ_CAP_ID_NVM_MGMT\t\t0x0080\n#define I40E_AQ_CAP_ID_FLEX10\t\t0x00F1\n#define I40E_AQ_CAP_ID_CEM\t\t0x00F2\n\n \nstruct i40e_aqc_cppm_configuration {\n\t__le16\tcommand_flags;\n\t__le16\tttlx;\n\t__le32\tdmacr;\n\t__le16\tdmcth;\n\tu8\thptc;\n\tu8\treserved;\n\t__le32\tpfltrc;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_cppm_configuration);\n\n \nstruct i40e_aqc_arp_proxy_data {\n\t__le16\tcommand_flags;\n\t__le16\ttable_id;\n\t__le32\tenabled_offloads;\n\t__le32\tip_addr;\n\tu8\tmac_addr[6];\n\tu8\treserved[2];\n};\n\nI40E_CHECK_STRUCT_LEN(0x14, i40e_aqc_arp_proxy_data);\n\n \nstruct i40e_aqc_ns_proxy_data {\n\t__le16\ttable_idx_mac_addr_0;\n\t__le16\ttable_idx_mac_addr_1;\n\t__le16\ttable_idx_ipv6_0;\n\t__le16\ttable_idx_ipv6_1;\n\t__le16\tcontrol;\n\tu8\tmac_addr_0[6];\n\tu8\tmac_addr_1[6];\n\tu8\tlocal_mac_addr[6];\n\tu8\tipv6_addr_0[16];  \n\tu8\tipv6_addr_1[16];\n};\n\nI40E_CHECK_STRUCT_LEN(0x3c, i40e_aqc_ns_proxy_data);\n\n \nstruct i40e_aqc_mng_laa {\n\t__le16\tcommand_flags;\n\tu8\treserved[2];\n\t__le32\tsal;\n\t__le16\tsah;\n\tu8\treserved2[6];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_mng_laa);\n\n \nstruct i40e_aqc_mac_address_read {\n\t__le16\tcommand_flags;\n#define I40E_AQC_LAN_ADDR_VALID\t\t0x10\n#define I40E_AQC_PORT_ADDR_VALID\t0x40\n\tu8\treserved[6];\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_mac_address_read);\n\nstruct i40e_aqc_mac_address_read_data {\n\tu8 pf_lan_mac[6];\n\tu8 pf_san_mac[6];\n\tu8 port_mac[6];\n\tu8 pf_wol_mac[6];\n};\n\nI40E_CHECK_STRUCT_LEN(24, i40e_aqc_mac_address_read_data);\n\n \nstruct i40e_aqc_mac_address_write {\n\t__le16\tcommand_flags;\n#define I40E_AQC_MC_MAG_EN\t\t0x0100\n#define I40E_AQC_WOL_PRESERVE_ON_PFR\t0x0200\n#define I40E_AQC_WRITE_TYPE_LAA_ONLY\t0x0000\n#define I40E_AQC_WRITE_TYPE_LAA_WOL\t0x4000\n#define I40E_AQC_WRITE_TYPE_UPDATE_MC_MAG\t0xC000\n\n\t__le16\tmac_sah;\n\t__le32\tmac_sal;\n\tu8\treserved[8];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_mac_address_write);\n\n \n\n \nstruct i40e_aqc_clear_pxe {\n\tu8\trx_cnt;\n\tu8\treserved[15];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_clear_pxe);\n\n \n\nstruct i40e_aqc_set_wol_filter {\n\t__le16 filter_index;\n\n\t__le16 cmd_flags;\n\t__le16 valid_flags;\n\tu8 reserved[2];\n\t__le32\taddress_high;\n\t__le32\taddress_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_set_wol_filter);\n\nstruct i40e_aqc_set_wol_filter_data {\n\tu8 filter[128];\n\tu8 mask[16];\n};\n\nI40E_CHECK_STRUCT_LEN(0x90, i40e_aqc_set_wol_filter_data);\n\n \n\nstruct i40e_aqc_get_wake_reason_completion {\n\tu8 reserved_1[2];\n\t__le16 wake_reason;\n\tu8 reserved_2[12];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_get_wake_reason_completion);\n\n \n\n \nstruct i40e_aqc_switch_seid {\n\t__le16\tseid;\n\tu8\treserved[6];\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_switch_seid);\n\n \nstruct i40e_aqc_get_switch_config_header_resp {\n\t__le16\tnum_reported;\n\t__le16\tnum_total;\n\tu8\treserved[12];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_get_switch_config_header_resp);\n\nstruct i40e_aqc_switch_config_element_resp {\n\tu8\telement_type;\n\tu8\trevision;\n\t__le16\tseid;\n\t__le16\tuplink_seid;\n\t__le16\tdownlink_seid;\n\tu8\treserved[3];\n\tu8\tconnection_type;\n\t__le16\tscheduler_id;\n\t__le16\telement_info;\n};\n\nI40E_CHECK_STRUCT_LEN(0x10, i40e_aqc_switch_config_element_resp);\n\n \nstruct i40e_aqc_get_switch_config_resp {\n\tstruct i40e_aqc_get_switch_config_header_resp\theader;\n\tstruct i40e_aqc_switch_config_element_resp\telement[1];\n};\n\nI40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_get_switch_config_resp);\n\n \nstruct i40e_aqc_add_remove_statistics {\n\t__le16\tseid;\n\t__le16\tvlan;\n\t__le16\tstat_index;\n\tu8\treserved[10];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_statistics);\n\n \nstruct i40e_aqc_set_port_parameters {\n\t__le16\tcommand_flags;\n\t__le16\tbad_frame_vsi;\n\t__le16\tdefault_seid;         \n\tu8\treserved[10];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_set_port_parameters);\n\n \nstruct i40e_aqc_get_switch_resource_alloc {\n\tu8\tnum_entries;          \n\tu8\treserved[7];\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_get_switch_resource_alloc);\n\n \nstruct i40e_aqc_switch_resource_alloc_element_resp {\n\tu8\tresource_type;\n\tu8\treserved1;\n\t__le16\tguaranteed;\n\t__le16\ttotal;\n\t__le16\tused;\n\t__le16\ttotal_unalloced;\n\tu8\treserved2[6];\n};\n\nI40E_CHECK_STRUCT_LEN(0x10, i40e_aqc_switch_resource_alloc_element_resp);\n\n \nstruct i40e_aqc_set_switch_config {\n\t__le16\tflags;\n \n#define I40E_AQ_SET_SWITCH_CFG_PROMISC\t\t0x0001\n\t__le16\tvalid_flags;\n\t \n\t__le16\tswitch_tag;\n\t \n\t__le16\tfirst_tag;\n\t__le16\tsecond_tag;\n\t \n#define I40E_AQ_SET_SWITCH_BIT7_VALID\t\t0x80\n\n\n#define I40E_AQ_SET_SWITCH_L4_TYPE_TCP\t\t0x10\n\n#define I40E_AQ_SET_SWITCH_MODE_NON_TUNNEL\t0x02\n\tu8\tmode;\n\tu8\trsvd5[5];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_set_switch_config);\n\n \nstruct i40e_aqc_rx_ctl_reg_read_write {\n\t__le32 reserved1;\n\t__le32 address;\n\t__le32 reserved2;\n\t__le32 value;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_rx_ctl_reg_read_write);\n\n \nstruct i40e_aqc_add_get_update_vsi {\n\t__le16\tuplink_seid;\n\tu8\tconnection_type;\n#define I40E_AQ_VSI_CONN_TYPE_NORMAL\t0x1\n\tu8\treserved1;\n\tu8\tvf_id;\n\tu8\treserved2;\n\t__le16\tvsi_flags;\n#define I40E_AQ_VSI_TYPE_VF\t\t0x0\n#define I40E_AQ_VSI_TYPE_VMDQ2\t\t0x1\n#define I40E_AQ_VSI_TYPE_PF\t\t0x2\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_get_update_vsi);\n\nstruct i40e_aqc_add_get_update_vsi_completion {\n\t__le16 seid;\n\t__le16 vsi_number;\n\t__le16 vsi_used;\n\t__le16 vsi_free;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_get_update_vsi_completion);\n\nstruct i40e_aqc_vsi_properties_data {\n\t \n\t__le16\tvalid_sections;\n#define I40E_AQ_VSI_PROP_SWITCH_VALID\t\t0x0001\n#define I40E_AQ_VSI_PROP_SECURITY_VALID\t\t0x0002\n#define I40E_AQ_VSI_PROP_VLAN_VALID\t\t0x0004\n#define I40E_AQ_VSI_PROP_QUEUE_MAP_VALID\t0x0040\n#define I40E_AQ_VSI_PROP_QUEUE_OPT_VALID\t0x0080\n#define I40E_AQ_VSI_PROP_SCHED_VALID\t\t0x0200\n\t \n\t__le16\tswitch_id;  \n#define I40E_AQ_VSI_SW_ID_SHIFT\t\t0x0000\n#define I40E_AQ_VSI_SW_ID_MASK\t\t(0xFFF << I40E_AQ_VSI_SW_ID_SHIFT)\n#define I40E_AQ_VSI_SW_ID_FLAG_ALLOW_LB\t0x2000\n#define I40E_AQ_VSI_SW_ID_FLAG_LOCAL_LB\t0x4000\n\tu8\tsw_reserved[2];\n\t \n\tu8\tsec_flags;\n#define I40E_AQ_VSI_SEC_FLAG_ENABLE_VLAN_CHK\t0x02\n#define I40E_AQ_VSI_SEC_FLAG_ENABLE_MAC_CHK\t0x04\n\tu8\tsec_reserved;\n\t \n\t__le16\tpvid;  \n\t__le16\tfcoe_pvid;\n\tu8\tport_vlan_flags;\n#define I40E_AQ_VSI_PVLAN_MODE_SHIFT\t0x00\n#define I40E_AQ_VSI_PVLAN_MODE_MASK\t(0x03 << \\\n\t\t\t\t\t I40E_AQ_VSI_PVLAN_MODE_SHIFT)\n#define I40E_AQ_VSI_PVLAN_MODE_TAGGED\t0x01\n#define I40E_AQ_VSI_PVLAN_MODE_ALL\t0x03\n#define I40E_AQ_VSI_PVLAN_INSERT_PVID\t0x04\n#define I40E_AQ_VSI_PVLAN_EMOD_SHIFT\t0x03\n#define I40E_AQ_VSI_PVLAN_EMOD_MASK\t(0x3 << \\\n\t\t\t\t\t I40E_AQ_VSI_PVLAN_EMOD_SHIFT)\n#define I40E_AQ_VSI_PVLAN_EMOD_STR_BOTH\t0x0\n#define I40E_AQ_VSI_PVLAN_EMOD_STR\t0x10\n#define I40E_AQ_VSI_PVLAN_EMOD_NOTHING\t0x18\n\tu8\tpvlan_reserved[3];\n\t \n\t__le32\tingress_table;  \n\t__le32\tegress_table;    \n\t \n\t__le16\tcas_pv_tag;\n\tu8\tcas_pv_flags;\n\tu8\tcas_pv_reserved;\n\t \n\t__le16\tmapping_flags;\n#define I40E_AQ_VSI_QUE_MAP_CONTIG\t0x0\n#define I40E_AQ_VSI_QUE_MAP_NONCONTIG\t0x1\n\t__le16\tqueue_mapping[16];\n\t__le16\ttc_mapping[8];\n#define I40E_AQ_VSI_TC_QUE_OFFSET_SHIFT\t0\n#define I40E_AQ_VSI_TC_QUE_NUMBER_SHIFT\t9\n\t \n\tu8\tqueueing_opt_flags;\n#define I40E_AQ_VSI_QUE_OPT_TCP_ENA\t0x10\n#define I40E_AQ_VSI_QUE_OPT_RSS_LUT_VSI\t0x40\n\tu8\tqueueing_opt_reserved[3];\n\t \n\tu8\tup_enable_bits;\n\tu8\tsched_reserved;\n\t \n\t__le32\touter_up_table;  \n\tu8\tcmd_reserved[8];\n\t \n\t__le16\tqs_handle[8];\n#define I40E_AQ_VSI_QS_HANDLE_INVALID\t0xFFFF\n\t__le16\tstat_counter_idx;\n\t__le16\tsched_id;\n\tu8\tresp_reserved[12];\n};\n\nI40E_CHECK_STRUCT_LEN(128, i40e_aqc_vsi_properties_data);\n\n \nstruct i40e_aqc_add_update_pv {\n\t__le16\tcommand_flags;\n\t__le16\tuplink_seid;\n\t__le16\tconnected_seid;\n\tu8\treserved[10];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_update_pv);\n\nstruct i40e_aqc_add_update_pv_completion {\n\t \n\t__le16\tpv_seid;\n\tu8\treserved[14];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_update_pv_completion);\n\n \n\nstruct i40e_aqc_get_pv_params_completion {\n\t__le16\tseid;\n\t__le16\tdefault_stag;\n\t__le16\tpv_flags;  \n\tu8\treserved[8];\n\t__le16\tdefault_port_seid;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_get_pv_params_completion);\n\n \nstruct i40e_aqc_add_veb {\n\t__le16\tuplink_seid;\n\t__le16\tdownlink_seid;\n\t__le16\tveb_flags;\n#define I40E_AQC_ADD_VEB_FLOATING\t\t0x1\n#define I40E_AQC_ADD_VEB_PORT_TYPE_DEFAULT\t0x2\n#define I40E_AQC_ADD_VEB_PORT_TYPE_DATA\t\t0x4\n#define I40E_AQC_ADD_VEB_ENABLE_DISABLE_STATS\t0x10\n\tu8\tenable_tcs;\n\tu8\treserved[9];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_veb);\n\nstruct i40e_aqc_add_veb_completion {\n\tu8\treserved[6];\n\t__le16\tswitch_seid;\n\t \n\t__le16\tveb_seid;\n\t__le16\tstatistic_index;\n\t__le16\tvebs_used;\n\t__le16\tvebs_free;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_veb_completion);\n\n \nstruct i40e_aqc_get_veb_parameters_completion {\n\t__le16\tseid;\n\t__le16\tswitch_id;\n\t__le16\tveb_flags;  \n\t__le16\tstatistic_index;\n\t__le16\tvebs_used;\n\t__le16\tvebs_free;\n\tu8\treserved[4];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_get_veb_parameters_completion);\n\n \n\n \n\n \nstruct i40e_aqc_macvlan {\n\t__le16\tnum_addresses;\n\t__le16\tseid[3];\n#define I40E_AQC_MACVLAN_CMD_SEID_VALID\t\t0x8000\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_macvlan);\n\n \nstruct i40e_aqc_add_macvlan_element_data {\n\tu8\tmac_addr[6];\n\t__le16\tvlan_tag;\n\t__le16\tflags;\n#define I40E_AQC_MACVLAN_ADD_PERFECT_MATCH\t0x0001\n#define I40E_AQC_MACVLAN_ADD_IGNORE_VLAN\t0x0004\n#define I40E_AQC_MACVLAN_ADD_USE_SHARED_MAC\t0x0010\n\t__le16\tqueue_number;\n\t \n\tu8\tmatch_method;\n#define I40E_AQC_MM_ERR_NO_RES\t\t0xFF\n\tu8\treserved1[3];\n};\n\nstruct i40e_aqc_add_remove_macvlan_completion {\n\t__le16 perfect_mac_used;\n\t__le16 perfect_mac_free;\n\t__le16 unicast_hash_free;\n\t__le16 multicast_hash_free;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_macvlan_completion);\n\n \n\nstruct i40e_aqc_remove_macvlan_element_data {\n\tu8\tmac_addr[6];\n\t__le16\tvlan_tag;\n\tu8\tflags;\n#define I40E_AQC_MACVLAN_DEL_PERFECT_MATCH\t0x01\n#define I40E_AQC_MACVLAN_DEL_IGNORE_VLAN\t0x08\n\tu8\treserved[3];\n\t \n\tu8\terror_code;\n\tu8\treply_reserved[3];\n};\n\n \nstruct i40e_aqc_add_remove_vlan_element_data {\n\t__le16\tvlan_tag;\n\tu8\tvlan_flags;\n\tu8\treserved;\n\tu8\tresult;\n\tu8\treserved1[3];\n};\n\nstruct i40e_aqc_add_remove_vlan_completion {\n\tu8\treserved[4];\n\t__le16\tvlans_used;\n\t__le16\tvlans_free;\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\n \nstruct i40e_aqc_set_vsi_promiscuous_modes {\n\t__le16\tpromiscuous_flags;\n\t__le16\tvalid_flags;\n \n#define I40E_AQC_SET_VSI_PROMISC_UNICAST\t0x01\n#define I40E_AQC_SET_VSI_PROMISC_MULTICAST\t0x02\n#define I40E_AQC_SET_VSI_PROMISC_BROADCAST\t0x04\n#define I40E_AQC_SET_VSI_DEFAULT\t\t0x08\n#define I40E_AQC_SET_VSI_PROMISC_VLAN\t\t0x10\n#define I40E_AQC_SET_VSI_PROMISC_RX_ONLY\t0x8000\n\t__le16\tseid;\n\t__le16\tvlan_tag;\n#define I40E_AQC_SET_VSI_VLAN_VALID\t\t0x8000\n\tu8\treserved[8];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_set_vsi_promiscuous_modes);\n\n \nstruct i40e_aqc_add_tag {\n\t__le16\tflags;\n\t__le16\tseid;\n\t__le16\ttag;\n\t__le16\tqueue_number;\n\tu8\treserved[8];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_tag);\n\nstruct i40e_aqc_add_remove_tag_completion {\n\tu8\treserved[12];\n\t__le16\ttags_used;\n\t__le16\ttags_free;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_tag_completion);\n\n \nstruct i40e_aqc_remove_tag {\n\t__le16\tseid;\n\t__le16\ttag;\n\tu8\treserved[12];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_remove_tag);\n\n \nstruct i40e_aqc_add_remove_mcast_etag {\n\t__le16\tpv_seid;\n\t__le16\tetag;\n\tu8\tnum_unicast_etags;\n\tu8\treserved[3];\n\t__le32\taddr_high;           \n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_mcast_etag);\n\nstruct i40e_aqc_add_remove_mcast_etag_completion {\n\tu8\treserved[4];\n\t__le16\tmcast_etags_used;\n\t__le16\tmcast_etags_free;\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_mcast_etag_completion);\n\n \nstruct i40e_aqc_update_tag {\n\t__le16\tseid;\n\t__le16\told_tag;\n\t__le16\tnew_tag;\n\tu8\treserved[10];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_update_tag);\n\nstruct i40e_aqc_update_tag_completion {\n\tu8\treserved[12];\n\t__le16\ttags_used;\n\t__le16\ttags_free;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_update_tag_completion);\n\n \nstruct i40e_aqc_add_remove_control_packet_filter {\n\tu8\tmac[6];\n\t__le16\tetype;\n\t__le16\tflags;\n#define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_IGNORE_MAC\t0x0001\n#define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_DROP\t\t0x0002\n#define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_TX\t\t0x0008\n#define I40E_AQC_ADD_CONTROL_PACKET_FLAGS_RX\t\t0x0000\n\t__le16\tseid;\n\t__le16\tqueue;\n\tu8\treserved[2];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_control_packet_filter);\n\nstruct i40e_aqc_add_remove_control_packet_filter_completion {\n\t__le16\tmac_etype_used;\n\t__le16\tetype_used;\n\t__le16\tmac_etype_free;\n\t__le16\tetype_free;\n\tu8\treserved[8];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_control_packet_filter_completion);\n\n \nstruct i40e_aqc_add_remove_cloud_filters {\n\tu8\tnum_filters;\n\tu8\treserved;\n\t__le16\tseid;\n\tu8\tbig_buffer_flag;\n#define I40E_AQC_ADD_CLOUD_CMD_BB\t1\n\tu8\treserved2[3];\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_remove_cloud_filters);\n\nstruct i40e_aqc_cloud_filters_element_data {\n\tu8\touter_mac[6];\n\tu8\tinner_mac[6];\n\t__le16\tinner_vlan;\n\tunion {\n\t\tstruct {\n\t\t\tu8 reserved[12];\n\t\t\tu8 data[4];\n\t\t} v4;\n\t\tstruct {\n\t\t\tu8 data[16];\n\t\t} v6;\n\t\tstruct {\n\t\t\t__le16 data[8];\n\t\t} raw_v6;\n\t} ipaddr;\n\t__le16\tflags;\n \n \n \n#define I40E_AQC_ADD_CLOUD_FILTER_IMAC_IVLAN\t\t0x0003\n#define I40E_AQC_ADD_CLOUD_FILTER_IMAC_IVLAN_TEN_ID\t0x0004\n \n#define I40E_AQC_ADD_CLOUD_FILTER_IMAC_TEN_ID\t\t0x0006\n \n \n#define I40E_AQC_ADD_CLOUD_FILTER_OMAC\t\t\t0x0009\n#define I40E_AQC_ADD_CLOUD_FILTER_IMAC\t\t\t0x000A\n#define I40E_AQC_ADD_CLOUD_FILTER_OMAC_TEN_ID_IMAC\t0x000B\n#define I40E_AQC_ADD_CLOUD_FILTER_IIP\t\t\t0x000C\n \n \n \n \n#define I40E_AQC_ADD_CLOUD_FILTER_IP_PORT\t\t0x0010  \n#define I40E_AQC_ADD_CLOUD_FILTER_MAC_PORT\t\t0x0011  \n#define I40E_AQC_ADD_CLOUD_FILTER_MAC_VLAN_PORT\t\t0x0012  \n\n#define I40E_AQC_ADD_CLOUD_FLAGS_IPV4\t\t\t0\n#define I40E_AQC_ADD_CLOUD_FLAGS_IPV6\t\t\t0x0100\n\n#define I40E_AQC_ADD_CLOUD_TNL_TYPE_SHIFT\t\t9\n#define I40E_AQC_ADD_CLOUD_TNL_TYPE_MASK\t\t0x1E00\n#define I40E_AQC_ADD_CLOUD_TNL_TYPE_GENEVE\t\t2\n\n\n\t__le32\ttenant_id;\n\tu8\treserved[4];\n\t__le16\tqueue_number;\n\tu8\treserved2[14];\n\t \n\tu8\tallocation_result;\n\tu8\tresponse_reserved[7];\n};\n\nI40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_cloud_filters_element_data);\n\n \nstruct i40e_aqc_cloud_filters_element_bb {\n\tstruct i40e_aqc_cloud_filters_element_data element;\n\tu16     general_fields[32];\n#define I40E_AQC_ADD_CLOUD_FV_FLU_0X16_WORD0\t15\n};\n\nI40E_CHECK_STRUCT_LEN(0x80, i40e_aqc_cloud_filters_element_bb);\n\nstruct i40e_aqc_remove_cloud_filters_completion {\n\t__le16 perfect_ovlan_used;\n\t__le16 perfect_ovlan_free;\n\t__le16 vlan_used;\n\t__le16 vlan_free;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_remove_cloud_filters_completion);\n\n \nstruct i40e_filter_data {\n\tu8 filter_type;\n\tu8 input[3];\n};\n\nI40E_CHECK_STRUCT_LEN(4, i40e_filter_data);\n\nstruct i40e_aqc_replace_cloud_filters_cmd {\n\tu8      valid_flags;\n\tu8      old_filter_type;\n\tu8      new_filter_type;\n\tu8      tr_bit;\n\tu8      reserved[4];\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_replace_cloud_filters_cmd);\n\nstruct i40e_aqc_replace_cloud_filters_cmd_buf {\n\tu8      data[32];\n\tstruct i40e_filter_data filters[8];\n};\n\nI40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_replace_cloud_filters_cmd_buf);\n\n \nstruct i40e_aqc_add_delete_mirror_rule {\n\t__le16 seid;\n\t__le16 rule_type;\n#define I40E_AQC_MIRROR_RULE_TYPE_SHIFT\t\t0\n#define I40E_AQC_MIRROR_RULE_TYPE_MASK\t\t(0x7 << \\\n\t\t\t\t\t\tI40E_AQC_MIRROR_RULE_TYPE_SHIFT)\n#define I40E_AQC_MIRROR_RULE_TYPE_VLAN\t\t3\n#define I40E_AQC_MIRROR_RULE_TYPE_ALL_INGRESS\t4\n#define I40E_AQC_MIRROR_RULE_TYPE_ALL_EGRESS\t5\n\t__le16 num_entries;\n\t__le16 destination;   \n\t__le32 addr_high;     \n\t__le32 addr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_delete_mirror_rule);\n\nstruct i40e_aqc_add_delete_mirror_rule_completion {\n\tu8\treserved[2];\n\t__le16\trule_id;   \n\t__le16\tmirror_rules_used;\n\t__le16\tmirror_rules_free;\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_delete_mirror_rule_completion);\n\n \nstruct i40e_aqc_write_personalization_profile {\n\tu8      flags;\n\tu8      reserved[3];\n\t__le32  profile_track_id;\n\t__le32  addr_high;\n\t__le32  addr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_write_personalization_profile);\n\nstruct i40e_aqc_write_ddp_resp {\n\t__le32 error_offset;\n\t__le32 error_info;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nstruct i40e_aqc_get_applied_profiles {\n\tu8      flags;\n\tu8      rsv[3];\n\t__le32  reserved;\n\t__le32  addr_high;\n\t__le32  addr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_get_applied_profiles);\n\n \n\n \nstruct i40e_aqc_pfc_ignore {\n\tu8\ttc_bitmap;\n\tu8\tcommand_flags;  \n\tu8\treserved[14];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_pfc_ignore);\n\n \n\n \n\n \nstruct i40e_aqc_tx_sched_ind {\n\t__le16\tvsi_seid;\n\tu8\treserved[6];\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_tx_sched_ind);\n\n \nstruct i40e_aqc_qs_handles_resp {\n\t__le16 qs_handles[8];\n};\n\n \nstruct i40e_aqc_configure_vsi_bw_limit {\n\t__le16\tvsi_seid;\n\tu8\treserved[2];\n\t__le16\tcredit;\n\tu8\treserved1[2];\n\tu8\tmax_credit;  \n\tu8\treserved2[7];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_configure_vsi_bw_limit);\n\n \nstruct i40e_aqc_configure_vsi_ets_sla_bw_data {\n\tu8\ttc_valid_bits;\n\tu8\treserved[15];\n\t__le16\ttc_bw_credits[8];  \n\n\t \n\t__le16\ttc_bw_max[2];\n\tu8\treserved1[28];\n};\n\nI40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_configure_vsi_ets_sla_bw_data);\n\n \nstruct i40e_aqc_configure_vsi_tc_bw_data {\n\tu8\ttc_valid_bits;\n\tu8\treserved[3];\n\tu8\ttc_bw_credits[8];\n\tu8\treserved1[4];\n\t__le16\tqs_handles[8];\n};\n\nI40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_configure_vsi_tc_bw_data);\n\n \nstruct i40e_aqc_query_vsi_bw_config_resp {\n\tu8\ttc_valid_bits;\n\tu8\ttc_suspended_bits;\n\tu8\treserved[14];\n\t__le16\tqs_handles[8];\n\tu8\treserved1[4];\n\t__le16\tport_bw_limit;\n\tu8\treserved2[2];\n\tu8\tmax_bw;  \n\tu8\treserved3[23];\n};\n\nI40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_query_vsi_bw_config_resp);\n\n \nstruct i40e_aqc_query_vsi_ets_sla_config_resp {\n\tu8\ttc_valid_bits;\n\tu8\treserved[3];\n\tu8\tshare_credits[8];\n\t__le16\tcredits[8];\n\n\t \n\t__le16\ttc_bw_max[2];\n};\n\nI40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_query_vsi_ets_sla_config_resp);\n\n \nstruct i40e_aqc_configure_switching_comp_bw_limit {\n\t__le16\tseid;\n\tu8\treserved[2];\n\t__le16\tcredit;\n\tu8\treserved1[2];\n\tu8\tmax_bw;  \n\tu8\treserved2[7];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_configure_switching_comp_bw_limit);\n\n \nstruct i40e_aqc_configure_switching_comp_ets_data {\n\tu8\treserved[4];\n\tu8\ttc_valid_bits;\n\tu8\tseepage;\n\tu8\ttc_strict_priority_flags;\n\tu8\treserved1[17];\n\tu8\ttc_bw_share_credits[8];\n\tu8\treserved2[96];\n};\n\nI40E_CHECK_STRUCT_LEN(0x80, i40e_aqc_configure_switching_comp_ets_data);\n\n \nstruct i40e_aqc_configure_switching_comp_ets_bw_limit_data {\n\tu8\ttc_valid_bits;\n\tu8\treserved[15];\n\t__le16\ttc_bw_credit[8];\n\n\t \n\t__le16\ttc_bw_max[2];\n\tu8\treserved1[28];\n};\n\nI40E_CHECK_STRUCT_LEN(0x40,\n\t\t      i40e_aqc_configure_switching_comp_ets_bw_limit_data);\n\n \nstruct i40e_aqc_configure_switching_comp_bw_config_data {\n\tu8\ttc_valid_bits;\n\tu8\treserved[2];\n\tu8\tabsolute_credits;  \n\tu8\ttc_bw_share_credits[8];\n\tu8\treserved1[20];\n};\n\nI40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_configure_switching_comp_bw_config_data);\n\n \nstruct i40e_aqc_query_switching_comp_ets_config_resp {\n\tu8\ttc_valid_bits;\n\tu8\treserved[35];\n\t__le16\tport_bw_limit;\n\tu8\treserved1[2];\n\tu8\ttc_bw_max;  \n\tu8\treserved2[23];\n};\n\nI40E_CHECK_STRUCT_LEN(0x40, i40e_aqc_query_switching_comp_ets_config_resp);\n\n \nstruct i40e_aqc_query_port_ets_config_resp {\n\tu8\treserved[4];\n\tu8\ttc_valid_bits;\n\tu8\treserved1;\n\tu8\ttc_strict_priority_bits;\n\tu8\treserved2;\n\tu8\ttc_bw_share_credits[8];\n\t__le16\ttc_bw_limits[8];\n\n\t \n\t__le16\ttc_bw_max[2];\n\tu8\treserved3[32];\n};\n\nI40E_CHECK_STRUCT_LEN(0x44, i40e_aqc_query_port_ets_config_resp);\n\n \nstruct i40e_aqc_query_switching_comp_bw_config_resp {\n\tu8\ttc_valid_bits;\n\tu8\treserved[2];\n\tu8\tabsolute_credits_enable;  \n\tu8\ttc_bw_share_credits[8];\n\t__le16\ttc_bw_limits[8];\n\n\t \n\t__le16\ttc_bw_max[2];\n};\n\nI40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_query_switching_comp_bw_config_resp);\n\n \n\n \nstruct i40e_aqc_configure_partition_bw_data {\n\t__le16\tpf_valid_bits;\n\tu8\tmin_bw[16];       \n\tu8\tmax_bw[16];       \n};\n\nI40E_CHECK_STRUCT_LEN(0x22, i40e_aqc_configure_partition_bw_data);\n\n \nstruct i40e_aq_get_set_hmc_resource_profile {\n\tu8\tpm_profile;\n\tu8\tpe_vf_enabled;\n\tu8\treserved[14];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aq_get_set_hmc_resource_profile);\n\nenum i40e_aq_hmc_profile {\n\t \n\tI40E_HMC_PROFILE_DEFAULT\t= 1,\n\tI40E_HMC_PROFILE_FAVOR_VF\t= 2,\n\tI40E_HMC_PROFILE_EQUAL\t\t= 3,\n};\n\n \n\n \n#define I40E_AQ_PHY_REPORT_QUALIFIED_MODULES\t0x0001\n#define I40E_AQ_PHY_REPORT_INITIAL_VALUES\t0x0002\n\nenum i40e_aq_phy_type {\n\tI40E_PHY_TYPE_SGMII\t\t\t= 0x0,\n\tI40E_PHY_TYPE_1000BASE_KX\t\t= 0x1,\n\tI40E_PHY_TYPE_10GBASE_KX4\t\t= 0x2,\n\tI40E_PHY_TYPE_10GBASE_KR\t\t= 0x3,\n\tI40E_PHY_TYPE_40GBASE_KR4\t\t= 0x4,\n\tI40E_PHY_TYPE_XAUI\t\t\t= 0x5,\n\tI40E_PHY_TYPE_XFI\t\t\t= 0x6,\n\tI40E_PHY_TYPE_SFI\t\t\t= 0x7,\n\tI40E_PHY_TYPE_XLAUI\t\t\t= 0x8,\n\tI40E_PHY_TYPE_XLPPI\t\t\t= 0x9,\n\tI40E_PHY_TYPE_40GBASE_CR4_CU\t\t= 0xA,\n\tI40E_PHY_TYPE_10GBASE_CR1_CU\t\t= 0xB,\n\tI40E_PHY_TYPE_10GBASE_AOC\t\t= 0xC,\n\tI40E_PHY_TYPE_40GBASE_AOC\t\t= 0xD,\n\tI40E_PHY_TYPE_UNRECOGNIZED\t\t= 0xE,\n\tI40E_PHY_TYPE_UNSUPPORTED\t\t= 0xF,\n\tI40E_PHY_TYPE_100BASE_TX\t\t= 0x11,\n\tI40E_PHY_TYPE_1000BASE_T\t\t= 0x12,\n\tI40E_PHY_TYPE_10GBASE_T\t\t\t= 0x13,\n\tI40E_PHY_TYPE_10GBASE_SR\t\t= 0x14,\n\tI40E_PHY_TYPE_10GBASE_LR\t\t= 0x15,\n\tI40E_PHY_TYPE_10GBASE_SFPP_CU\t\t= 0x16,\n\tI40E_PHY_TYPE_10GBASE_CR1\t\t= 0x17,\n\tI40E_PHY_TYPE_40GBASE_CR4\t\t= 0x18,\n\tI40E_PHY_TYPE_40GBASE_SR4\t\t= 0x19,\n\tI40E_PHY_TYPE_40GBASE_LR4\t\t= 0x1A,\n\tI40E_PHY_TYPE_1000BASE_SX\t\t= 0x1B,\n\tI40E_PHY_TYPE_1000BASE_LX\t\t= 0x1C,\n\tI40E_PHY_TYPE_1000BASE_T_OPTICAL\t= 0x1D,\n\tI40E_PHY_TYPE_20GBASE_KR2\t\t= 0x1E,\n\tI40E_PHY_TYPE_25GBASE_KR\t\t= 0x1F,\n\tI40E_PHY_TYPE_25GBASE_CR\t\t= 0x20,\n\tI40E_PHY_TYPE_25GBASE_SR\t\t= 0x21,\n\tI40E_PHY_TYPE_25GBASE_LR\t\t= 0x22,\n\tI40E_PHY_TYPE_25GBASE_AOC\t\t= 0x23,\n\tI40E_PHY_TYPE_25GBASE_ACC\t\t= 0x24,\n\tI40E_PHY_TYPE_2_5GBASE_T\t\t= 0x26,\n\tI40E_PHY_TYPE_5GBASE_T\t\t\t= 0x27,\n\tI40E_PHY_TYPE_2_5GBASE_T_LINK_STATUS\t= 0x30,\n\tI40E_PHY_TYPE_5GBASE_T_LINK_STATUS\t= 0x31,\n\tI40E_PHY_TYPE_MAX,\n\tI40E_PHY_TYPE_NOT_SUPPORTED_HIGH_TEMP\t= 0xFD,\n\tI40E_PHY_TYPE_EMPTY\t\t\t= 0xFE,\n\tI40E_PHY_TYPE_DEFAULT\t\t\t= 0xFF,\n};\n\n#define I40E_PHY_TYPES_BITMASK (BIT_ULL(I40E_PHY_TYPE_SGMII) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_1000BASE_KX) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_10GBASE_KX4) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_10GBASE_KR) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_40GBASE_KR4) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_XAUI) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_XFI) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_SFI) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_XLAUI) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_XLPPI) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_40GBASE_CR4_CU) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_10GBASE_CR1_CU) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_10GBASE_AOC) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_40GBASE_AOC) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_UNRECOGNIZED) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_UNSUPPORTED) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_100BASE_TX) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_1000BASE_T) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_10GBASE_T) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_10GBASE_SR) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_10GBASE_LR) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_10GBASE_SFPP_CU) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_10GBASE_CR1) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_40GBASE_CR4) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_40GBASE_SR4) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_40GBASE_LR4) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_1000BASE_SX) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_1000BASE_LX) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_1000BASE_T_OPTICAL) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_20GBASE_KR2) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_25GBASE_KR) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_25GBASE_CR) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_25GBASE_SR) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_25GBASE_LR) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_25GBASE_AOC) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_25GBASE_ACC) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_2_5GBASE_T) | \\\n\t\t\t\tBIT_ULL(I40E_PHY_TYPE_5GBASE_T))\n\n#define I40E_LINK_SPEED_2_5GB_SHIFT\t0x0\n#define I40E_LINK_SPEED_100MB_SHIFT\t0x1\n#define I40E_LINK_SPEED_1000MB_SHIFT\t0x2\n#define I40E_LINK_SPEED_10GB_SHIFT\t0x3\n#define I40E_LINK_SPEED_40GB_SHIFT\t0x4\n#define I40E_LINK_SPEED_20GB_SHIFT\t0x5\n#define I40E_LINK_SPEED_25GB_SHIFT\t0x6\n#define I40E_LINK_SPEED_5GB_SHIFT\t0x7\n\nenum i40e_aq_link_speed {\n\tI40E_LINK_SPEED_UNKNOWN\t= 0,\n\tI40E_LINK_SPEED_100MB\t= BIT(I40E_LINK_SPEED_100MB_SHIFT),\n\tI40E_LINK_SPEED_1GB\t= BIT(I40E_LINK_SPEED_1000MB_SHIFT),\n\tI40E_LINK_SPEED_2_5GB\t= (1 << I40E_LINK_SPEED_2_5GB_SHIFT),\n\tI40E_LINK_SPEED_5GB\t= (1 << I40E_LINK_SPEED_5GB_SHIFT),\n\tI40E_LINK_SPEED_10GB\t= BIT(I40E_LINK_SPEED_10GB_SHIFT),\n\tI40E_LINK_SPEED_40GB\t= BIT(I40E_LINK_SPEED_40GB_SHIFT),\n\tI40E_LINK_SPEED_20GB\t= BIT(I40E_LINK_SPEED_20GB_SHIFT),\n\tI40E_LINK_SPEED_25GB\t= BIT(I40E_LINK_SPEED_25GB_SHIFT),\n};\n\nstruct i40e_aqc_module_desc {\n\tu8 oui[3];\n\tu8 reserved1;\n\tu8 part_number[16];\n\tu8 revision[4];\n\tu8 reserved2[8];\n};\n\nI40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_module_desc);\n\nstruct i40e_aq_get_phy_abilities_resp {\n\t__le32\tphy_type;        \n\tu8\tlink_speed;      \n\tu8\tabilities;\n#define I40E_AQ_PHY_FLAG_PAUSE_TX\t0x01\n#define I40E_AQ_PHY_FLAG_PAUSE_RX\t0x02\n\t__le16\teee_capability;\n\t__le32\teeer_val;\n\tu8\td3_lpan;\n\tu8\tphy_type_ext;\n#define I40E_AQ_PHY_TYPE_EXT_25G_KR\t0X01\n#define I40E_AQ_PHY_TYPE_EXT_25G_CR\t0X02\n#define I40E_AQ_PHY_TYPE_EXT_25G_SR\t0x04\n#define I40E_AQ_PHY_TYPE_EXT_25G_LR\t0x08\n\tu8\tfec_cfg_curr_mod_ext_info;\n#define I40E_AQ_REQUEST_FEC_KR\t\t0x04\n#define I40E_AQ_REQUEST_FEC_RS\t\t0x08\n#define I40E_AQ_ENABLE_FEC_AUTO\t\t0x10\n\n\tu8\text_comp_code;\n\tu8\tphy_id[4];\n\tu8\tmodule_type[3];\n\tu8\tqualified_module_count;\n#define I40E_AQ_PHY_MAX_QMS\t\t16\n\tstruct i40e_aqc_module_desc\tqualified_module[I40E_AQ_PHY_MAX_QMS];\n};\n\nI40E_CHECK_STRUCT_LEN(0x218, i40e_aq_get_phy_abilities_resp);\n\n \nstruct i40e_aq_set_phy_config {  \n\t__le32\tphy_type;\n\tu8\tlink_speed;\n\tu8\tabilities;\n \n#define I40E_AQ_PHY_ENABLE_LINK\t\t0x08\n#define I40E_AQ_PHY_ENABLE_AN\t\t0x10\n#define I40E_AQ_PHY_ENABLE_ATOMIC_LINK\t0x20\n\t__le16\teee_capability;\n\t__le32\teeer;\n\tu8\tlow_power_ctrl;\n\tu8\tphy_type_ext;\n#define I40E_AQ_PHY_TYPE_EXT_25G_KR\t0X01\n#define I40E_AQ_PHY_TYPE_EXT_25G_CR\t0X02\n#define I40E_AQ_PHY_TYPE_EXT_25G_SR\t0x04\n#define I40E_AQ_PHY_TYPE_EXT_25G_LR\t0x08\n\tu8\tfec_config;\n#define I40E_AQ_SET_FEC_ABILITY_KR\tBIT(0)\n#define I40E_AQ_SET_FEC_ABILITY_RS\tBIT(1)\n#define I40E_AQ_SET_FEC_REQUEST_KR\tBIT(2)\n#define I40E_AQ_SET_FEC_REQUEST_RS\tBIT(3)\n#define I40E_AQ_SET_FEC_AUTO\t\tBIT(4)\n#define I40E_AQ_PHY_FEC_CONFIG_SHIFT\t0x0\n#define I40E_AQ_PHY_FEC_CONFIG_MASK\t(0x1F << I40E_AQ_PHY_FEC_CONFIG_SHIFT)\n\tu8\treserved;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aq_set_phy_config);\n\n \nstruct i40e_aq_set_mac_config {\n\t__le16\tmax_frame_size;\n\tu8\tparams;\n\tu8\ttx_timer_priority;  \n\t__le16\ttx_timer_value;\n\t__le16\tfc_refresh_threshold;\n\tu8\treserved[8];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aq_set_mac_config);\n\n \nstruct i40e_aqc_set_link_restart_an {\n\tu8\tcommand;\n#define I40E_AQ_PHY_RESTART_AN\t0x02\n#define I40E_AQ_PHY_LINK_ENABLE\t0x04\n\tu8\treserved[15];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_set_link_restart_an);\n\n \nstruct i40e_aqc_get_link_status {\n\t__le16\tcommand_flags;  \n#define I40E_AQ_LSE_DISABLE\t\t0x2\n#define I40E_AQ_LSE_ENABLE\t\t0x3\n \n#define I40E_AQ_LSE_IS_ENABLED\t\t0x1\n\tu8\tphy_type;     \n\tu8\tlink_speed;   \n\tu8\tlink_info;\n#define I40E_AQ_LINK_UP\t\t\t0x01     \n#define I40E_AQ_MEDIA_AVAILABLE\t\t0x40\n\tu8\tan_info;\n#define I40E_AQ_AN_COMPLETED\t\t0x01\n#define I40E_AQ_LINK_PAUSE_TX\t\t0x20\n#define I40E_AQ_LINK_PAUSE_RX\t\t0x40\n#define I40E_AQ_QUALIFIED_MODULE\t0x80\n\tu8\text_info;\n\tu8\tloopback;  \n \n#define I40E_AQ_LOOPBACK_MASK\t\t0x07\n\t__le16\tmax_frame_size;\n\tu8\tconfig;\n#define I40E_AQ_CONFIG_FEC_KR_ENA\t0x01\n#define I40E_AQ_CONFIG_FEC_RS_ENA\t0x02\n#define I40E_AQ_CONFIG_CRC_ENA\t\t0x04\n#define I40E_AQ_CONFIG_PACING_MASK\t0x78\n\tunion {\n\t\tstruct {\n\t\t\tu8\tpower_desc;\n\t\t\tu8\treserved[4];\n\t\t};\n\t\tstruct {\n\t\t\tu8\tlink_type[4];\n\t\t\tu8\tlink_type_ext;\n\t\t};\n\t};\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_get_link_status);\n\n \nstruct i40e_aqc_set_phy_int_mask {\n\tu8\treserved[8];\n\t__le16\tevent_mask;\n#define I40E_AQ_EVENT_LINK_UPDOWN\t0x0002\n#define I40E_AQ_EVENT_MEDIA_NA\t\t0x0004\n#define I40E_AQ_EVENT_MODULE_QUAL_FAIL\t0x0100\n\tu8\treserved1[6];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_set_phy_int_mask);\n\n \nstruct i40e_aqc_an_advt_reg {\n\t__le32\tlocal_an_reg0;\n\t__le16\tlocal_an_reg1;\n\tu8\treserved[10];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_an_advt_reg);\n\n \nstruct i40e_aqc_set_lb_mode {\n\t__le16\tlb_mode;\n#define I40E_LEGACY_LOOPBACK_NVM_VER\t0x6000\n#define I40E_AQ_LB_MAC_LOCAL\t\t0x01\n#define I40E_AQ_LB_PHY_LOCAL\t\t0x05\n#define I40E_AQ_LB_PHY_REMOTE\t\t0x06\n#define I40E_AQ_LB_MAC_LOCAL_LEGACY\t0x04\n\tu8\treserved[14];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_set_lb_mode);\n\n \nstruct i40e_aqc_set_phy_debug {\n\tu8\tcommand_flags;\n \n#define I40E_AQ_PHY_DEBUG_DISABLE_LINK_FW\t0x10\n \n#define I40E_AQ_PHY_DEBUG_DISABLE_ALL_LINK_FW\t0x20\n\tu8\treserved[15];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_set_phy_debug);\n\nenum i40e_aq_phy_reg_type {\n\tI40E_AQC_PHY_REG_INTERNAL\t= 0x1,\n\tI40E_AQC_PHY_REG_EXERNAL_BASET\t= 0x2,\n\tI40E_AQC_PHY_REG_EXERNAL_MODULE\t= 0x3\n};\n\n \nstruct i40e_aqc_run_phy_activity {\n\t__le16  activity_id;\n\tu8      flags;\n\tu8      reserved1;\n\t__le32  control;\n\t__le32  data;\n\tu8      reserved2[4];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_run_phy_activity);\n\n \n \nstruct i40e_aqc_phy_register_access {\n\tu8\tphy_interface;\n#define I40E_AQ_PHY_REG_ACCESS_EXTERNAL\t1\n#define I40E_AQ_PHY_REG_ACCESS_EXTERNAL_MODULE\t2\n\tu8\tdev_address;\n\tu8\tcmd_flags;\n#define I40E_AQ_PHY_REG_ACCESS_DONT_CHANGE_QSFP_PAGE\t0x01\n#define I40E_AQ_PHY_REG_ACCESS_SET_MDIO_IF_NUMBER\t0x02\n#define I40E_AQ_PHY_REG_ACCESS_MDIO_IF_NUMBER_SHIFT\t2\n#define I40E_AQ_PHY_REG_ACCESS_MDIO_IF_NUMBER_MASK\t(0x3 << \\\n\t\tI40E_AQ_PHY_REG_ACCESS_MDIO_IF_NUMBER_SHIFT)\n\tu8\treserved1;\n\t__le32\treg_address;\n\t__le32\treg_value;\n\tu8\treserved2[4];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_phy_register_access);\n\n \nstruct i40e_aqc_nvm_update {\n\tu8\tcommand_flags;\n#define I40E_AQ_NVM_LAST_CMD\t\t\t0x01\n#define I40E_AQ_NVM_REARRANGE_TO_FLAT\t\t0x20\n#define I40E_AQ_NVM_REARRANGE_TO_STRUCT\t\t0x40\n#define I40E_AQ_NVM_PRESERVATION_FLAGS_SHIFT\t1\n#define I40E_AQ_NVM_PRESERVATION_FLAGS_SELECTED\t0x03\n#define I40E_AQ_NVM_PRESERVATION_FLAGS_ALL\t0x01\n\tu8\tmodule_pointer;\n\t__le16\tlength;\n\t__le32\toffset;\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_update);\n\n \nstruct i40e_aqc_nvm_config_read {\n\t__le16\tcmd_flags;\n\t__le16\telement_count;\n\t__le16\telement_id;\t \n\t__le16\telement_id_msw;\t \n\t__le32\taddress_high;\n\t__le32\taddress_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_config_read);\n\n \nstruct i40e_aqc_nvm_config_write {\n\t__le16\tcmd_flags;\n\t__le16\telement_count;\n\tu8\treserved[4];\n\t__le32\taddress_high;\n\t__le32\taddress_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_nvm_config_write);\n\n \nstruct i40e_aqc_nvm_config_data_feature {\n\t__le16 feature_id;\n\t__le16 feature_options;\n\t__le16 feature_selection;\n};\n\nI40E_CHECK_STRUCT_LEN(0x6, i40e_aqc_nvm_config_data_feature);\n\nstruct i40e_aqc_nvm_config_data_immediate_field {\n\t__le32 field_id;\n\t__le32 field_value;\n\t__le16 field_options;\n\t__le16 reserved;\n};\n\nI40E_CHECK_STRUCT_LEN(0xc, i40e_aqc_nvm_config_data_immediate_field);\n\n \nstruct i40e_aqc_nvm_oem_post_update {\n\tu8 sel_data;\n\tu8 reserved[7];\n};\n\nI40E_CHECK_STRUCT_LEN(0x8, i40e_aqc_nvm_oem_post_update);\n\nstruct i40e_aqc_nvm_oem_post_update_buffer {\n\tu8 str_len;\n\tu8 dev_addr;\n\t__le16 eeprom_addr;\n\tu8 data[36];\n};\n\nI40E_CHECK_STRUCT_LEN(0x28, i40e_aqc_nvm_oem_post_update_buffer);\n\n \nstruct i40e_aqc_thermal_sensor {\n\tu8 sensor_action;\n\tu8 reserved[7];\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_thermal_sensor);\n\n \nstruct i40e_aqc_pf_vf_message {\n\t__le32\tid;\n\tu8\treserved[4];\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_pf_vf_message);\n\n \n\n \nstruct i40e_aqc_alternate_write {\n\t__le32 address0;\n\t__le32 data0;\n\t__le32 address1;\n\t__le32 data1;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_write);\n\n \n\nstruct i40e_aqc_alternate_ind_write {\n\t__le32 address;\n\t__le32 length;\n\t__le32 addr_high;\n\t__le32 addr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_ind_write);\n\n \nstruct i40e_aqc_alternate_write_done {\n\t__le16\tcmd_flags;\n\tu8\treserved[14];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_write_done);\n\n \nstruct i40e_aqc_alternate_set_mode {\n\t__le32\tmode;\n\tu8\treserved[12];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_alternate_set_mode);\n\n \n\n \n\n \nstruct i40e_aqc_lan_overflow {\n\t__le32\tprtdcb_rupto;\n\t__le32\totx_ctl;\n\tu8\treserved[8];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_lan_overflow);\n\n \nstruct i40e_aqc_lldp_get_mib {\n\tu8\ttype;\n\tu8\treserved1;\n#define I40E_AQ_LLDP_MIB_TYPE_MASK\t\t0x3\n#define I40E_AQ_LLDP_MIB_LOCAL\t\t\t0x0\n#define I40E_AQ_LLDP_MIB_REMOTE\t\t\t0x1\n#define I40E_AQ_LLDP_BRIDGE_TYPE_MASK\t\t0xC\n#define I40E_AQ_LLDP_BRIDGE_TYPE_SHIFT\t\t0x2\n#define I40E_AQ_LLDP_BRIDGE_TYPE_NEAREST_BRIDGE\t0x0\n \n\t__le16\tlocal_len;\n\t__le16\tremote_len;\n\tu8\treserved2[2];\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_get_mib);\n\n \nstruct i40e_aqc_lldp_update_mib {\n\tu8\tcommand;\n#define I40E_AQ_LLDP_MIB_UPDATE_DISABLE\t0x1\n\tu8\treserved[7];\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_update_mib);\n\n \nstruct i40e_aqc_lldp_add_tlv {\n\tu8\ttype;  \n\tu8\treserved1[1];\n\t__le16\tlen;\n\tu8\treserved2[4];\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_add_tlv);\n\n \nstruct i40e_aqc_lldp_update_tlv {\n\tu8\ttype;  \n\tu8\treserved;\n\t__le16\told_len;\n\t__le16\tnew_offset;\n\t__le16\tnew_len;\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_update_tlv);\n\n \nstruct i40e_aqc_lldp_stop {\n\tu8\tcommand;\n#define I40E_AQ_LLDP_AGENT_SHUTDOWN\t\t0x1\n#define I40E_AQ_LLDP_AGENT_STOP_PERSIST\t\t0x2\n\tu8\treserved[15];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_stop);\n\n \nstruct i40e_aqc_lldp_start {\n\tu8\tcommand;\n#define I40E_AQ_LLDP_AGENT_START\t\t0x1\n#define I40E_AQ_LLDP_AGENT_START_PERSIST\t0x2\n\tu8\treserved[15];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_start);\n\n \nstruct i40e_aqc_set_dcb_parameters {\n\tu8 command;\n#define I40E_AQ_DCB_SET_AGENT\t0x1\n#define I40E_DCB_VALID\t\t0x1\n\tu8 valid_flags;\n\tu8 reserved[14];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_set_dcb_parameters);\n\n \n\n#define I40E_AQC_CEE_APP_FCOE_SHIFT\t0x0\n#define I40E_AQC_CEE_APP_FCOE_MASK\t(0x7 << I40E_AQC_CEE_APP_FCOE_SHIFT)\n#define I40E_AQC_CEE_APP_ISCSI_SHIFT\t0x3\n#define I40E_AQC_CEE_APP_ISCSI_MASK\t(0x7 << I40E_AQC_CEE_APP_ISCSI_SHIFT)\n#define I40E_AQC_CEE_APP_FIP_SHIFT\t0x8\n#define I40E_AQC_CEE_APP_FIP_MASK\t(0x7 << I40E_AQC_CEE_APP_FIP_SHIFT)\n\n#define I40E_AQC_CEE_PG_STATUS_SHIFT\t0x0\n#define I40E_AQC_CEE_PG_STATUS_MASK\t(0x7 << I40E_AQC_CEE_PG_STATUS_SHIFT)\n#define I40E_AQC_CEE_PFC_STATUS_SHIFT\t0x3\n#define I40E_AQC_CEE_PFC_STATUS_MASK\t(0x7 << I40E_AQC_CEE_PFC_STATUS_SHIFT)\n#define I40E_AQC_CEE_APP_STATUS_SHIFT\t0x8\n#define I40E_AQC_CEE_APP_STATUS_MASK\t(0x7 << I40E_AQC_CEE_APP_STATUS_SHIFT)\n#define I40E_AQC_CEE_FCOE_STATUS_SHIFT\t0x8\n#define I40E_AQC_CEE_FCOE_STATUS_MASK\t(0x7 << I40E_AQC_CEE_FCOE_STATUS_SHIFT)\n#define I40E_AQC_CEE_ISCSI_STATUS_SHIFT\t0xB\n#define I40E_AQC_CEE_ISCSI_STATUS_MASK\t(0x7 << I40E_AQC_CEE_ISCSI_STATUS_SHIFT)\n#define I40E_AQC_CEE_FIP_STATUS_SHIFT\t0x10\n#define I40E_AQC_CEE_FIP_STATUS_MASK\t(0x7 << I40E_AQC_CEE_FIP_STATUS_SHIFT)\n\n \nstruct i40e_aqc_get_cee_dcb_cfg_v1_resp {\n\tu8\treserved1;\n\tu8\toper_num_tc;\n\tu8\toper_prio_tc[4];\n\tu8\treserved2;\n\tu8\toper_tc_bw[8];\n\tu8\toper_pfc_en;\n\tu8\treserved3[2];\n\t__le16\toper_app_prio;\n\tu8\treserved4[2];\n\t__le16\ttlv_status;\n};\n\nI40E_CHECK_STRUCT_LEN(0x18, i40e_aqc_get_cee_dcb_cfg_v1_resp);\n\nstruct i40e_aqc_get_cee_dcb_cfg_resp {\n\tu8\toper_num_tc;\n\tu8\toper_prio_tc[4];\n\tu8\toper_tc_bw[8];\n\tu8\toper_pfc_en;\n\t__le16\toper_app_prio;\n#define I40E_AQC_CEE_APP_FCOE_SHIFT\t0x0\n#define I40E_AQC_CEE_APP_FCOE_MASK\t(0x7 << I40E_AQC_CEE_APP_FCOE_SHIFT)\n#define I40E_AQC_CEE_APP_ISCSI_SHIFT\t0x3\n#define I40E_AQC_CEE_APP_ISCSI_MASK\t(0x7 << I40E_AQC_CEE_APP_ISCSI_SHIFT)\n#define I40E_AQC_CEE_APP_FIP_SHIFT\t0x8\n#define I40E_AQC_CEE_APP_FIP_MASK\t(0x7 << I40E_AQC_CEE_APP_FIP_SHIFT)\n#define I40E_AQC_CEE_APP_FIP_MASK\t(0x7 << I40E_AQC_CEE_APP_FIP_SHIFT)\n\t__le32\ttlv_status;\n#define I40E_AQC_CEE_PG_STATUS_SHIFT\t0x0\n#define I40E_AQC_CEE_PG_STATUS_MASK\t(0x7 << I40E_AQC_CEE_PG_STATUS_SHIFT)\n#define I40E_AQC_CEE_PFC_STATUS_SHIFT\t0x3\n#define I40E_AQC_CEE_PFC_STATUS_MASK\t(0x7 << I40E_AQC_CEE_PFC_STATUS_SHIFT)\n#define I40E_AQC_CEE_APP_STATUS_SHIFT\t0x8\n#define I40E_AQC_CEE_APP_STATUS_MASK\t(0x7 << I40E_AQC_CEE_APP_STATUS_SHIFT)\n\tu8\treserved[12];\n};\n\nI40E_CHECK_STRUCT_LEN(0x20, i40e_aqc_get_cee_dcb_cfg_resp);\n\n \nstruct i40e_aqc_lldp_set_local_mib {\n#define SET_LOCAL_MIB_AC_TYPE_DCBX_SHIFT\t0\n#define SET_LOCAL_MIB_AC_TYPE_DCBX_MASK\t(1 << \\\n\t\t\t\t\tSET_LOCAL_MIB_AC_TYPE_DCBX_SHIFT)\n#define SET_LOCAL_MIB_AC_TYPE_LOCAL_MIB\t0x0\n#define SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS_SHIFT\t(1)\n#define SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS_MASK\t(1 << \\\n\t\t\t\tSET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS_SHIFT)\n#define SET_LOCAL_MIB_AC_TYPE_NON_WILLING_APPS\t\t0x1\n\tu8\ttype;\n\tu8\treserved0;\n\t__le16\tlength;\n\tu8\treserved1[4];\n\t__le32\taddress_high;\n\t__le32\taddress_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_set_local_mib);\n\n \nstruct i40e_aqc_lldp_stop_start_specific_agent {\n\tu8\tcommand;\n\tu8\treserved[15];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_stop_start_specific_agent);\n\n \nstruct i40e_aqc_lldp_restore {\n\tu8\tcommand;\n#define I40E_AQ_LLDP_AGENT_RESTORE\t\t0x1\n\tu8\treserved[15];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_lldp_restore);\n\n \nstruct i40e_aqc_add_udp_tunnel {\n\t__le16\tudp_port;\n\tu8\treserved0[3];\n\tu8\tprotocol_type;\n#define I40E_AQC_TUNNEL_TYPE_VXLAN\t0x00\n#define I40E_AQC_TUNNEL_TYPE_NGE\t0x01\n\tu8\treserved1[10];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_udp_tunnel);\n\nstruct i40e_aqc_add_udp_tunnel_completion {\n\t__le16\tudp_port;\n\tu8\tfilter_entry_index;\n\tu8\tmultiple_pfs;\n\tu8\ttotal_filters;\n\tu8\treserved[11];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_add_udp_tunnel_completion);\n\n \nstruct i40e_aqc_remove_udp_tunnel {\n\tu8\treserved[2];\n\tu8\tindex;  \n\tu8\treserved2[13];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_remove_udp_tunnel);\n\nstruct i40e_aqc_del_udp_tunnel_completion {\n\t__le16\tudp_port;\n\tu8\tindex;  \n\tu8\tmultiple_pfs;\n\tu8\ttotal_filters_used;\n\tu8\treserved1[11];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_del_udp_tunnel_completion);\n\nstruct i40e_aqc_get_set_rss_key {\n#define I40E_AQC_SET_RSS_KEY_VSI_VALID\t\tBIT(15)\n#define I40E_AQC_SET_RSS_KEY_VSI_ID_SHIFT\t0\n#define I40E_AQC_SET_RSS_KEY_VSI_ID_MASK\t(0x3FF << \\\n\t\t\t\t\tI40E_AQC_SET_RSS_KEY_VSI_ID_SHIFT)\n\t__le16\tvsi_id;\n\tu8\treserved[6];\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_get_set_rss_key);\n\nstruct i40e_aqc_get_set_rss_key_data {\n\tu8 standard_rss_key[0x28];\n\tu8 extended_hash_key[0xc];\n};\n\nI40E_CHECK_STRUCT_LEN(0x34, i40e_aqc_get_set_rss_key_data);\n\nstruct  i40e_aqc_get_set_rss_lut {\n#define I40E_AQC_SET_RSS_LUT_VSI_VALID\t\tBIT(15)\n#define I40E_AQC_SET_RSS_LUT_VSI_ID_SHIFT\t0\n#define I40E_AQC_SET_RSS_LUT_VSI_ID_MASK\t(0x3FF << \\\n\t\t\t\t\tI40E_AQC_SET_RSS_LUT_VSI_ID_SHIFT)\n\t__le16\tvsi_id;\n#define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_SHIFT\t0\n#define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_MASK\tBIT(I40E_AQC_SET_RSS_LUT_TABLE_TYPE_SHIFT)\n\n#define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_VSI\t0\n#define I40E_AQC_SET_RSS_LUT_TABLE_TYPE_PF\t1\n\t__le16\tflags;\n\tu8\treserved[4];\n\t__le32\taddr_high;\n\t__le32\taddr_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_get_set_rss_lut);\n\n \n\nstruct i40e_aqc_tunnel_key_structure {\n\tu8\tkey1_off;\n\tu8\tkey2_off;\n\tu8\tkey1_len;   \n\tu8\tkey2_len;   \n\tu8\tflags;\n\tu8\tnetwork_key_index;\n\tu8\treserved[10];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_tunnel_key_structure);\n\n \nstruct i40e_aqc_oem_param_change {\n\t__le32\tparam_type;\n\t__le32\tparam_value1;\n\t__le16\tparam_value2;\n\tu8\treserved[6];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_oem_param_change);\n\nstruct i40e_aqc_oem_state_change {\n\t__le32\tstate;\n\tu8\treserved[12];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_oem_state_change);\n\n \nstruct i40e_aqc_opc_oem_ocsd_initialize {\n\tu8 type_status;\n\tu8 reserved1[3];\n\t__le32 ocsd_memory_block_addr_high;\n\t__le32 ocsd_memory_block_addr_low;\n\t__le32 requested_update_interval;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_opc_oem_ocsd_initialize);\n\n \nstruct i40e_aqc_opc_oem_ocbb_initialize {\n\tu8 type_status;\n\tu8 reserved1[3];\n\t__le32 ocbb_memory_block_addr_high;\n\t__le32 ocbb_memory_block_addr_low;\n\tu8 reserved2[4];\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_opc_oem_ocbb_initialize);\n\n \n\n \n\n \n\nstruct i40e_acq_set_test_mode {\n\tu8\tmode;\n\tu8\treserved[3];\n\tu8\tcommand;\n\tu8\treserved2[3];\n\t__le32\taddress_high;\n\t__le32\taddress_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_acq_set_test_mode);\n\n \nstruct i40e_aqc_debug_reg_read_write {\n\t__le32 reserved;\n\t__le32 address;\n\t__le32 value_high;\n\t__le32 value_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_debug_reg_read_write);\n\n \n\n \nstruct i40e_aqc_debug_reg_sg_element_data {\n\t__le32 address;\n\t__le32 value;\n};\n\n \nstruct i40e_aqc_debug_modify_reg {\n\t__le32 address;\n\t__le32 value;\n\t__le32 clear_mask;\n\t__le32 set_mask;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_debug_modify_reg);\n\n \nstruct i40e_aqc_debug_dump_internals {\n\tu8\tcluster_id;\n\tu8\ttable_id;\n\t__le16\tdata_size;\n\t__le32\tidx;\n\t__le32\taddress_high;\n\t__le32\taddress_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_debug_dump_internals);\n\nstruct i40e_aqc_debug_modify_internals {\n\tu8\tcluster_id;\n\tu8\tcluster_specific_params[7];\n\t__le32\taddress_high;\n\t__le32\taddress_low;\n};\n\nI40E_CHECK_CMD_LENGTH(i40e_aqc_debug_modify_internals);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}