// Seed: 1898933577
module module_0 (
    input  tri1 id_0,
    input  tri1 id_1,
    output wor  id_2
);
  logic id_4;
  assign module_1.id_22 = 0;
endmodule
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wor id_4,
    input supply1 id_5,
    input wor id_6,
    output tri1 id_7,
    output tri1 id_8,
    input wor id_9,
    input tri1 id_10,
    input tri0 id_11,
    output wor module_1,
    input uwire id_13,
    output supply0 id_14,
    output uwire id_15,
    output wor id_16,
    input uwire id_17,
    input tri1 id_18,
    input tri id_19,
    input wor id_20,
    input tri id_21,
    input supply1 id_22
);
  assign id_12 = 1;
  xor primCall (id_3, id_5, id_22, id_9, id_10, id_2, id_21, id_6, id_1, id_18, id_4, id_17, id_0);
  module_0 modCall_1 (
      id_20,
      id_11,
      id_3
  );
endmodule
