

14:57 JUL 28 '97 KW_LCT_E.:E05SI                                           1    
    1      /*M*      KW_LCT_E - Common LCT and LR definitions */
    2      /*T***********************************************************/
    3      /*T*                                                         */
    4      /*T* Copyright (c) Bull HN Information Systems Inc., 1997    */
    5      /*T*                                                         */
    6      /*T***********************************************************/
    7      /* */
    8      /********************************************************************** */
    9      /*                                                                    * */
   10      /*         LINE CONTROL TABLE DEFINITIONS                             * */
   11      /*                                                                    * */
   12      /********************************************************************** */
   13      /*                                                                    * */
   14      /*         RECEIVE LCT DEFINITIONS                                    * */
   15      /*                                                                    * */
   16      /********************************************************************** */
   17      %EQU KW#LCT0 = 0;  /*                    LCT0:  Firmware use only */
   18      %EQU KW#LCT0@S = 'FF'X;  /*              LCT0:  Firmware use only mask */
   19      %EQU KW#LCT0@R = '00'X;  /*              LCT0:  Firmware use only mask */
   20      %EQU KW#LCT1 = 1;  /*                    LCT1:  Firmware use only */
   21      %EQU KW#LCT1@S = 'FF'X;  /*              LCT1:  Firmware use only mask */
   22      %EQU KW#LCT1@R = '00'X;  /*              LCT1:  Firmware use only mask */
   23      %EQU KW#RCVCHRCNF = 2;  /*               LCT2:  Receive chr config */
   24      %EQU KW#RCVCHRCNF@S = 'FF'X;  /*         LCT2:  Receive chr config mask */
   25      %EQU KW#RCVCHRCNF@R = '00'X;  /*         LCT2:  Receive chr config mask */
   26      %EQU KW#RCVCRCRSD1 = 3;  /*              LCT3:  Rcv CRC residue - byte #1 */
   27      %EQU KW#RCVCRCRSD1@S = 'FF'X;  /*        LCT3:  Rcv CRC residue - byte #1 mask */
   28      %EQU KW#RCVCRCRSD1@R = '00'X;  /*        LCT3:  Rcv CRC residue - byte #1 mask */
   29      %EQU KW#RCVCRCRSD2 = 4;  /*              LCT4:  Rcv CRC residue - byte #2 */
   30      %EQU KW#RCVCRCRSD2@S = 'FF'X;  /*        LCT4:  Rcv CRC residue - byte #2 mask */
   31      %EQU KW#RCVCRCRSD2@R = '00'X;  /*        LCT4:  Rcv CRC residue - byte #2 mask */
   32      %EQU KW#LCT5 = 5;  /*                    LCT5:  Firmware use only */
   33      %EQU KW#LCT5@S = 'FF'X;  /*              LCT5:  Firmware use only mask */
   34      %EQU KW#LCT5@R = '00'X;  /*              LCT5:  Firmware use only mask */
   35      %EQU KW#RCVCCP$ = 6;  /*                 LCT6:  Receive CCP pointer */
   36      %EQU KW#RCVSCN = 8;  /*                  LCT8:  Receive scan flags */
   37      %EQU KW#RCVSCN@S = 'FF'X;  /*            LCT8:  Receive scan flags mask */
14:57 JUL 28 '97 KW_LCT_E.:E05SI                                           2    
   38      %EQU KW#RCVSCN@R = '00'X;  /*            LCT8:  Receive scan flags mask */
   39      %EQU KW#RCVSCN_SCNCTR = 8;  /*           LCT8:  Rcv scan: scan control */
   40      %EQU KW#RCVSCN_SCNCTR@S = '80'X;  /*     LCT8:  Rcv scan: scan control mask */
   41      %EQU KW#RCVSCN_SCNCTR@R = '7F'X;  /*     LCT8:  Rcv scan: scan control mask */
   42      %EQU KW#RCVSCN_SETSTT = 8;  /*           LCT8:  Rcv scan: set status bit */
   43      %EQU KW#RCVSCN_SETSTT@S = '40'X;  /*     LCT8:  Rcv scan: set status bit mask */
   44      %EQU KW#RCVSCN_SETSTT@R = 'BF'X;  /*     LCT8:  Rcv scan: set status bit mask */
   45      %EQU KW#RCVSCN_INTCPU = 8;  /*           LCT8:  Rcv scan: interrupt cpu */
   46      %EQU KW#RCVSCN_INTCPU@S = '20'X;  /*     LCT8:  Rcv scan: interrupt CPU mask */
   47      %EQU KW#RCVSCN_INTCPU@R = 'DF'X;  /*     LCT8:  Rcv scan: interrupt CPU mask */
   48      %EQU KW#RCVSCN_STRCCP = 8;  /*           LCT8:  Rcv scan: start CCP */
   49      %EQU KW#RCVSCN_STRCCP@S = '10'X;  /*     LCT8:  Rcv scan: start CCP mask */
   50      %EQU KW#RCVSCN_STRCCP@R = 'EF'X;  /*     LCT8:  Rcv scan: start CCP mask */
   51      %EQU KW#RCVCHNCTR = 9;  /*               LCT9:  Firmware use only */
   52      %EQU KW#RCVCHNCTR@S = 'FF'X;  /*         LCT9:  Firmware use only mask */
   53      %EQU KW#RCVCHNCTR@R = '00'X;  /*         LCT9:  Firmware use only mask */
   54      %EQU KW#RCVCHNCTR_DFRINTCNT = 9;  /*     LCT9:  Rcv deferred interrupt count */
   55      %EQU KW#RCVCHNCTR_DFRINTCNT@S = 'C0'X;  /* LCT9: Rcv deferred interrupt count mask */
   56      %EQU KW#RCVCHNCTR_DFRINTCNT@R = '3F'X;  /* LCT9: Rcv deferred interrupt count mask */
   57      %EQU KW#RCVCHNCTR_STRIO = 9;  /*         LCT9:  Start IO bit (firmwary only) */
   58      %EQU KW#RCVCHNCTR_STRIO@S = '04'X;  /*   LCT9:  Start IO bit (firmware only) mask */
   59      %EQU KW#RCVCHNCTR_STRIO@R = 'FB'X;  /*   LCT9:  Start IO bit (firmware only) mask */
   60      %EQU KW#LCT10 = 10;  /*                  LCT10: Firmware use only */
   61      %EQU KW#LCT10@S = 'FF'X;  /*             LCT10: Firmware use only mask */
   62      %EQU KW#LCT10@R = '00'X;  /*             LCT10: Firmware use only mask */
   63      %EQU KW#LCT11 = 11;  /*                  LCT11: Firmware use only */
   64      %EQU KW#LCT11@S = 'FF'X;  /*             LCT11: Firmware use only mask */
   65      %EQU KW#LCT11@R = '00'X;  /*             LCT11: Firmware use only mask */
   66      %EQU KW#RCVRTRCHNMSB = 12;  /*           LCT12: Return chn (m/s 8 bits) */
   67      %EQU KW#RCVRTRCHNMSB@S = 'FF'X;  /*      LCT12: Return chn (m/s 8 bits) mask */
   68      %EQU KW#RCVRTRCHNMSB@R = '00'X;  /*      LCT12: Return chn (m/s 8 bits) mask */
   69      %EQU KW#RCVRTRCHNLSB = 13;  /*           LCT13: Return chn (l/s 2 bits) */
   70      %EQU KW#RCVRTRCHNLSB@S = 'C0'X;  /*      LCT13: Return chn (l/s 2 bits) mask */
   71      %EQU KW#RCVRTRCHNLSB@R = '3F'X;  /*      LCT13: Return chn (l/s 2 bits) mask */
   72      %EQU KW#RCVINTLVL = 13;  /*              LCT13: Receive interrupt level */
   73      %EQU KW#RCVINTLVL@S = '3F'X;  /*         LCT13: Receive interrupt level mask */
   74      %EQU KW#RCVINTLVL@R = 'C0'X;  /*         LCT13: Receive interrupt level mask */
14:57 JUL 28 '97 KW_LCT_E.:E05SI                                           3    
   75      %EQU KW#RCVSTT = 14;  /*                 LCT14: Receiver status */
   76      %EQU KW#RCVSTT@S = 'FF'X;  /*            LCT14: Receiver status mask */
   77      %EQU KW#RCVSTT@R = '00'X;  /*            LCT14: Receiver status mask */
   78      %EQU KW#RCVSTT_DSR = 14;  /*             LCT14: Data set ready */
   79      %EQU KW#RCVSTT_DSR@S = '80'X;  /*        LCT14: Data set ready mask */
   80      %EQU KW#RCVSTT_DSR@R = '7F'X;  /*        LCT14: Data set ready mask */
   81      %EQU KW#RCVSTT_CTS = 14;  /*             LCT14: Clear to send */
   82      %EQU KW#RCVSTT_CTS@S = '40'X;  /*        LCT14: Clear to send mask */
   83      %EQU KW#RCVSTT_CTS@R = 'BF'X;  /*        LCT14: Clear to send mask */
   84      %EQU KW#RCVSTT_CD = 14;  /*              LCT14: Carrier detect */
   85      %EQU KW#RCVSTT_CD@S = '20'X;  /*         LCT14: Carrier detect mask */
   86      %EQU KW#RCVSTT_CD@R = 'DF'X;  /*         LCT14: Carrier detect mask */
   87      %EQU KW#RCVSTT_RI = 14;  /*              LCT14: Ring indicator */
   88      %EQU KW#RCVSTT_RI@S = '10'X;  /*         LCT14: Ring indicator mask */
   89      %EQU KW#RCVSTT_RI@R = 'EF'X;  /*         LCT14: Ring indicator mask */
   90      %EQU KW#RCVSTT_OVRRUN = 14;  /*          LCT14: Receive overrun */
   91      %EQU KW#RCVSTT_OVRRUN@S = '02'X;  /*     LCT14: Receive overrun mask */
   92      %EQU KW#RCVSTT_OVRRUN@R = 'FD'X;  /*     LCT14: Receive overrun mask */
   93      %EQU KW#RCVSTTMSK = 15;  /*              LCT15: LCT14 status mask */
   94      %EQU KW#RCVSTTMSK@S = 'FF'X;  /*         LCT15: LCT14 status mask mask */
   95      %EQU KW#RCVSTTMSK@R = '00'X;  /*         LCT15: LCT14 status mask mask */
   96      %EQU KW#RCVSTTMSK_DSR = 15;  /*          LCT15: Mask for data set ready */
   97      %EQU KW#RCVSTTMSK_DSR@S = '80'X;  /*     LCT15: Mask for data set ready mask */
   98      %EQU KW#RCVSTTMSK_DSR@R = '7F'X;  /*     LCT15: Mask for data set ready mask */
   99      %EQU KW#RCVSTTMSK_CTS = 15;  /*          LCT15: Mask for clear to send */
  100      %EQU KW#RCVSTTMSK_CTS@S = '40'X;  /*     LCT15: Mask for clear to send mask */
  101      %EQU KW#RCVSTTMSK_CTS@R = 'BF'X;  /*     LCT15: Mask for clear to send mask */
  102      %EQU KW#RCVSTTMSK_CD = 15;  /*           LCT15: Mask for carrier detect */
  103      %EQU KW#RCVSTTMSK_CD@S = '20'X;  /*      LCT15: Mask for carrier detect mask */
  104      %EQU KW#RCVSTTMSK_CD@R = 'DF'X;  /*      LCT15: Mask for carrier detect mask */
  105      %EQU KW#RCVSTTMSK_RI = 15;  /*           LCT15: Mask for ring indicator */
  106      %EQU KW#RCVSTTMSK_RI@S = '10'X;  /*      LCT15: Mask for ring indicator mask */
  107      %EQU KW#RCVSTTMSK_RI@R = 'EF'X;  /*      LCT15: Mask for ring indicator mask */
  108      %EQU KW#RCVSTTMSK_OVRRUN = 15;  /*       LCT15: Mask for receive overrun */
  109      %EQU KW#RCVSTTMSK_OVRRUN@S = '02'X;  /*  LCT15: Mask for receive overrun mask */
  110      %EQU KW#RCVSTTMSK_OVRRUN@R = 'FD'X;  /*  LCT15: Mask for receive overrun mask */
  111      %EQU KW#RCVDATSRVERR = 16;  /*           LCT16: Rcv data service error */
14:57 JUL 28 '97 KW_LCT_E.:E05SI                                           4    
  112      %EQU KW#RCVDATSRVERR@S = '20'X;  /*      LCT16: Rcv data service error mask */
  113      %EQU KW#RCVDATSRVERR@R = 'DF'X;  /*      LCT16: Rcv data service error mask */
  114      %EQU KW#RCVCCBSRVERR = 16;  /*           LCT16: Rcv CCB service error */
  115      %EQU KW#RCVCCBSRVERR@S = '08'X;  /*      LCT16: Rcv CCB service error mask */
  116      %EQU KW#RCVCCBSRVERR@R = 'F7'X;  /*      LCT16: Rcv CCB service error mask */
  117      %EQU KW#RCVDATCHKERR = 17;  /*           LCT17: Rcv data check error */
  118      %EQU KW#RCVDATCHKERR@S = '40'X;  /*      LCT17: Rcv data check error mask */
  119      %EQU KW#RCVDATCHKERR@R = 'BF'X;  /*      LCT17: Rcv data check error mask */
  120      %EQU KW#RCVSTTCHN = 17;  /*              LCT17: Rcv DS/CLA status change */
  121      %EQU KW#RCVSTTCHN@S = '10'X;  /*         LCT17: Rcv DS/CLA status change mask */
  122      %EQU KW#RCVSTTCHN@R = 'EF'X;  /*         LCT17: Rcv DS/CLA status change mask */
  123      %EQU KW#RCVMMRERR = 17;  /*              LCT17: Rcv corrected memory error */
  124      %EQU KW#RCVMMRERR@S = '08'X;  /*         LCT17: Rcv corrected memory error mask */
  125      %EQU KW#RCVMMRERR@R = 'F7'X;  /*         LCT17: Rcv corrected memory error mask */
  126      %EQU KW#LCT18 = 18;  /*                  LCT18: Firmware use only */
  127      %EQU KW#LCT18@S = 'FF'X;  /*             LCT18: Firmware use only mask */
  128      %EQU KW#LCT18@R = '00'X;  /*             LCT18: Firmware use only mask */
  129      %EQU KW#LCT19 = 19;  /*                  LCT19: Firmware use only */
  130      %EQU KW#LCT19@S = 'FF'X;  /*             LCT19: Firmware use only mask */
  131      %EQU KW#LCT19@R = '00'X;  /*             LCT19: Firmware use only mask */
  132      %EQU KW#CLACTR = 20;  /*                 LCT20: CLA control flags */
  133      %EQU KW#CLACTR@S = 'FF'X;  /*            LCT20: CLA control flags mask */
  134      %EQU KW#CLACTR@R = '00'X;  /*            LCT20: CLA control flags mask */
  135      %EQU KW#CLACTR_DTR = 20;  /*             LCT20: Data terminal ready */
  136      %EQU KW#CLACTR_DTR@S = '80'X;  /*        LCT20: Data terminal ready mask */
  137      %EQU KW#CLACTR_DTR@R = '7F'X;  /*        LCT20: Data terminal ready mask */
  138      %EQU KW#CLACTR_RTS = 20;  /*             LCT20: Request to send */
  139      %EQU KW#CLACTR_RTS@S = '40'X;  /*        LCT20: Request to send mask */
  140      %EQU KW#CLACTR_RTS@R = 'BF'X;  /*        LCT20: Request to send mask */
  141      %EQU KW#CLACTR_LOPBCK = 20;  /*          LCT20: Loop back */
  142      %EQU KW#CLACTR_LOPBCK@S = '04'X;  /*     LCT20: Loop back mask */
  143      %EQU KW#CLACTR_LOPBCK@R = 'FB'X;  /*     LCT20: Loop back mask */
  144      %EQU KW#CLACTR_RCVON = 20;  /*           LCT20: Receive on */
  145      %EQU KW#CLACTR_RCVON@S = '02'X;  /*      LCT20: Receive on mask */
  146      %EQU KW#CLACTR_RCVON@R = 'FD'X;  /*      LCT20: Receive on mask */
  147      %EQU KW#CLACTR_TRNON = 20;  /*           LCT20: Transmit on */
  148      %EQU KW#CLACTR_TRNON@S = '01'X;  /*      LCT20: Transmit on mask */
14:57 JUL 28 '97 KW_LCT_E.:E05SI                                           5    
  149      %EQU KW#CLACTR_TRNON@R = 'FE'X;  /*      LCT20: Transmit on mask */
  150      %EQU KW#LCT21 = 21;  /*                  LCT21: Firmware use only */
  151      %EQU KW#LCT21@S = 'FF'X;  /*             LCT21: Firmware use only mask */
  152      %EQU KW#LCT21@R = '00'X;  /*             LCT21: Firmware use only mask */
  153      %EQU KW#LCT22 = 22;  /*                  LCT22: Firmware use only */
  154      %EQU KW#LCT22@S = 'FF'X;  /*             LCT22: Firmware use only mask */
  155      %EQU KW#LCT22@R = '00'X;  /*             LCT22: Firmware use only mask */
  156      /********************************************************************** */
  157      /*                                                                    * */
  158      /*         TRANSMIT LCT DEFINITIONS                                   * */
  159      /*                                                                    * */
  160      /********************************************************************** */
  161      %EQU KW#LCT32 = 32;  /*                  LCT32: Firmware use only */
  162      %EQU KW#LCT32@S = 'FF'X;  /*             LCT32: Firmware use only mask */
  163      %EQU KW#LCT32@R = '00'X;  /*             LCT32: Firmware use only mask */
  164      %EQU KW#LCT33 = 33;  /*                  LCT33: Firmware use only */
  165      %EQU KW#LCT33@S = 'FF'X;  /*             LCT33: Firmware use only mask */
  166      %EQU KW#LCT33@R = '00'X;  /*             LCT33: Firmware use only mask */
  167      %EQU KW#TRNCHRCNF = 34;  /*              LCT34: Transmit chr config */
  168      %EQU KW#TRNCHRCNF@S = 'FF'X;  /*         LCT34: Transmit chr config mask */
  169      %EQU KW#TRNCHRCNF@R = '00'X;  /*         LCT34: Transmit chr config mask */
  170      %EQU KW#TRNCRCRSD1 = 35;  /*             LCT35: Trn CRC residue - byte #1 */
  171      %EQU KW#TRNCRCRSD1@S = 'FF'X;  /*        LCT35: Trn CRC residue - byte #1 mask */
  172      %EQU KW#TRNCRCRSD1@R = '00'X;  /*        LCT35: Trn CRC residue - byte #1 mask */
  173      %EQU KW#TRNCRCRSD2 = 36;  /*             LCT36: Trn CRC residue - byte #2 */
  174      %EQU KW#TRNCRCRSD2@S = 'FF'X;  /*        LCT36: Trn CRC residue - byte #2 mask */
  175      %EQU KW#TRNCRCRSD2@R = '00'X;  /*        LCT36: Trn CRC residue - byte #2 mask */
  176      %EQU KW#LCT37 = 37;  /*                  LCT37: Firmware use only */
  177      %EQU KW#LCT37@S = 'FF'X;  /*             LCT37: Firmware use only mask */
  178      %EQU KW#LCT37@R = '00'X;  /*             LCT37: Firmware use only mask */
  179      %EQU KW#TRNCCP$ = 38;  /*                LCT38: Transmit CCP pointer */
  180      %EQU KW#TRNSCN = 40;  /*                 LCT40: Trn scan flags */
  181      %EQU KW#TRNSCN@S = 'FF'X;  /*            LCT40: Trn scan flags mask */
  182      %EQU KW#TRNSCN@R = '00'X;  /*            LCT40: Trn scan flags mask */
  183      %EQU KW#TRNSCN_SCNCTR = 40;  /*          LCT40: Scan control */
  184      %EQU KW#TRNSCN_SCNCTR@S = '80'X;  /*     LCT40: Scan control mask */
  185      %EQU KW#TRNSCN_SCNCTR@R = '7F'X;  /*     LCT40: Scan control mask */
14:57 JUL 28 '97 KW_LCT_E.:E05SI                                           6    
  186      %EQU KW#TRNSCN_SETSTT = 40;  /*          LCT40: Set status bit */
  187      %EQU KW#TRNSCN_SETSTT@S = '40'X;  /*     LCT40: Set status bit mask */
  188      %EQU KW#TRNSCN_SETSTT@R = 'BF'X;  /*     LCT40: Set status bit mask */
  189      %EQU KW#TRNSCN_INTCPU = 40;  /*          LCT40: Interrupt CPU */
  190      %EQU KW#TRNSCN_INTCPU@S = '20'X;  /*     LCT40: Interrupt CPU mask */
  191      %EQU KW#TRNSCN_INTCPU@R = 'DF'X;  /*     LCT40: Interrupt CPU mask */
  192      %EQU KW#TRNSCN_STRCCP = 40;  /*          LCT40: Start CCP */
  193      %EQU KW#TRNSCN_STRCCP@S = '10'X;  /*     LCT40: Start CCP mask */
  194      %EQU KW#TRNSCN_STRCCP@R = 'EF'X;  /*     LCT40: Start CCP mask */
  195      %EQU KW#TRNCHNCTR = 41;  /*              LCT41: Firmware use only */
  196      %EQU KW#TRNCHNCTR@S = 'FF'X;  /*         LCT41: Firmware use only mask */
  197      %EQU KW#TRNCHNCTR@R = '00'X;  /*         LCT41: Firmware use only mask */
  198      %EQU KW#TRNCHNCTR_DFRINTCNT = 41;  /*    LCT41: Trn deferren interrupt count */
  199      %EQU KW#TRNCHNCTR_DFRINTCNT@S = 'C0'X;  /* LCT41: Trn deferren interrupt count mask */
  200      %EQU KW#TRNCHNCTR_DFRINTCNT@R = '3F'X;  /* LCT41: Trn deferren interrupt count mask */
  201      %EQU KW#TRNCHNCTR_STRIO = 41;  /*        LCT41: Start IO bit (firmware only) */
  202      %EQU KW#TRNCHNCTR_STRIO@S = '04'X;  /*   LCT41: Start IO bit (firmware only) mask */
  203      %EQU KW#TRNCHNCTR_STRIO@R = 'FB'X;  /*   LCT41: Start IO bit (firmware only) mask */
  204      %EQU KW#LCT42 = 42;  /*                  LCT42: Firmware use only */
  205      %EQU KW#LCT42@S = 'FF'X;  /*             LCT42: Firmware use only mask */
  206      %EQU KW#LCT42@R = '00'X;  /*             LCT42: Firmware use only mask */
  207      %EQU KW#LCT43 = 43;  /*                  LCT43: Firmware use only */
  208      %EQU KW#LCT43@S = 'FF'X;  /*             LCT43: Firmware use only mask */
  209      %EQU KW#LCT43@R = '00'X;  /*             LCT43: Firmware use only mask */
  210      %EQU KW#TRNRTRCHNMSB = 44;  /*           LCT44: Return chn (m/s 8 bits) */
  211      %EQU KW#TRNRTRCHNMSB@S = 'FF'X;  /*      LCT44: Return chn (m/s 8 bits) mask */
  212      %EQU KW#TRNRTRCHNMSB@R = '00'X;  /*      LCT44: Return chn (m/s 8 bits) mask */
  213      %EQU KW#TRNRTRCHNLSB = 45;  /*           LCT45: Return chn (l/s 2 bits) */
  214      %EQU KW#TRNRTRCHNLSB@S = 'C0'X;  /*      LCT45: Return chn (l/s 2 bits) mask */
  215      %EQU KW#TRNRTRCHNLSB@R = '3F'X;  /*      LCT45: Return chn (l/s 2 bits) mask */
  216      %EQU KW#TRNINTLVL = 45;  /*              LCT45: Transmit interrupt level */
  217      %EQU KW#TRNINTLVL@S = '3F'X;  /*         LCT45: Transmit interrupt level mask */
  218      %EQU KW#TRNINTLVL@R = 'C0'X;  /*         LCT45: Transmit interrupt level mask */
  219      %EQU KW#TRNSTT = 46;  /*                 LCT46: Data set status byte */
  220      %EQU KW#TRNSTT@S = 'FF'X;  /*            LCT46: Data set status byte mask */
  221      %EQU KW#TRNSTT@R = '00'X;  /*            LCT46: Data set status byte mask */
  222      %EQU KW#TRNSTT_DSR = 46;  /*             LCT46: Data set ready */
14:57 JUL 28 '97 KW_LCT_E.:E05SI                                           7    
  223      %EQU KW#TRNSTT_DSR@S = '80'X;  /*        LCT46: Data set ready mask */
  224      %EQU KW#TRNSTT_DSR@R = '7F'X;  /*        LCT46: Data set ready mask */
  225      %EQU KW#TRNSTT_CTS = 46;  /*             LCT46: Clear to send */
  226      %EQU KW#TRNSTT_CTS@S = '40'X;  /*        LCT46: Clear to send mask */
  227      %EQU KW#TRNSTT_CTS@R = 'BF'X;  /*        LCT46: Clear to send mask */
  228      %EQU KW#TRNSTT_CD = 46;  /*              LCT46: Carrier detect */
  229      %EQU KW#TRNSTT_CD@S = '20'X;  /*         LCT46: Carrier detect mask */
  230      %EQU KW#TRNSTT_CD@R = 'DF'X;  /*         LCT46: Carrier detect mask */
  231      %EQU KW#TRNSTT_RI = 46;  /*              LCT46: ring indicator */
  232      %EQU KW#TRNSTT_RI@S = '10'X;  /*         LCT46: ring indicator mask */
  233      %EQU KW#TRNSTT_RI@R = 'EF'X;  /*         LCT46: ring indicator mask */
  234      %EQU KW#TRNSTT_OVRRUN = 46;  /*          LCT46: Overrun */
  235      %EQU KW#TRNSTT_OVRRUN@S = '02'X;  /*     LCT46: Overrun mask */
  236      %EQU KW#TRNSTT_OVRRUN@R = 'FD'X;  /*     LCT46: Overrun mask */
  237      %EQU KW#TRNSTTMSK = 47;  /*              LCT47: LCT46 status mask */
  238      %EQU KW#TRNSTTMSK@S = 'FF'X;  /*         LCT47: LCT46 status mask mask */
  239      %EQU KW#TRNSTTMSK@R = '00'X;  /*         LCT47: LCT46 status mask mask */
  240      %EQU KW#TRNSTTMSK_DSR = 47;  /*          LCT47: mask for data set ready */
  241      %EQU KW#TRNSTTMSK_DSR@S = '80'X;  /*     LCT47: mask for data set ready mask */
  242      %EQU KW#TRNSTTMSK_DSR@R = '7F'X;  /*     LCT47: mask for data set ready mask */
  243      %EQU KW#TRNSTTMSK_CTS = 47;  /*          LCT47: Mask for clear to send */
  244      %EQU KW#TRNSTTMSK_CTS@S = '40'X;  /*     LCT47: Mask for clear to send mask */
  245      %EQU KW#TRNSTTMSK_CTS@R = 'BF'X;  /*     LCT47: Mask for clear to send mask */
  246      %EQU KW#TRNSTTMSK_CD = 47;  /*           LCT47: Mask for carrier detect */
  247      %EQU KW#TRNSTTMSK_CD@S = '20'X;  /*      LCT47: Mask for carrier detect mask */
  248      %EQU KW#TRNSTTMSK_CD@R = 'DF'X;  /*      LCT47: Mask for carrier detect mask */
  249      %EQU KW#TRNSTTMSK_RI = 47;  /*           LCT47: Mask for ring indicator */
  250      %EQU KW#TRNSTTMSK_RI@S = '10'X;  /*      LCT47: Mask for ring indicator mask */
  251      %EQU KW#TRNSTTMSK_RI@R = 'EF'X;  /*      LCT47: Mask for ring indicator mask */
  252      %EQU KW#TRNSTTMSK_OVRRUN = 47;  /*       LCT47: Mask for receive overrun */
  253      %EQU KW#TRNSTTMSK_OVRRUN@S = '02'X;  /*  LCT47: Mask for receive overrun mask */
  254      %EQU KW#TRNSTTMSK_OVRRUN@R = 'FD'X;  /*  LCT47: Mask for receive overrun mask */
  255      %EQU KW#TRNDATSRVERR = 48;  /*           LCT48: Trn data service error */
  256      %EQU KW#TRNDATSRVERR@S = '20'X;  /*      LCT48: Trn data service error mask */
  257      %EQU KW#TRNDATSRVERR@R = 'DF'X;  /*      LCT48: Trn data service error mask */
  258      %EQU KW#TRNCCBSRVERR = 48;  /*           LCT48: Trn CCB service error */
  259      %EQU KW#TRNCCBSRVERR@S = '08'X;  /*      LCT48: Trn CCB service error mask */
14:57 JUL 28 '97 KW_LCT_E.:E05SI                                           8    
  260      %EQU KW#TRNCCBSRVERR@R = 'F7'X;  /*      LCT48: Trn CCB service error mask */
  261      %EQU KW#TRNCCBSTTPRG1 = 48; /*         LCT48: Trn CCB program use 1 */
  262      %EQU KW#TRNCCBSTTPRG1@S = '04'X; /*    LCT48: Trn CCB program use 1 mask */
  263      %EQU KW#TRNCCBSTTPRG1@R = 'FB'X; /*    LCT48: Trn CCB program use 1 mask */
  264      %EQU KW#TRNDATCHKERR = 49;  /*           LCT49: Trn data check error */
  265      %EQU KW#TRNDATCHKERR@S = '40'X;  /*      LCT49: Trn data check error mask */
  266      %EQU KW#TRNDATCHKERR@R = 'BF'X;  /*      LCT49: Trn data check error mask */
  267      %EQU KW#TRNSTTCHN = 49;  /*              LCT49: Trn DS/CLA status change */
  268      %EQU KW#TRNSTTCHN@S = '10'X;  /*         LCT49: Trn DS/CLA status change mask */
  269      %EQU KW#TRNSTTCHN@R = 'EF'X;  /*         LCT49: Trn DS/CLA status change mask */
  270      %EQU KW#TRNMMRERR = 49;  /*              LCT49: Trn corrected memory error */
  271      %EQU KW#TRNMMRERR@S = '08'X;  /*         LCT49: Trn corrected memory error mask */
  272      %EQU KW#TRNMMRERR@R = 'F7'X;  /*         LCT49: Trn corrected memory error mask */
  273      %EQU KW#LCT50 = 50;  /*                  LCT50: Firmware use only */
  274      %EQU KW#LCT50@S = 'FF'X;  /*             LCT50: Firmware use only mask */
  275      %EQU KW#LCT50@R = '00'X;  /*             LCT50: Firmware use only mask */
  276      %EQU KW#LCT51 = 51;  /*                  LCT51: Firmware use only */
  277      %EQU KW#LCT51@S = 'FF'X;  /*             LCT51: Firmware use only mask */
  278      %EQU KW#LCT51@R = '00'X;  /*             LCT51: Firmware use only mask */
  279      %EQU KW#LCT53 = 53;  /*                  LCT53: Firmware use only */
  280      %EQU KW#LCT53@S = 'FF'X;  /*             LCT53: Firmware use only mask */
  281      %EQU KW#LCT53@R = '00'X;  /*             LCT53: Firmware use only mask */
  282      %EQU KW#LCT54 = 54;  /*                  LCT54: Firmware use only */
  283      %EQU KW#LCT54@S = 'FF'X;  /*             LCT54: Firmware use only mask */
  284      %EQU KW#LCT54@R = '00'X;  /*             LCT54: Firmware use only mask */
  285      /********************************************************************** */
  286      /*                                                                    * */
  287      /*   LCT NUMBER OF BYTE TO BE READ VIA L6 IO (INPUT LCT BYTE)         * */
  288      /*                                                                    * */
  289      /********************************************************************** */
  290      %EQU KW#LCT55 = 55;  /*  */
  291      %EQU KW#LCT55@S = 'FF'X;  /*  */
  292      %EQU KW#LCT55@R = '00'X;  /*  */
  293      /********************************************************************** */
  294      /*                                                                    * */
  295      /*   Receive LCTs for MLC-16s (NMLCs) ONLY!                               * */
  296      /*                                                                    * */
14:57 JUL 28 '97 KW_LCT_E.:E05SI                                           9    
  297      /********************************************************************** */
  298      %EQU KW#RCVSTKPTR = 64; /*               LCT64: Receive stack pointer */
  299      %EQU KW#RCVFIFO_PSHPTR = 65; /*          LCT65: Receive FIFO push pointer */
  300      %EQU KW#RCVFIFO_PULPTR = 66; /*          LCT66: Receive FIFO pull pointer */
  301      %EQU KW#RCVCRCRSD3 = 67; /*              LCT67: Receive CRC residue byte 3 */
  302      %EQU KW#RCVCRCRSD4 = 68; /*              LCT68: Receive CRC residue byte 4 */
  303      %EQU KW#RCVBCKCCP$ = 70; /*              LCT70/71: Receive background CCP pointer */
  304      %EQU KW#RCVTMR = 74; /*                  LCT74: Receive timer */
  305      %EQU KW#RCVACT = 75; /*                  LCT75: Receive activity */
  306      %EQU KW#RCVCCBCTR = 76; /*               LCT76: Receive CCB control */
  307      %EQU KW#RCVDFRINTCNT = 77; /*            LCT77: Receive deferred interrupt count */
  308      %EQU KW#RCVPASCNT = 78; /*               LCT78: Receive pause count */
  309      /********************************************************************** */
  310      /*                                                                    * */
  311      /*   Transmit LCTs for MLC-16s (NMLCs) ONLY!                              * */
  312      /*                                                                    * */
  313      /********************************************************************** */
  314      %EQU KW#TRNSTKPTR = 96; /*               LCT96: Transmit stack pointer */
  315      %EQU KW#TRNFIFO_PSHPTR = 97; /*          LCT97: Transmit FIFO push pointer */
  316      %EQU KW#TRNFIFO_PULPTR = 98; /*          LCT98: Transmit FIFO pull pointer */
  317      %EQU KW#TRNCRCRSD3 = 99; /*              LCT99: Transmit CRC residue byte 3 */
  318      %EQU KW#TRNCRCRSD4 = 100; /*             LCT100: Transmit CRC residue byte 4 */
  319      %EQU KW#TRNBCKCCP$ = 102; /*             LCT102/71: Transmit background CCP pointer */
  320      %EQU KW#TRNTMR = 106; /*                 LCT74: Transmit timer */
  321      %EQU KW#TRNACT = 107; /*                 LCT75: Transmit activity */
  322      %EQU KW#TRNCCBCTR = 108; /*              LCT76: Transmit CCB control */
  323      %EQU KW#TRNDFRINTCNT = 109; /*           LCT77: Transmit deferred interrupt count */
  324      %EQU KW#TRNPASCNT = 110; /*              LCT78: Transmit pause count */
  325      /********************************************************************** */
  326      /*                                                                    * */
  327      /*         CHARACTER LENGTEQUATES (FOR KW#CHRLNG)                     * */
  328      /*                                                                    * */
  329      /********************************************************************** */
  330      %EQU KW#CHRLNG5 = '00'X;  /*           5 bit length */
  331      %EQU KW#CHRLNG6 = '40'X;  /*           6 bit length */
  332      %EQU KW#CHRLNG7 = '80'X;  /*           7 bit length */
  333      %EQU KW#CHRLNG8 = 'C0'X;  /*           8 bit length */
14:57 JUL 28 '97 KW_LCT_E.:E05SI                                           10   
  334      /********************************************************************** */
  335      /*                                                                    * */
  336      /*         CRC POLYNOMIAL EQUATES (FOR KW#RCVCRCPLN/KW#TRNCRCPLN)     * */
  337      /*                                                                    * */
  338      /********************************************************************** */
  339      %EQU KW#CRCPLN0 = '00'X;  /*           X**16 + X**15 + X**2 + 1 */
  340      %EQU KW#CRCPLN1 = '02'X;  /*           X**16 + X**12 + X**5 + 1 */
  341      %EQU KW#CRCPLN2 = '04'X;  /*           X**12 + X**11 + X**3 + X**2 + X + 1 */
  342      %EQU KW#CRCPLN3 = '06'X;  /*           X**8 + 1 */
  343      /* */
  344      %EQU KW#CRCPLNBSC = KW#CRCPLN0;  /*              IBM BSC CRC-16 */
  345      %EQU KW#CRCPLNHASP = KW#CRCPLN0;  /*             IBM JES, RES, HASP CRC-16 */
  346      %EQU KW#CRCPLNSDLC = KW#CRCPLN1;  /*             IBM SDLC */
  347      %EQU KW#CRCPLNHDLC = KW#CRCPLN1;  /*             HONEYWELL HDLC */
  348      %EQU KW#CRCPLNADCCP = KW#CRCPLN1;  /*            ADCCP STANDARD */
  349      %EQU KW#CRCPLNCCITT = KW#CRCPLN1;  /*            CCITT STANDARD */
  350      %EQU KW#CRCPLNTRNASCII = KW#CRCPLN1;  /*         TRANSPARENT ASCII */
  351      %EQU KW#CRCPLNCRC12 = KW#CRCPLN2;  /*            IBM TRANSCODE CRC-12 */
  352      %EQU KW#CRCPLNLRC8 = KW#CRCPLN3;  /*             LRC-8 */
  353      %EQU KW#CRCPLNASCII = KW#CRCPLN3;  /*            BASIC MODE ASCII */
  354      /********************************************************************** */

