// Seed: 2455798749
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout supply1 id_2;
  output wire id_1;
  generate
    logic id_4;
    ;
    assign id_2 = 1;
  endgenerate
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input uwire id_2,
    output uwire id_3,
    output supply0 id_4,
    output uwire id_5,
    output tri id_6,
    input tri id_7,
    output uwire id_8,
    input uwire id_9,
    input tri id_10,
    input wand id_11,
    output wire id_12,
    output wor id_13,
    input supply0 id_14
);
  assign id_6 = 1;
  localparam id_16 = -1;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endmodule
