
*** Running vivado
    with args -log TOP_block_version_ip_v1_0_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_block_version_ip_v1_0_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TOP_block_version_ip_v1_0_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/ip_repo/myip2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/ip_repo/RunControl_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.cache/ip 
Command: synth_design -top TOP_block_version_ip_v1_0_0_0 -part xc7z014sclg484-2 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'TOP_block_version_ip_v1_0_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z014s'
INFO: [Device 21-403] Loading part xc7z014sclg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1023.137 ; gain = 234.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_block_version_ip_v1_0_0_0' [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_version_ip_v1_0_0_0/synth/TOP_block_version_ip_v1_0_0_0.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'version_ip_v1_0' declared at 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Downloads/version_ip_v1_0.vhd:64' bound to instance 'U0' of component 'version_ip_v1_0' [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_version_ip_v1_0_0_0/synth/TOP_block_version_ip_v1_0_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'version_ip_v1_0' [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Downloads/version_ip_v1_0.vhd:111]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Downloads/version_ip_v1_0.vhd:288]
INFO: [Synth 8-256] done synthesizing module 'version_ip_v1_0' (1#1) [C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/imports/Downloads/version_ip_v1_0.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'TOP_block_version_ip_v1_0_0_0' (2#1) [c:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.srcs/sources_1/bd/TOP_block/ip/TOP_block_version_ip_v1_0_0_0/synth/TOP_block_version_ip_v1_0_0_0.vhd:86]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_awaddr[3]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_awaddr[2]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[31]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[30]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[29]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[28]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[27]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[26]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[25]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[24]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[23]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[22]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[21]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[20]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[19]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[18]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[17]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[16]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[15]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[14]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[13]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[12]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[11]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[10]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[9]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[8]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[7]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[6]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[5]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[4]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[3]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[2]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[1]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wdata[0]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design version_ip_v1_0 has unconnected port s_axi_arprot[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.598 ; gain = 312.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.598 ; gain = 312.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.598 ; gain = 312.418
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1100.598 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1170.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1173.398 ; gain = 2.980
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1173.398 ; gain = 385.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z014sclg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1173.398 ; gain = 385.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1173.398 ; gain = 385.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1173.398 ; gain = 385.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module version_ip_v1_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 170 (col length:60)
BRAMs: 214 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_awaddr[3]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_awaddr[2]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_awaddr[1]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_awaddr[0]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_awprot[2]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_awprot[1]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_awprot[0]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[31]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[30]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[29]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[28]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[27]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[26]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[25]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[24]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[23]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[22]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[21]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[20]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[19]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[18]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[17]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[16]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[15]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[14]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[13]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[12]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[11]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[10]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[9]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[8]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[7]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[6]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[5]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[4]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[3]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[2]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[1]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wdata[0]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wstrb[3]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wstrb[2]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wstrb[1]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_wstrb[0]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_arprot[2]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_arprot[1]
WARNING: [Synth 8-3331] design TOP_block_version_ip_v1_0_0_0 has unconnected port s_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/axi_rresp_reg[0]' (FDRE) to 'U0/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/axi_bresp_reg[0]' (FDRE) to 'U0/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1173.398 ; gain = 385.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1173.398 ; gain = 385.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1173.398 ; gain = 385.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1183.051 ; gain = 394.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1198.945 ; gain = 410.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1198.945 ; gain = 410.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1198.945 ; gain = 410.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1198.945 ; gain = 410.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1198.945 ; gain = 410.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1198.945 ; gain = 410.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     5|
|5     |LUT6 |    34|
|6     |FDRE |    37|
|7     |FDSE |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |    82|
|2     |  U0     |version_ip_v1_0 |    82|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1198.945 ; gain = 410.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1198.945 ; gain = 337.965
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1198.945 ; gain = 410.766
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1209.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1222.234 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1222.234 ; gain = 734.691
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1222.234 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/TOP_block_version_ip_v1_0_0_0_synth_1/TOP_block_version_ip_v1_0_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1222.234 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SER/Desktop/T2K/mPMT/MAIN_ACQ-DEVEL/MAIN_ACQ_ZYNQ_v6_BUG_fixing/MAIN_ACQ/MAIN_ACQ.runs/TOP_block_version_ip_v1_0_0_0_synth_1/TOP_block_version_ip_v1_0_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_block_version_ip_v1_0_0_0_utilization_synth.rpt -pb TOP_block_version_ip_v1_0_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep  5 19:35:58 2024...
