// Seed: 2069117901
module module_0 (
    id_1,
    id_2
);
  inout wor id_2;
  input wire id_1;
  assign id_2 = -1;
  logic [-1 : 1] id_3, id_4;
  wire [-1 : -1] id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd24,
    parameter id_2 = 32'd72,
    parameter id_5 = 32'd22
) (
    output wire id_0,
    output tri1 _id_1#(.id_4(-1), ._id_5(-1), .id_6(1)) [-1  ?  id_2 : -1 : id_1  -  id_5],
    input  tri1 _id_2
);
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
