; ModuleID = '6t7xo6rhr276gi2zyk2c3crmq'
source_filename = "6t7xo6rhr276gi2zyk2c3crmq"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@alloc_0ed0763d8bf93ac79247e07858374e35 = private unnamed_addr constant [210 x i8] c"unsafe precondition(s) violated: ptr::offset requires the address calculation to not overflow\0A\0AThis indicates a bug in the program. This Undefined Behavior check is optional, and cannot be relied on for safety.", align 1
@stack = global [800 x i8] zeroinitializer, align 8
@sp = global [4 x i8] c"\FF\FF\FF\FF", align 4
@alloc_f5ffd2fd1476bab43ad89fb40c72d0c5 = private unnamed_addr constant [10 x i8] c"src/lib.rs", align 1
@alloc_0e2aa1d79adf60295a7da3d6060764de = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00*\00\00\00\05\00\00\00" }>, align 8
@alloc_80c38293aa1894ae62668d15c84b8c2b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00+\00\00\00\0B\00\00\00" }>, align 8
@alloc_10a6678bc82c4f4192a3478cb7835279 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00+\00\00\00\05\00\00\00" }>, align 8
@alloc_27d19a2e10fb67b9f3494dcf47e3b9a5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00/\00\00\00\12\00\00\00" }>, align 8
@alloc_ebb1f46e138a3d4c2b6891a66cb06229 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\000\00\00\00\0A\00\00\00" }>, align 8
@alloc_a6c86c585b103f19fbcceab9c3144420 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\000\00\00\00\05\00\00\00" }>, align 8
@alloc_75984ad0e9a67c45273c7fd1292c72b5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\001\00\00\00\0C\00\00\00" }>, align 8
@alloc_a11f06d1449f907798ea49725e5ad456 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\005\00\00\00\12\00\00\00" }>, align 8
@alloc_92415777aedcfa0918967983b3e0e800 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\005\00\00\00\0C\00\00\00" }>, align 8
@alloc_eb916993f495b1b8cb4f8207c8f79449 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\009\00\00\00\0D\00\00\00" }>, align 8
@alloc_860e0c1a8893ccb3ffd773c9001c709a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00B\00\00\00\11\00\00\00" }>, align 8
@alloc_6daefd9bb1f9b747c9b01834e9c21322 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00D\00\00\00(\00\00\00" }>, align 8
@alloc_d4bd6085a8f83a47f337ab8c073ce70f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00D\00\00\00K\00\00\00" }>, align 8
@alloc_d7f107b9a8cb2e41ba648596a7a122d8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00J\00\00\00\0D\00\00\00" }>, align 8
@alloc_4cb4dae3cb1a2f5664b47151a0db9698 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00E\00\00\00\11\00\00\00" }>, align 8
@alloc_6b933796d66d00a9d39e708c8930a876 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00F\00\00\00\17\00\00\00" }>, align 8
@min = global [4 x i8] c"\FF\FF\FF\7F", align 4
@alloc_46f2aeb6d78f6c51a01f5660a1d7acb7 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00T\00\00\00\0B\00\00\00" }>, align 8
@alloc_0d39ba45476f75f650454625082e8099 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00T\00\00\00\05\00\00\00" }>, align 8
@alloc_90215cf35f44491d893fc04a786c975a = private unnamed_addr constant [6 x i8] c"%d<==\00", align 1
@alloc_8e8511c88dacd6999e216f4461951fc3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00V\00\00\00@\00\00\00" }>, align 8
@alloc_b8ef3984549c2ec02dbe3a8fa901ffbe = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00W\00\00\00\10\00\00\00" }>, align 8
@alloc_31605d20bc04fb6dbe2465356bcb610b = private unnamed_addr constant [9 x i8] c"cost=%d\0A\00", align 1
@alloc_7938ea046f2220a8c9fa1aed4112c938 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00Y\00\00\00@\00\00\00" }>, align 8
@alloc_add30d594056fbb91ae648e67a9f2e0b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00`\00\00\00\05\00\00\00" }>, align 8
@alloc_b904451420a6bb5fade327acaf31af6d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00a\00\00\00\05\00\00\00" }>, align 8
@alloc_f02d8f7a07b320bd98ec3e25340af526 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00b\00\00\00\05\00\00\00" }>, align 8
@alloc_481c4d96e2c5c203c2194b7daabf35ea = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00k\00\00\00\0C\00\00\00" }>, align 8
@alloc_4939ebdf0dadea839cdf733c7f6d2731 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00k\00\00\006\00\00\00" }>, align 8
@alloc_cd15e75f6aed1d9e5de98048f574ccae = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00k\00\00\00L\00\00\00" }>, align 8
@alloc_bf064e2d00218db97e744338366fc4ab = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00o\00\00\00\0C\00\00\00" }>, align 8
@alloc_cd0332b3955f3951208d59c5975f28a5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00o\00\00\00\22\00\00\00" }>, align 8
@alloc_1002ce818e0e0c887e2390b848eaf85d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00r\00\00\00\1E\00\00\00" }>, align 8
@alloc_13fdda17bb8db0cecf6d095b470479b9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00r\00\00\00\12\00\00\00" }>, align 8
@alloc_54e86fb0f5306e90583678d5edb65010 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00w\00\00\00\1E\00\00\00" }>, align 8
@alloc_2fc622b2ef8caa994bd13df8a6c1e1fc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00w\00\00\00\0D\00\00\00" }>, align 8
@alloc_6ac1185f06860e74bf82e81d8a66582b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00x\00\00\00\0D\00\00\00" }>, align 8
@alloc_64e8b3e390bb78848e9160efe3bfe85d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00y\00\00\00 \00\00\00" }>, align 8
@alloc_d50ce71491eb624395160a3a535f3ca9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00y\00\00\006\00\00\00" }>, align 8
@alloc_7ed355707147a2ae12a104f88a7d5cda = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00y\00\00\00\0D\00\00\00" }>, align 8
@alloc_94f8dd9847ca7744ea676ef0939f743a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00|\00\00\00\0D\00\00\00" }>, align 8
@alloc_631f85da2e4bb5702b83d8f702a8f788 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00}\00\00\00\16\00\00\00" }>, align 8
@alloc_394448c8c9ecc20fe97b0049693542c8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\82\00\00\00\12\00\00\00" }>, align 8
@alloc_1ba95eb6d645c88575b6a8d683d98458 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\8F\00\00\00\1E\00\00\00" }>, align 8
@alloc_ee445f8c9caf84f4d6ebbba2de2026c6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\92\00\00\00\05\00\00\00" }>, align 8
@alloc_30f342d7b0ff4f8245bb6c1eac2ee9c8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\93\00\00\00\05\00\00\00" }>, align 8
@alloc_e741c05c09a14bcad1b0cfc690cea7ff = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\94\00\00\00\05\00\00\00" }>, align 8
@alloc_7218fd7a5e3983f24089cffb78d5103f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\95\00\00\00\09\00\00\00" }>, align 8

; core::intrinsics::cold_path
; Function Attrs: cold nounwind nonlazybind
define internal void @_ZN4core10intrinsics9cold_path17hb335a748fbeec1a7E() unnamed_addr #0 {
start:
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
; Function Attrs: inlinehint nounwind nonlazybind
define internal void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6f1949b5af2876a1E"(ptr %this, i64 %count, i64 %size) unnamed_addr #1 {
start:
  %0 = call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %count, i64 %size)
  %_10.0 = extractvalue { i64, i1 } %0, 0
  %_10.1 = extractvalue { i64, i1 } %0, 1
  br i1 %_10.1, label %bb3, label %bb5

bb5:                                              ; preds = %start
  %self = ptrtoint ptr %this to i64
  %1 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %_10.0)
  %_19.0 = extractvalue { i64, i1 } %1, 0
  %_19.1 = extractvalue { i64, i1 } %1, 1
  %_17 = icmp slt i64 %_10.0, 0
  %overflow = xor i1 %_19.1, %_17
  %_4 = xor i1 %overflow, true
  br i1 %_4, label %bb1, label %bb2

bb3:                                              ; preds = %start
  br label %bb2

bb2:                                              ; preds = %bb3, %bb5
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1 @alloc_0ed0763d8bf93ac79247e07858374e35, i64 210) #6
  unreachable

bb1:                                              ; preds = %bb5
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h8e7a49f0e904af9aE"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hc21f01db678a1771E"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; Function Attrs: nounwind nonlazybind
define void @push(ptr %item) unnamed_addr #2 {
start:
  %_43 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_44 = and i1 %_43, true
  %_45 = xor i1 %_44, true
  br i1 %_45, label %bb7, label %panic

bb7:                                              ; preds = %start
  %_36 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_37 = and i1 %_36, true
  %_38 = xor i1 %_37, true
  br i1 %_38, label %bb6, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0e2aa1d79adf60295a7da3d6060764de) #6
  unreachable

bb6:                                              ; preds = %bb7
  %0 = load i32, ptr @sp, align 4
  %1 = add i32 %0, 1
  store i32 %1, ptr @sp, align 4
  %_50 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_51 = and i1 %_50, true
  %_52 = xor i1 %_51, true
  br i1 %_52, label %bb8, label %panic2

panic1:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0e2aa1d79adf60295a7da3d6060764de) #6
  unreachable

bb8:                                              ; preds = %bb6
  %_5 = load i32, ptr @sp, align 4
  %_4 = sext i32 %_5 to i64
  %_7 = icmp ult i64 %_4, 100
  br i1 %_7, label %bb1, label %panic3

panic2:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_80c38293aa1894ae62668d15c84b8c2b) #6
  unreachable

bb1:                                              ; preds = %bb8
  %_57 = icmp eq i64 ptrtoint (ptr @stack to i64), 0
  %_58 = and i1 %_57, true
  %_59 = xor i1 %_58, true
  br i1 %_59, label %bb9, label %panic4

panic3:                                           ; preds = %bb8
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_4, i64 100, ptr align 8 @alloc_10a6678bc82c4f4192a3478cb7835279) #6
  unreachable

bb9:                                              ; preds = %bb1
  %2 = getelementptr inbounds nuw ptr, ptr @stack, i64 %_4
  store ptr %item, ptr %2, align 8
  ret void

panic4:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_10a6678bc82c4f4192a3478cb7835279) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define ptr @pop() unnamed_addr #2 {
start:
  %_37 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_38 = and i1 %_37, true
  %_39 = xor i1 %_38, true
  br i1 %_39, label %bb6, label %panic

bb6:                                              ; preds = %start
  %fresh0 = load i32, ptr @sp, align 4
  %_44 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_45 = and i1 %_44, true
  %_46 = xor i1 %_45, true
  br i1 %_46, label %bb7, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_27d19a2e10fb67b9f3494dcf47e3b9a5) #6
  unreachable

bb7:                                              ; preds = %bb6
  %_3 = load i32, ptr @sp, align 4
  %_51 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_52 = and i1 %_51, true
  %_53 = xor i1 %_52, true
  br i1 %_53, label %bb8, label %panic2

panic1:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ebb1f46e138a3d4c2b6891a66cb06229) #6
  unreachable

bb8:                                              ; preds = %bb7
  %0 = sub i32 %_3, 1
  store i32 %0, ptr @sp, align 4
  %_7 = sext i32 %fresh0 to i64
  %_8 = icmp ult i64 %_7, 100
  br i1 %_8, label %bb1, label %panic3

panic2:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_a6c86c585b103f19fbcceab9c3144420) #6
  unreachable

bb1:                                              ; preds = %bb8
  %_58 = icmp eq i64 ptrtoint (ptr @stack to i64), 0
  %_59 = and i1 %_58, true
  %_60 = xor i1 %_59, true
  br i1 %_60, label %bb9, label %panic4

panic3:                                           ; preds = %bb8
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_7, i64 100, ptr align 8 @alloc_75984ad0e9a67c45273c7fd1292c72b5) #6
  unreachable

bb9:                                              ; preds = %bb1
  %1 = getelementptr inbounds nuw ptr, ptr @stack, i64 %_7
  %_0 = load ptr, ptr %1, align 8
  ret ptr %_0

panic4:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_75984ad0e9a67c45273c7fd1292c72b5) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define ptr @top() unnamed_addr #2 {
start:
  %_22 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_23 = and i1 %_22, true
  %_24 = xor i1 %_23, true
  br i1 %_24, label %bb4, label %panic

bb4:                                              ; preds = %start
  %_3 = load i32, ptr @sp, align 4
  %_2 = sext i32 %_3 to i64
  %_5 = icmp ult i64 %_2, 100
  br i1 %_5, label %bb1, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_a11f06d1449f907798ea49725e5ad456) #6
  unreachable

bb1:                                              ; preds = %bb4
  %_29 = icmp eq i64 ptrtoint (ptr @stack to i64), 0
  %_30 = and i1 %_29, true
  %_31 = xor i1 %_30, true
  br i1 %_31, label %bb5, label %panic2

panic1:                                           ; preds = %bb4
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_2, i64 100, ptr align 8 @alloc_92415777aedcfa0918967983b3e0e800) #6
  unreachable

bb5:                                              ; preds = %bb1
  %0 = getelementptr inbounds nuw ptr, ptr @stack, i64 %_2
  %_0 = load ptr, ptr %0, align 8
  ret ptr %_0

panic2:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_92415777aedcfa0918967983b3e0e800) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @empty() unnamed_addr #2 {
start:
  %_15 = icmp eq i64 ptrtoint (ptr @sp to i64), 0
  %_16 = and i1 %_15, true
  %_17 = xor i1 %_16, true
  br i1 %_17, label %bb2, label %panic

bb2:                                              ; preds = %start
  %_2 = load i32, ptr @sp, align 4
  %_1 = icmp eq i32 %_2, -1
  %_0 = zext i1 %_1 to i32
  ret i32 %_0

panic:                                            ; preds = %start
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_eb916993f495b1b8cb4f8207c8f79449) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @insertsort(ptr %data, i32 %size) unnamed_addr #2 {
start:
  %j = alloca [4 x i8], align 4
  %i = alloca [4 x i8], align 4
  %pivot = alloca [8 x i8], align 8
  store ptr null, ptr %pivot, align 8
  store i32 0, ptr %i, align 4
  store i32 0, ptr %j, align 4
  store i32 1, ptr %i, align 4
  br label %bb1

bb1:                                              ; preds = %bb21, %start
  %_7 = load i32, ptr %i, align 4
  %_6 = icmp slt i32 %_7, %size
  br i1 %_6, label %bb2, label %bb12

bb12:                                             ; preds = %bb1
  ret void

bb2:                                              ; preds = %bb1
  %_11 = load i32, ptr %i, align 4
  %_10 = sext i32 %_11 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6f1949b5af2876a1E"(ptr %data, i64 %_10, i64 8) #7
  %_0.i13 = getelementptr inbounds ptr, ptr %data, i64 %_10
  %_56 = ptrtoint ptr %_0.i13 to i64
  %_59 = and i64 %_56, 7
  %_60 = icmp eq i64 %_59, 0
  br i1 %_60, label %bb16, label %panic

bb16:                                             ; preds = %bb2
  %_62 = ptrtoint ptr %_0.i13 to i64
  %_65 = icmp eq i64 %_62, 0
  %_66 = and i1 %_65, true
  %_67 = xor i1 %_66, true
  br i1 %_67, label %bb17, label %panic1

panic:                                            ; preds = %bb2
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_56, ptr align 8 @alloc_860e0c1a8893ccb3ffd773c9001c709a) #6
  unreachable

bb17:                                             ; preds = %bb16
  %_8 = load ptr, ptr %_0.i13, align 8
  store ptr %_8, ptr %pivot, align 8
  %_12 = load i32, ptr %i, align 4
  %0 = sub i32 %_12, 1
  store i32 %0, ptr %j, align 4
  br label %bb4

panic1:                                           ; preds = %bb16
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_860e0c1a8893ccb3ffd773c9001c709a) #6
  unreachable

bb4:                                              ; preds = %bb20, %bb17
  %_14 = load i32, ptr %j, align 4
  %_13 = icmp sge i32 %_14, 0
  br i1 %_13, label %bb5, label %bb10

bb10:                                             ; preds = %bb19, %bb4
  %_34 = load i32, ptr %j, align 4
  %_33 = add i32 %_34, 1
  %_32 = sext i32 %_33 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6f1949b5af2876a1E"(ptr %data, i64 %_32, i64 8) #7
  %_0.i11 = getelementptr inbounds ptr, ptr %data, i64 %_32
  %_90 = ptrtoint ptr %_0.i11 to i64
  %_91 = icmp eq i64 %_90, 0
  %_92 = and i1 %_91, true
  %_93 = xor i1 %_92, true
  br i1 %_93, label %bb21, label %panic6

bb5:                                              ; preds = %bb4
  %_19 = load i32, ptr %j, align 4
  %_18 = sext i32 %_19 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6f1949b5af2876a1E"(ptr %data, i64 %_18, i64 8) #7
  %_0.i12 = getelementptr inbounds ptr, ptr %data, i64 %_18
  %_36 = load ptr, ptr %_0.i12, align 8
  %_50 = ptrtoint ptr %_36 to i64
  %_53 = and i64 %_50, 7
  %_54 = icmp eq i64 %_53, 0
  br i1 %_54, label %bb15, label %panic2

bb15:                                             ; preds = %bb5
  %_69 = ptrtoint ptr %_36 to i64
  %_72 = icmp eq i64 %_69, 0
  %_73 = and i1 %_72, true
  %_74 = xor i1 %_73, true
  br i1 %_74, label %bb18, label %panic3

panic2:                                           ; preds = %bb5
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_50, ptr align 8 @alloc_6daefd9bb1f9b747c9b01834e9c21322) #6
  unreachable

bb18:                                             ; preds = %bb15
  %_16 = load i32, ptr %_36, align 8
  %_43 = load ptr, ptr %pivot, align 8
  %_44 = ptrtoint ptr %_43 to i64
  %_47 = and i64 %_44, 7
  %_48 = icmp eq i64 %_47, 0
  br i1 %_48, label %bb14, label %panic4

panic3:                                           ; preds = %bb15
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_6daefd9bb1f9b747c9b01834e9c21322) #6
  unreachable

bb14:                                             ; preds = %bb18
  %_75 = load ptr, ptr %pivot, align 8
  %_76 = ptrtoint ptr %_75 to i64
  %_79 = icmp eq i64 %_76, 0
  %_80 = and i1 %_79, true
  %_81 = xor i1 %_80, true
  br i1 %_81, label %bb19, label %panic5

panic4:                                           ; preds = %bb18
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_44, ptr align 8 @alloc_d4bd6085a8f83a47f337ab8c073ce70f) #6
  unreachable

bb19:                                             ; preds = %bb14
  %1 = load ptr, ptr %pivot, align 8
  %_20 = load i32, ptr %1, align 8
  %_15 = icmp slt i32 %_16, %_20
  br i1 %_15, label %bb7, label %bb10

panic5:                                           ; preds = %bb14
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d4bd6085a8f83a47f337ab8c073ce70f) #6
  unreachable

bb7:                                              ; preds = %bb19
  %_25 = load i32, ptr %j, align 4
  %_24 = add i32 %_25, 1
  %_23 = sext i32 %_24 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6f1949b5af2876a1E"(ptr %data, i64 %_23, i64 8) #7
  %_0.i10 = getelementptr inbounds ptr, ptr %data, i64 %_23
  %_95 = ptrtoint ptr %_0.i10 to i64
  %_96 = icmp eq i64 %_95, 0
  %_97 = and i1 %_96, true
  %_98 = xor i1 %_97, true
  br i1 %_98, label %bb22, label %panic7

bb21:                                             ; preds = %bb10
  %_35 = load ptr, ptr %pivot, align 8
  store ptr %_35, ptr %_0.i11, align 8
  %2 = load i32, ptr %i, align 4
  %3 = add i32 %2, 1
  store i32 %3, ptr %i, align 4
  br label %bb1

panic6:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d7f107b9a8cb2e41ba648596a7a122d8) #6
  unreachable

bb22:                                             ; preds = %bb7
  %_29 = load i32, ptr %j, align 4
  %_28 = sext i32 %_29 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6f1949b5af2876a1E"(ptr %data, i64 %_28, i64 8) #7
  %_0.i = getelementptr inbounds ptr, ptr %data, i64 %_28
  %_38 = ptrtoint ptr %_0.i to i64
  %_41 = and i64 %_38, 7
  %_42 = icmp eq i64 %_41, 0
  br i1 %_42, label %bb13, label %panic8

panic7:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_4cb4dae3cb1a2f5664b47151a0db9698) #6
  unreachable

bb13:                                             ; preds = %bb22
  %_83 = ptrtoint ptr %_0.i to i64
  %_86 = icmp eq i64 %_83, 0
  %_87 = and i1 %_86, true
  %_88 = xor i1 %_87, true
  br i1 %_88, label %bb20, label %panic9

panic8:                                           ; preds = %bb22
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_38, ptr align 8 @alloc_6b933796d66d00a9d39e708c8930a876) #6
  unreachable

bb20:                                             ; preds = %bb13
  %_26 = load ptr, ptr %_0.i, align 8
  store ptr %_26, ptr %_0.i10, align 8
  %4 = load i32, ptr %j, align 4
  %5 = sub i32 %4, 1
  store i32 %5, ptr %j, align 4
  br label %bb4

panic9:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_6b933796d66d00a9d39e708c8930a876) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @displayoutcome(ptr %0) unnamed_addr #2 {
start:
  %node = alloca [8 x i8], align 8
  store ptr %0, ptr %node, align 8
  %_44 = load ptr, ptr %node, align 8
  %_45 = ptrtoint ptr %_44 to i64
  %_48 = and i64 %_45, 7
  %_49 = icmp eq i64 %_48, 0
  br i1 %_49, label %bb11, label %panic

bb11:                                             ; preds = %start
  %_50 = load ptr, ptr %node, align 8
  %_51 = ptrtoint ptr %_50 to i64
  %_54 = icmp eq i64 %_51, 0
  %_55 = and i1 %_54, true
  %_56 = xor i1 %_55, true
  br i1 %_56, label %bb12, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_45, ptr align 8 @alloc_46f2aeb6d78f6c51a01f5660a1d7acb7) #6
  unreachable

bb12:                                             ; preds = %bb11
  %1 = load ptr, ptr %node, align 8
  %_2 = load i32, ptr %1, align 8
  %_61 = icmp eq i64 ptrtoint (ptr @min to i64), 0
  %_62 = and i1 %_61, true
  %_63 = xor i1 %_62, true
  br i1 %_63, label %bb13, label %panic2

panic1:                                           ; preds = %bb11
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_46f2aeb6d78f6c51a01f5660a1d7acb7) #6
  unreachable

bb13:                                             ; preds = %bb12
  store i32 %_2, ptr @min, align 4
  br label %bb1

panic2:                                           ; preds = %bb12
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0d39ba45476f75f650454625082e8099) #6
  unreachable

bb1:                                              ; preds = %bb16, %bb13
  %_5 = load ptr, ptr %node, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_4 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h8e7a49f0e904af9aE"(ptr %_5) #7
  br i1 %_4, label %bb3, label %bb4

bb4:                                              ; preds = %bb1
  %_26 = load ptr, ptr %node, align 8
  %_27 = ptrtoint ptr %_26 to i64
  %_30 = and i64 %_27, 7
  %_31 = icmp eq i64 %_30, 0
  br i1 %_31, label %bb8, label %panic3

bb3:                                              ; preds = %bb1
  %_68 = icmp eq i64 ptrtoint (ptr @min to i64), 0
  %_69 = and i1 %_68, true
  %_70 = xor i1 %_69, true
  br i1 %_70, label %bb14, label %panic7

bb8:                                              ; preds = %bb4
  %_71 = load ptr, ptr %node, align 8
  %_72 = ptrtoint ptr %_71 to i64
  %_75 = icmp eq i64 %_72, 0
  %_76 = and i1 %_75, true
  %_77 = xor i1 %_76, true
  br i1 %_77, label %bb15, label %panic4

panic3:                                           ; preds = %bb4
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_27, ptr align 8 @alloc_8e8511c88dacd6999e216f4461951fc3) #6
  unreachable

bb15:                                             ; preds = %bb8
  %2 = load ptr, ptr %node, align 8
  %3 = getelementptr inbounds i8, ptr %2, i64 4
  %_11 = load i32, ptr %3, align 4
  %_6 = call i32 (ptr, ...) @printf(ptr @alloc_90215cf35f44491d893fc04a786c975a, i32 %_11) #7
  %_20 = load ptr, ptr %node, align 8
  %_21 = ptrtoint ptr %_20 to i64
  %_24 = and i64 %_21, 7
  %_25 = icmp eq i64 %_24, 0
  br i1 %_25, label %bb7, label %panic5

panic4:                                           ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_8e8511c88dacd6999e216f4461951fc3) #6
  unreachable

bb7:                                              ; preds = %bb15
  %_78 = load ptr, ptr %node, align 8
  %_79 = ptrtoint ptr %_78 to i64
  %_82 = icmp eq i64 %_79, 0
  %_83 = and i1 %_82, true
  %_84 = xor i1 %_83, true
  br i1 %_84, label %bb16, label %panic6

panic5:                                           ; preds = %bb15
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_21, ptr align 8 @alloc_b8ef3984549c2ec02dbe3a8fa901ffbe) #6
  unreachable

bb16:                                             ; preds = %bb7
  %4 = load ptr, ptr %node, align 8
  %5 = getelementptr inbounds i8, ptr %4, i64 8
  %_12 = load ptr, ptr %5, align 8
  store ptr %_12, ptr %node, align 8
  br label %bb1

panic6:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b8ef3984549c2ec02dbe3a8fa901ffbe) #6
  unreachable

bb14:                                             ; preds = %bb3
  %_18 = load i32, ptr @min, align 4
  %_13 = call i32 (ptr, ...) @printf(ptr @alloc_31605d20bc04fb6dbe2465356bcb610b, i32 %_18) #7
  ret void

panic7:                                           ; preds = %bb3
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7938ea046f2220a8c9fa1aed4112c938) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @branchbound(ptr %map) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %neiborsize = alloca [4 x i8], align 4
  %neibors = alloca [104 x i8], align 8
  %nextnode = alloca [8 x i8], align 8
  %neibor = alloca [8 x i8], align 8
  %currentnode = alloca [8 x i8], align 8
  %_3 = call ptr @malloc(i64 16) #7
  store ptr %_3, ptr %currentnode, align 8
  %_156 = load ptr, ptr %currentnode, align 8
  %_157 = ptrtoint ptr %_156 to i64
  %_160 = and i64 %_157, 7
  %_161 = icmp eq i64 %_160, 0
  br i1 %_161, label %bb44, label %panic

bb44:                                             ; preds = %start
  %_162 = load ptr, ptr %currentnode, align 8
  %_163 = ptrtoint ptr %_162 to i64
  %_166 = icmp eq i64 %_163, 0
  %_167 = and i1 %_166, true
  %_168 = xor i1 %_167, true
  br i1 %_168, label %bb45, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_157, ptr align 8 @alloc_add30d594056fbb91ae648e67a9f2e0b) #6
  unreachable

bb45:                                             ; preds = %bb44
  %0 = load ptr, ptr %currentnode, align 8
  %1 = getelementptr inbounds i8, ptr %0, i64 4
  store i32 0, ptr %1, align 4
  %_150 = load ptr, ptr %currentnode, align 8
  %_151 = ptrtoint ptr %_150 to i64
  %_154 = and i64 %_151, 7
  %_155 = icmp eq i64 %_154, 0
  br i1 %_155, label %bb43, label %panic2

panic1:                                           ; preds = %bb44
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_add30d594056fbb91ae648e67a9f2e0b) #6
  unreachable

bb43:                                             ; preds = %bb45
  %_169 = load ptr, ptr %currentnode, align 8
  %_170 = ptrtoint ptr %_169 to i64
  %_173 = icmp eq i64 %_170, 0
  %_174 = and i1 %_173, true
  %_175 = xor i1 %_174, true
  br i1 %_175, label %bb46, label %panic3

panic2:                                           ; preds = %bb45
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_151, ptr align 8 @alloc_b904451420a6bb5fade327acaf31af6d) #6
  unreachable

bb46:                                             ; preds = %bb43
  %2 = load ptr, ptr %currentnode, align 8
  store i32 0, ptr %2, align 8
  %_144 = load ptr, ptr %currentnode, align 8
  %_145 = ptrtoint ptr %_144 to i64
  %_148 = and i64 %_145, 7
  %_149 = icmp eq i64 %_148, 0
  br i1 %_149, label %bb42, label %panic4

panic3:                                           ; preds = %bb43
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b904451420a6bb5fade327acaf31af6d) #6
  unreachable

bb42:                                             ; preds = %bb46
  %_176 = load ptr, ptr %currentnode, align 8
  %_177 = ptrtoint ptr %_176 to i64
  %_180 = icmp eq i64 %_177, 0
  %_181 = and i1 %_180, true
  %_182 = xor i1 %_181, true
  br i1 %_182, label %bb47, label %panic5

panic4:                                           ; preds = %bb46
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_145, ptr align 8 @alloc_f02d8f7a07b320bd98ec3e25340af526) #6
  unreachable

bb47:                                             ; preds = %bb42
  %3 = load ptr, ptr %currentnode, align 8
  %4 = getelementptr inbounds i8, ptr %3, i64 8
  store ptr null, ptr %4, align 8
  %_7 = load ptr, ptr %currentnode, align 8
  call void @push(ptr %_7) #7
  store ptr null, ptr %neibor, align 8
  store ptr null, ptr %nextnode, align 8
  br label %repeat_loop_header

panic5:                                           ; preds = %bb42
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f02d8f7a07b320bd98ec3e25340af526) #6
  unreachable

repeat_loop_header:                               ; preds = %repeat_loop_body, %bb47
  %5 = phi i64 [ 0, %bb47 ], [ %8, %repeat_loop_body ]
  %6 = icmp ult i64 %5, 13
  br i1 %6, label %repeat_loop_body, label %repeat_loop_next

repeat_loop_body:                                 ; preds = %repeat_loop_header
  %7 = getelementptr inbounds nuw ptr, ptr %neibors, i64 %5
  store ptr null, ptr %7, align 8
  %8 = add nuw i64 %5, 1
  br label %repeat_loop_header

repeat_loop_next:                                 ; preds = %repeat_loop_header
  store i32 0, ptr %neiborsize, align 4
  store i32 0, ptr %i, align 4
  br label %bb4

bb4:                                              ; preds = %bb23, %bb52, %repeat_loop_next
  %_14 = call i32 @empty() #7
  %9 = icmp eq i32 %_14, 0
  br i1 %9, label %bb6, label %bb27

bb6:                                              ; preds = %bb4
  %_15 = call ptr @top() #7
  store ptr %_15, ptr %currentnode, align 8
  %_138 = load ptr, ptr %currentnode, align 8
  %_139 = ptrtoint ptr %_138 to i64
  %_142 = and i64 %_139, 7
  %_143 = icmp eq i64 %_142, 0
  br i1 %_143, label %bb41, label %panic6

bb27:                                             ; preds = %bb4
  ret void

bb41:                                             ; preds = %bb6
  %_183 = load ptr, ptr %currentnode, align 8
  %_184 = ptrtoint ptr %_183 to i64
  %_187 = icmp eq i64 %_184, 0
  %_188 = and i1 %_187, true
  %_189 = xor i1 %_188, true
  br i1 %_189, label %bb48, label %panic7

panic6:                                           ; preds = %bb6
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_139, ptr align 8 @alloc_481c4d96e2c5c203c2194b7daabf35ea) #6
  unreachable

bb48:                                             ; preds = %bb41
  %10 = load ptr, ptr %currentnode, align 8
  %11 = getelementptr inbounds i8, ptr %10, i64 4
  %_16 = load i32, ptr %11, align 4
  %12 = icmp eq i32 %_16, 12
  br i1 %12, label %bb8, label %bb10

panic7:                                           ; preds = %bb41
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_481c4d96e2c5c203c2194b7daabf35ea) #6
  unreachable

bb8:                                              ; preds = %bb48
  %_132 = load ptr, ptr %currentnode, align 8
  %_133 = ptrtoint ptr %_132 to i64
  %_136 = and i64 %_133, 7
  %_137 = icmp eq i64 %_136, 0
  br i1 %_137, label %bb40, label %panic8

bb10:                                             ; preds = %bb9, %bb50, %bb48
  %_23 = call ptr @pop() #7
  %_120 = load ptr, ptr %currentnode, align 8
  %_121 = ptrtoint ptr %_120 to i64
  %_124 = and i64 %_121, 7
  %_125 = icmp eq i64 %_124, 0
  br i1 %_125, label %bb38, label %panic11

bb40:                                             ; preds = %bb8
  %_190 = load ptr, ptr %currentnode, align 8
  %_191 = ptrtoint ptr %_190 to i64
  %_194 = icmp eq i64 %_191, 0
  %_195 = and i1 %_194, true
  %_196 = xor i1 %_195, true
  br i1 %_196, label %bb49, label %panic9

panic8:                                           ; preds = %bb8
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_133, ptr align 8 @alloc_4939ebdf0dadea839cdf733c7f6d2731) #6
  unreachable

bb49:                                             ; preds = %bb40
  %13 = load ptr, ptr %currentnode, align 8
  %_18 = load i32, ptr %13, align 8
  %_201 = icmp eq i64 ptrtoint (ptr @min to i64), 0
  %_202 = and i1 %_201, true
  %_203 = xor i1 %_202, true
  br i1 %_203, label %bb50, label %panic10

panic9:                                           ; preds = %bb40
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_4939ebdf0dadea839cdf733c7f6d2731) #6
  unreachable

bb50:                                             ; preds = %bb49
  %_19 = load i32, ptr @min, align 4
  %_17 = icmp slt i32 %_18, %_19
  br i1 %_17, label %bb9, label %bb10

panic10:                                          ; preds = %bb49
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_cd15e75f6aed1d9e5de98048f574ccae) #6
  unreachable

bb9:                                              ; preds = %bb50
  %_22 = load ptr, ptr %currentnode, align 8
  call void @displayoutcome(ptr %_22) #7
  br label %bb10

bb38:                                             ; preds = %bb10
  %_204 = load ptr, ptr %currentnode, align 8
  %_205 = ptrtoint ptr %_204 to i64
  %_208 = icmp eq i64 %_205, 0
  %_209 = and i1 %_208, true
  %_210 = xor i1 %_209, true
  br i1 %_210, label %bb51, label %panic12

panic11:                                          ; preds = %bb10
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_121, ptr align 8 @alloc_bf064e2d00218db97e744338366fc4ab) #6
  unreachable

bb51:                                             ; preds = %bb38
  %14 = load ptr, ptr %currentnode, align 8
  %_25 = load i32, ptr %14, align 8
  %_215 = icmp eq i64 ptrtoint (ptr @min to i64), 0
  %_216 = and i1 %_215, true
  %_217 = xor i1 %_216, true
  br i1 %_217, label %bb52, label %panic13

panic12:                                          ; preds = %bb38
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_bf064e2d00218db97e744338366fc4ab) #6
  unreachable

bb52:                                             ; preds = %bb51
  %_26 = load i32, ptr @min, align 4
  %_24 = icmp sgt i32 %_25, %_26
  br i1 %_24, label %bb4, label %bb12

panic13:                                          ; preds = %bb51
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_cd0332b3955f3951208d59c5975f28a5) #6
  unreachable

bb12:                                             ; preds = %bb52
  %_108 = load ptr, ptr %currentnode, align 8
  %_109 = ptrtoint ptr %_108 to i64
  %_112 = and i64 %_109, 7
  %_113 = icmp eq i64 %_112, 0
  br i1 %_113, label %bb36, label %panic14

bb36:                                             ; preds = %bb12
  %_218 = load ptr, ptr %currentnode, align 8
  %_219 = ptrtoint ptr %_218 to i64
  %_222 = icmp eq i64 %_219, 0
  %_223 = and i1 %_222, true
  %_224 = xor i1 %_223, true
  br i1 %_224, label %bb53, label %panic15

panic14:                                          ; preds = %bb12
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_109, ptr align 8 @alloc_1002ce818e0e0c887e2390b848eaf85d) #6
  unreachable

bb53:                                             ; preds = %bb36
  %15 = load ptr, ptr %currentnode, align 8
  %16 = getelementptr inbounds i8, ptr %15, i64 4
  %_31 = load i32, ptr %16, align 4
  %_30 = sext i32 %_31 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6f1949b5af2876a1E"(ptr %map, i64 %_30, i64 8) #7
  %_0.i = getelementptr inbounds ptr, ptr %map, i64 %_30
  %_103 = ptrtoint ptr %_0.i to i64
  %_106 = and i64 %_103, 7
  %_107 = icmp eq i64 %_106, 0
  br i1 %_107, label %bb35, label %panic16

panic15:                                          ; preds = %bb36
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1002ce818e0e0c887e2390b848eaf85d) #6
  unreachable

bb35:                                             ; preds = %bb53
  %_226 = ptrtoint ptr %_0.i to i64
  %_229 = icmp eq i64 %_226, 0
  %_230 = and i1 %_229, true
  %_231 = xor i1 %_230, true
  br i1 %_231, label %bb54, label %panic17

panic16:                                          ; preds = %bb53
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_103, ptr align 8 @alloc_13fdda17bb8db0cecf6d095b470479b9) #6
  unreachable

bb54:                                             ; preds = %bb35
  %_28 = load ptr, ptr %_0.i, align 8
  store ptr %_28, ptr %neibor, align 8
  store i32 0, ptr %neiborsize, align 4
  br label %bb14

panic17:                                          ; preds = %bb35
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_13fdda17bb8db0cecf6d095b470479b9) #6
  unreachable

bb14:                                             ; preds = %bb61, %bb54
  %_33 = load ptr, ptr %neibor, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_32 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hc21f01db678a1771E"(ptr %_33) #7
  br i1 %_32, label %bb16, label %bb17

bb17:                                             ; preds = %bb14
  %_34 = call ptr @malloc(i64 16) #7
  store ptr %_34, ptr %nextnode, align 8
  %_96 = load ptr, ptr %neibor, align 8
  %_97 = ptrtoint ptr %_96 to i64
  %_100 = and i64 %_97, 7
  %_101 = icmp eq i64 %_100, 0
  br i1 %_101, label %bb34, label %panic18

bb16:                                             ; preds = %bb14
  %_51 = load i32, ptr %neiborsize, align 4
  call void @insertsort(ptr %neibors, i32 %_51) #7
  store i32 0, ptr %i, align 4
  br label %bb23

bb34:                                             ; preds = %bb17
  %_232 = load ptr, ptr %neibor, align 8
  %_233 = ptrtoint ptr %_232 to i64
  %_236 = icmp eq i64 %_233, 0
  %_237 = and i1 %_236, true
  %_238 = xor i1 %_237, true
  br i1 %_238, label %bb55, label %panic19

panic18:                                          ; preds = %bb17
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_97, ptr align 8 @alloc_54e86fb0f5306e90583678d5edb65010) #6
  unreachable

bb55:                                             ; preds = %bb34
  %17 = load ptr, ptr %neibor, align 8
  %_37 = load i32, ptr %17, align 8
  %_90 = load ptr, ptr %nextnode, align 8
  %_91 = ptrtoint ptr %_90 to i64
  %_94 = and i64 %_91, 7
  %_95 = icmp eq i64 %_94, 0
  br i1 %_95, label %bb33, label %panic20

panic19:                                          ; preds = %bb34
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_54e86fb0f5306e90583678d5edb65010) #6
  unreachable

bb33:                                             ; preds = %bb55
  %_239 = load ptr, ptr %nextnode, align 8
  %_240 = ptrtoint ptr %_239 to i64
  %_243 = icmp eq i64 %_240, 0
  %_244 = and i1 %_243, true
  %_245 = xor i1 %_244, true
  br i1 %_245, label %bb56, label %panic21

panic20:                                          ; preds = %bb55
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_91, ptr align 8 @alloc_2fc622b2ef8caa994bd13df8a6c1e1fc) #6
  unreachable

bb56:                                             ; preds = %bb33
  %18 = load ptr, ptr %nextnode, align 8
  %19 = getelementptr inbounds i8, ptr %18, i64 4
  store i32 %_37, ptr %19, align 4
  %_38 = load ptr, ptr %currentnode, align 8
  %_84 = load ptr, ptr %nextnode, align 8
  %_85 = ptrtoint ptr %_84 to i64
  %_88 = and i64 %_85, 7
  %_89 = icmp eq i64 %_88, 0
  br i1 %_89, label %bb32, label %panic22

panic21:                                          ; preds = %bb33
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_2fc622b2ef8caa994bd13df8a6c1e1fc) #6
  unreachable

bb32:                                             ; preds = %bb56
  %_246 = load ptr, ptr %nextnode, align 8
  %_247 = ptrtoint ptr %_246 to i64
  %_250 = icmp eq i64 %_247, 0
  %_251 = and i1 %_250, true
  %_252 = xor i1 %_251, true
  br i1 %_252, label %bb57, label %panic23

panic22:                                          ; preds = %bb56
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_85, ptr align 8 @alloc_6ac1185f06860e74bf82e81d8a66582b) #6
  unreachable

bb57:                                             ; preds = %bb32
  %20 = load ptr, ptr %nextnode, align 8
  %21 = getelementptr inbounds i8, ptr %20, i64 8
  store ptr %_38, ptr %21, align 8
  %_78 = load ptr, ptr %currentnode, align 8
  %_79 = ptrtoint ptr %_78 to i64
  %_82 = and i64 %_79, 7
  %_83 = icmp eq i64 %_82, 0
  br i1 %_83, label %bb31, label %panic24

panic23:                                          ; preds = %bb32
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_6ac1185f06860e74bf82e81d8a66582b) #6
  unreachable

bb31:                                             ; preds = %bb57
  %_253 = load ptr, ptr %currentnode, align 8
  %_254 = ptrtoint ptr %_253 to i64
  %_257 = icmp eq i64 %_254, 0
  %_258 = and i1 %_257, true
  %_259 = xor i1 %_258, true
  br i1 %_259, label %bb58, label %panic25

panic24:                                          ; preds = %bb57
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_79, ptr align 8 @alloc_64e8b3e390bb78848e9160efe3bfe85d) #6
  unreachable

bb58:                                             ; preds = %bb31
  %22 = load ptr, ptr %currentnode, align 8
  %_39 = load i32, ptr %22, align 8
  %_72 = load ptr, ptr %neibor, align 8
  %_73 = ptrtoint ptr %_72 to i64
  %_76 = and i64 %_73, 7
  %_77 = icmp eq i64 %_76, 0
  br i1 %_77, label %bb30, label %panic26

panic25:                                          ; preds = %bb31
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_64e8b3e390bb78848e9160efe3bfe85d) #6
  unreachable

bb30:                                             ; preds = %bb58
  %_260 = load ptr, ptr %neibor, align 8
  %_261 = ptrtoint ptr %_260 to i64
  %_264 = icmp eq i64 %_261, 0
  %_265 = and i1 %_264, true
  %_266 = xor i1 %_265, true
  br i1 %_266, label %bb59, label %panic27

panic26:                                          ; preds = %bb58
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_73, ptr align 8 @alloc_d50ce71491eb624395160a3a535f3ca9) #6
  unreachable

bb59:                                             ; preds = %bb30
  %23 = load ptr, ptr %neibor, align 8
  %24 = getelementptr inbounds i8, ptr %23, i64 4
  %_40 = load i32, ptr %24, align 4
  %_66 = load ptr, ptr %nextnode, align 8
  %_67 = ptrtoint ptr %_66 to i64
  %_70 = and i64 %_67, 7
  %_71 = icmp eq i64 %_70, 0
  br i1 %_71, label %bb29, label %panic28

panic27:                                          ; preds = %bb30
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d50ce71491eb624395160a3a535f3ca9) #6
  unreachable

bb29:                                             ; preds = %bb59
  %_267 = load ptr, ptr %nextnode, align 8
  %_268 = ptrtoint ptr %_267 to i64
  %_271 = icmp eq i64 %_268, 0
  %_272 = and i1 %_271, true
  %_273 = xor i1 %_272, true
  br i1 %_273, label %bb60, label %panic29

panic28:                                          ; preds = %bb59
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_67, ptr align 8 @alloc_7ed355707147a2ae12a104f88a7d5cda) #6
  unreachable

bb60:                                             ; preds = %bb29
  %25 = load ptr, ptr %nextnode, align 8
  %26 = add i32 %_39, %_40
  store i32 %26, ptr %25, align 8
  %fresh3 = load i32, ptr %neiborsize, align 4
  %_42 = load i32, ptr %neiborsize, align 4
  %27 = add i32 %_42, 1
  store i32 %27, ptr %neiborsize, align 4
  %_43 = load ptr, ptr %nextnode, align 8
  %_44 = sext i32 %fresh3 to i64
  %_45 = icmp ult i64 %_44, 13
  br i1 %_45, label %bb20, label %panic30

panic29:                                          ; preds = %bb29
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7ed355707147a2ae12a104f88a7d5cda) #6
  unreachable

bb20:                                             ; preds = %bb60
  %28 = getelementptr inbounds nuw ptr, ptr %neibors, i64 %_44
  store ptr %_43, ptr %28, align 8
  %_60 = load ptr, ptr %neibor, align 8
  %_61 = ptrtoint ptr %_60 to i64
  %_64 = and i64 %_61, 7
  %_65 = icmp eq i64 %_64, 0
  br i1 %_65, label %bb28, label %panic31

panic30:                                          ; preds = %bb60
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_44, i64 13, ptr align 8 @alloc_94f8dd9847ca7744ea676ef0939f743a) #6
  unreachable

bb28:                                             ; preds = %bb20
  %_274 = load ptr, ptr %neibor, align 8
  %_275 = ptrtoint ptr %_274 to i64
  %_278 = icmp eq i64 %_275, 0
  %_279 = and i1 %_278, true
  %_280 = xor i1 %_279, true
  br i1 %_280, label %bb61, label %panic32

panic31:                                          ; preds = %bb20
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_61, ptr align 8 @alloc_631f85da2e4bb5702b83d8f702a8f788) #6
  unreachable

bb61:                                             ; preds = %bb28
  %29 = load ptr, ptr %neibor, align 8
  %30 = getelementptr inbounds i8, ptr %29, i64 8
  %_46 = load ptr, ptr %30, align 8
  store ptr %_46, ptr %neibor, align 8
  br label %bb14

panic32:                                          ; preds = %bb28
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_631f85da2e4bb5702b83d8f702a8f788) #6
  unreachable

bb23:                                             ; preds = %bb25, %bb16
  %_53 = load i32, ptr %i, align 4
  %_54 = load i32, ptr %neiborsize, align 4
  %_52 = icmp slt i32 %_53, %_54
  br i1 %_52, label %bb24, label %bb4

bb24:                                             ; preds = %bb23
  %_58 = load i32, ptr %i, align 4
  %_57 = sext i32 %_58 to i64
  %_59 = icmp ult i64 %_57, 13
  br i1 %_59, label %bb25, label %panic33

bb25:                                             ; preds = %bb24
  %31 = getelementptr inbounds nuw ptr, ptr %neibors, i64 %_57
  %_56 = load ptr, ptr %31, align 8
  call void @push(ptr %_56) #7
  %32 = load i32, ptr %i, align 4
  %33 = add i32 %32, 1
  store i32 %33, ptr %i, align 4
  br label %bb23

panic33:                                          ; preds = %bb24
; call core::panicking::panic_bounds_check
  call void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64 %_57, i64 13, ptr align 8 @alloc_394448c8c9ecc20fe97b0049693542c8) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @insertedge(ptr %map, i32 %node1, i32 %node2, i32 %vertex) unnamed_addr #2 {
start:
  %_7 = sext i32 %node1 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6f1949b5af2876a1E"(ptr %map, i64 %_7, i64 8) #7
  %_0.i9 = getelementptr inbounds ptr, ptr %map, i64 %_7
  %_34 = ptrtoint ptr %_0.i9 to i64
  %_37 = and i64 %_34, 7
  %_38 = icmp eq i64 %_37, 0
  br i1 %_38, label %bb8, label %panic

bb8:                                              ; preds = %start
  %_40 = ptrtoint ptr %_0.i9 to i64
  %_43 = icmp eq i64 %_40, 0
  %_44 = and i1 %_43, true
  %_45 = xor i1 %_44, true
  br i1 %_45, label %bb9, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_34, ptr align 8 @alloc_1ba95eb6d645c88575b6a8d683d98458) #6
  unreachable

bb9:                                              ; preds = %bb8
  %cur = load ptr, ptr %_0.i9, align 8
  %_9 = call ptr @malloc(i64 16) #7
  %_28 = ptrtoint ptr %_9 to i64
  %_31 = and i64 %_28, 7
  %_32 = icmp eq i64 %_31, 0
  br i1 %_32, label %bb7, label %panic2

panic1:                                           ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1ba95eb6d645c88575b6a8d683d98458) #6
  unreachable

bb7:                                              ; preds = %bb9
  %_47 = ptrtoint ptr %_9 to i64
  %_50 = icmp eq i64 %_47, 0
  %_51 = and i1 %_50, true
  %_52 = xor i1 %_51, true
  br i1 %_52, label %bb10, label %panic3

panic2:                                           ; preds = %bb9
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_28, ptr align 8 @alloc_ee445f8c9caf84f4d6ebbba2de2026c6) #6
  unreachable

bb10:                                             ; preds = %bb7
  store i32 %node2, ptr %_9, align 8
  %_22 = ptrtoint ptr %_9 to i64
  %_25 = and i64 %_22, 7
  %_26 = icmp eq i64 %_25, 0
  br i1 %_26, label %bb6, label %panic4

panic3:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ee445f8c9caf84f4d6ebbba2de2026c6) #6
  unreachable

bb6:                                              ; preds = %bb10
  %_54 = ptrtoint ptr %_9 to i64
  %_57 = icmp eq i64 %_54, 0
  %_58 = and i1 %_57, true
  %_59 = xor i1 %_58, true
  br i1 %_59, label %bb11, label %panic5

panic4:                                           ; preds = %bb10
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_22, ptr align 8 @alloc_30f342d7b0ff4f8245bb6c1eac2ee9c8) #6
  unreachable

bb11:                                             ; preds = %bb6
  %0 = getelementptr inbounds i8, ptr %_9, i64 4
  store i32 %vertex, ptr %0, align 4
  %_16 = ptrtoint ptr %_9 to i64
  %_19 = and i64 %_16, 7
  %_20 = icmp eq i64 %_19, 0
  br i1 %_20, label %bb5, label %panic6

panic5:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_30f342d7b0ff4f8245bb6c1eac2ee9c8) #6
  unreachable

bb5:                                              ; preds = %bb11
  %_61 = ptrtoint ptr %_9 to i64
  %_64 = icmp eq i64 %_61, 0
  %_65 = and i1 %_64, true
  %_66 = xor i1 %_65, true
  br i1 %_66, label %bb12, label %panic7

panic6:                                           ; preds = %bb11
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_16, ptr align 8 @alloc_e741c05c09a14bcad1b0cfc690cea7ff) #6
  unreachable

bb12:                                             ; preds = %bb5
  %1 = getelementptr inbounds i8, ptr %_9, i64 8
  store ptr %cur, ptr %1, align 8
  %_14 = sext i32 %node1 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h6f1949b5af2876a1E"(ptr %map, i64 %_14, i64 8) #7
  %_0.i = getelementptr inbounds ptr, ptr %map, i64 %_14
  %_68 = ptrtoint ptr %_0.i to i64
  %_69 = icmp eq i64 %_68, 0
  %_70 = and i1 %_69, true
  %_71 = xor i1 %_70, true
  br i1 %_71, label %bb13, label %panic8

panic7:                                           ; preds = %bb5
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_e741c05c09a14bcad1b0cfc690cea7ff) #6
  unreachable

bb13:                                             ; preds = %bb12
  store ptr %_9, ptr %_0.i, align 8
  ret void

panic8:                                           ; preds = %bb12
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7218fd7a5e3983f24089cffb78d5103f) #6
  unreachable
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.smul.with.overflow.i64(i64, i64) #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #3

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1, i64) unnamed_addr #4

; core::panicking::panic_null_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8) unnamed_addr #5

; core::panicking::panic_bounds_check
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking18panic_bounds_check17h27d1e4f0cb1112dfE(i64, i64, ptr align 8) unnamed_addr #5

; core::panicking::panic_misaligned_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64, i64, ptr align 8) unnamed_addr #5

; Function Attrs: nounwind nonlazybind
declare i32 @printf(ptr, ...) unnamed_addr #2

; Function Attrs: nounwind nonlazybind
declare ptr @malloc(i64) unnamed_addr #2

attributes #0 = { cold nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #1 = { inlinehint nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #2 = { nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #3 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #4 = { cold noinline noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #5 = { cold minsize noinline noreturn nounwind nonlazybind optsize "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #6 = { noreturn nounwind }
attributes #7 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.ident = !{!2}

!0 = !{i32 8, !"PIC Level", i32 2}
!1 = !{i32 2, !"RtLibUseGOT", i32 1}
!2 = !{!"rustc version 1.88.0-nightly (0b45675cf 2025-03-31)"}
