Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar  1 23:11:01 2020
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'frodoBD_matrix_sa_plus_e_mm_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of frodoBD_matrix_sa_plus_e_mm_ip_0_0 (xilinx.com:user:matrix_sa_plus_e_mm_ip:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 29 21:52:44 2020
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'frodoBD_matrix_sa_plus_e_mm_ip_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of frodoBD_matrix_sa_plus_e_mm_ip_0_0 (xilinx.com:user:matrix_sa_plus_e_mm_ip:1.0) from (Rev. 1) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'frodoBD_matrix_sa_plus_e_mm_ip_0_0'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 5 differs from original width 4

-Upgraded port 's00_axi_awaddr' width 5 differs from original width 4

-Upgraded port 's01_axi_araddr' width 11 differs from original width 4

-Upgraded port 's01_axi_awaddr' width 11 differs from original width 4

-Upgraded port 's02_axi_araddr' width 12 differs from original width 4

-Upgraded port 's02_axi_awaddr' width 12 differs from original width 4

-Upgrade has added port 'busy'

-Upgrade has added port 'start'


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S02_AXI_ADDR_WIDTH' from '12' to '4' has been ignored for IP 'frodoBD_matrix_sa_plus_e_mm_ip_0_0'

An attempt to modify the value of disabled parameter 'C_S01_AXI_ADDR_WIDTH' from '11' to '4' has been ignored for IP 'frodoBD_matrix_sa_plus_e_mm_ip_0_0'

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '5' to '4' has been ignored for IP 'frodoBD_matrix_sa_plus_e_mm_ip_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:matrix_sa_plus_e_mm_ip:1.0 -user_name frodoBD_matrix_sa_plus_e_mm_ip_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.C_S01_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S01_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S01_AXI_DATA_WIDTH {32} \
  CONFIG.C_S01_AXI_HIGHADDR {0x00000000} \
  CONFIG.C_S02_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S02_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S02_AXI_DATA_WIDTH {32} \
  CONFIG.C_S02_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {frodoBD_matrix_sa_plus_e_mm_ip_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.000} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.000} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S01_AXI.ADDR_WIDTH {4} \
  CONFIG.S01_AXI.ARUSER_WIDTH {0} \
  CONFIG.S01_AXI.AWUSER_WIDTH {0} \
  CONFIG.S01_AXI.BUSER_WIDTH {0} \
  CONFIG.S01_AXI.CLK_DOMAIN {} \
  CONFIG.S01_AXI.DATA_WIDTH {32} \
  CONFIG.S01_AXI.FREQ_HZ {100000000} \
  CONFIG.S01_AXI.HAS_BRESP {1} \
  CONFIG.S01_AXI.HAS_BURST {0} \
  CONFIG.S01_AXI.HAS_CACHE {0} \
  CONFIG.S01_AXI.HAS_LOCK {0} \
  CONFIG.S01_AXI.HAS_PROT {1} \
  CONFIG.S01_AXI.HAS_QOS {0} \
  CONFIG.S01_AXI.HAS_REGION {0} \
  CONFIG.S01_AXI.HAS_RRESP {1} \
  CONFIG.S01_AXI.HAS_WSTRB {1} \
  CONFIG.S01_AXI.ID_WIDTH {0} \
  CONFIG.S01_AXI.INSERT_VIP {0} \
  CONFIG.S01_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S01_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S01_AXI.NUM_READ_THREADS {1} \
  CONFIG.S01_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S01_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S01_AXI.PHASE {0.000} \
  CONFIG.S01_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S01_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S01_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI.RUSER_WIDTH {0} \
  CONFIG.S01_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S01_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S01_AXI.WIZ_NUM_REG {4} \
  CONFIG.S01_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI.WUSER_WIDTH {0} \
  CONFIG.S01_AXI_CLK.ASSOCIATED_BUSIF {S01_AXI} \
  CONFIG.S01_AXI_CLK.ASSOCIATED_RESET {s01_axi_aresetn} \
  CONFIG.S01_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S01_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S01_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S01_AXI_CLK.PHASE {0.000} \
  CONFIG.S01_AXI_RST.INSERT_VIP {0} \
  CONFIG.S01_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S02_AXI.ADDR_WIDTH {4} \
  CONFIG.S02_AXI.ARUSER_WIDTH {0} \
  CONFIG.S02_AXI.AWUSER_WIDTH {0} \
  CONFIG.S02_AXI.BUSER_WIDTH {0} \
  CONFIG.S02_AXI.CLK_DOMAIN {} \
  CONFIG.S02_AXI.DATA_WIDTH {32} \
  CONFIG.S02_AXI.FREQ_HZ {100000000} \
  CONFIG.S02_AXI.HAS_BRESP {1} \
  CONFIG.S02_AXI.HAS_BURST {0} \
  CONFIG.S02_AXI.HAS_CACHE {0} \
  CONFIG.S02_AXI.HAS_LOCK {0} \
  CONFIG.S02_AXI.HAS_PROT {1} \
  CONFIG.S02_AXI.HAS_QOS {0} \
  CONFIG.S02_AXI.HAS_REGION {0} \
  CONFIG.S02_AXI.HAS_RRESP {1} \
  CONFIG.S02_AXI.HAS_WSTRB {1} \
  CONFIG.S02_AXI.ID_WIDTH {0} \
  CONFIG.S02_AXI.INSERT_VIP {0} \
  CONFIG.S02_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S02_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_READ_THREADS {1} \
  CONFIG.S02_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S02_AXI.PHASE {0.000} \
  CONFIG.S02_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S02_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S02_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.RUSER_WIDTH {0} \
  CONFIG.S02_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S02_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S02_AXI.WIZ_NUM_REG {4} \
  CONFIG.S02_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.WUSER_WIDTH {0} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_BUSIF {S02_AXI} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_RESET {s02_axi_aresetn} \
  CONFIG.S02_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S02_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S02_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S02_AXI_CLK.PHASE {0.000} \
  CONFIG.S02_AXI_RST.INSERT_VIP {0} \
  CONFIG.S02_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips frodoBD_matrix_sa_plus_e_mm_ip_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 29 21:47:33 2020
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'frodoBD_matrix_sa_plus_e_mm_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of frodoBD_matrix_sa_plus_e_mm_ip_0_0 (xilinx.com:user:matrix_sa_plus_e_mm_ip:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 29 21:44:35 2020
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'frodoBD_matrix_sa_plus_e_mm_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of frodoBD_matrix_sa_plus_e_mm_ip_0_0 (xilinx.com:user:matrix_sa_plus_e_mm_ip:1.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 28 21:22:53 2020
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'frodoBD_mult_add_sa_plus_e_m_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of frodoBD_mult_add_sa_plus_e_m_0_0 (xilinx.com:user:mult_add_sa_plus_e_mm_ip:1.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'frodoBD_mult_add_sa_plus_e_m_0_0'. These changes may impact your design.


-Upgraded port 's01_axi_araddr' width 13 differs from original width 11

-Upgraded port 's01_axi_awaddr' width 13 differs from original width 11

-Upgraded port 's02_axi_araddr' width 14 differs from original width 12

-Upgraded port 's02_axi_awaddr' width 14 differs from original width 12

-Upgrade has removed port 'done'

-Upgrade has added port 'busy'


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S02_AXI_ADDR_WIDTH' from '14' to '12' has been ignored for IP 'frodoBD_mult_add_sa_plus_e_m_0_0'

An attempt to modify the value of disabled parameter 'C_S01_AXI_ADDR_WIDTH' from '13' to '11' has been ignored for IP 'frodoBD_mult_add_sa_plus_e_m_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:mult_add_sa_plus_e_mm_ip:1.0 -user_name frodoBD_mult_add_sa_plus_e_m_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {6} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.C_S01_AXI_ADDR_WIDTH {11} \
  CONFIG.C_S01_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S01_AXI_DATA_WIDTH {32} \
  CONFIG.C_S01_AXI_HIGHADDR {0x00000000} \
  CONFIG.C_S02_AXI_ADDR_WIDTH {12} \
  CONFIG.C_S02_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S02_AXI_DATA_WIDTH {32} \
  CONFIG.C_S02_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {frodoBD_mult_add_sa_plus_e_m_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {6} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.000} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.000} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S01_AXI.ADDR_WIDTH {11} \
  CONFIG.S01_AXI.ARUSER_WIDTH {0} \
  CONFIG.S01_AXI.AWUSER_WIDTH {0} \
  CONFIG.S01_AXI.BUSER_WIDTH {0} \
  CONFIG.S01_AXI.CLK_DOMAIN {} \
  CONFIG.S01_AXI.DATA_WIDTH {32} \
  CONFIG.S01_AXI.FREQ_HZ {100000000} \
  CONFIG.S01_AXI.HAS_BRESP {1} \
  CONFIG.S01_AXI.HAS_BURST {0} \
  CONFIG.S01_AXI.HAS_CACHE {0} \
  CONFIG.S01_AXI.HAS_LOCK {0} \
  CONFIG.S01_AXI.HAS_PROT {1} \
  CONFIG.S01_AXI.HAS_QOS {0} \
  CONFIG.S01_AXI.HAS_REGION {0} \
  CONFIG.S01_AXI.HAS_RRESP {1} \
  CONFIG.S01_AXI.HAS_WSTRB {1} \
  CONFIG.S01_AXI.ID_WIDTH {0} \
  CONFIG.S01_AXI.INSERT_VIP {0} \
  CONFIG.S01_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S01_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S01_AXI.NUM_READ_THREADS {1} \
  CONFIG.S01_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S01_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S01_AXI.PHASE {0.000} \
  CONFIG.S01_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S01_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S01_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI.RUSER_WIDTH {0} \
  CONFIG.S01_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S01_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S01_AXI.WIZ_NUM_REG {4} \
  CONFIG.S01_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI.WUSER_WIDTH {0} \
  CONFIG.S01_AXI_CLK.ASSOCIATED_BUSIF {S01_AXI} \
  CONFIG.S01_AXI_CLK.ASSOCIATED_RESET {s01_axi_aresetn} \
  CONFIG.S01_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S01_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S01_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S01_AXI_CLK.PHASE {0.000} \
  CONFIG.S01_AXI_RST.INSERT_VIP {0} \
  CONFIG.S01_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S02_AXI.ADDR_WIDTH {12} \
  CONFIG.S02_AXI.ARUSER_WIDTH {0} \
  CONFIG.S02_AXI.AWUSER_WIDTH {0} \
  CONFIG.S02_AXI.BUSER_WIDTH {0} \
  CONFIG.S02_AXI.CLK_DOMAIN {} \
  CONFIG.S02_AXI.DATA_WIDTH {32} \
  CONFIG.S02_AXI.FREQ_HZ {100000000} \
  CONFIG.S02_AXI.HAS_BRESP {1} \
  CONFIG.S02_AXI.HAS_BURST {0} \
  CONFIG.S02_AXI.HAS_CACHE {0} \
  CONFIG.S02_AXI.HAS_LOCK {0} \
  CONFIG.S02_AXI.HAS_PROT {1} \
  CONFIG.S02_AXI.HAS_QOS {0} \
  CONFIG.S02_AXI.HAS_REGION {0} \
  CONFIG.S02_AXI.HAS_RRESP {1} \
  CONFIG.S02_AXI.HAS_WSTRB {1} \
  CONFIG.S02_AXI.ID_WIDTH {0} \
  CONFIG.S02_AXI.INSERT_VIP {0} \
  CONFIG.S02_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S02_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_READ_THREADS {1} \
  CONFIG.S02_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S02_AXI.PHASE {0.000} \
  CONFIG.S02_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S02_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S02_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.RUSER_WIDTH {0} \
  CONFIG.S02_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S02_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S02_AXI.WIZ_NUM_REG {4} \
  CONFIG.S02_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.WUSER_WIDTH {0} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_BUSIF {S02_AXI} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_RESET {s02_axi_aresetn} \
  CONFIG.S02_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S02_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S02_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S02_AXI_CLK.PHASE {0.000} \
  CONFIG.S02_AXI_RST.INSERT_VIP {0} \
  CONFIG.S02_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips frodoBD_mult_add_sa_plus_e_m_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb 25 16:08:00 2020
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'frodoBD_mult_add_sa_plus_e_m_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of frodoBD_mult_add_sa_plus_e_m_0_0 (xilinx.com:user:mult_add_sa_plus_e_mm_ip:1.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'frodoBD_mult_add_sa_plus_e_m_0_0'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 6 differs from original width 5

-Upgraded port 's00_axi_awaddr' width 6 differs from original width 5


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '6' to '5' has been ignored for IP 'frodoBD_mult_add_sa_plus_e_m_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:mult_add_sa_plus_e_mm_ip:1.0 -user_name frodoBD_mult_add_sa_plus_e_m_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {5} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.C_S01_AXI_ADDR_WIDTH {11} \
  CONFIG.C_S01_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S01_AXI_DATA_WIDTH {32} \
  CONFIG.C_S01_AXI_HIGHADDR {0x00000000} \
  CONFIG.C_S02_AXI_ADDR_WIDTH {12} \
  CONFIG.C_S02_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S02_AXI_DATA_WIDTH {32} \
  CONFIG.C_S02_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {frodoBD_mult_add_sa_plus_e_m_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {5} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {frodoBD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.000} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {frodoBD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.000} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S01_AXI.ADDR_WIDTH {11} \
  CONFIG.S01_AXI.ARUSER_WIDTH {0} \
  CONFIG.S01_AXI.AWUSER_WIDTH {0} \
  CONFIG.S01_AXI.BUSER_WIDTH {0} \
  CONFIG.S01_AXI.CLK_DOMAIN {frodoBD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S01_AXI.DATA_WIDTH {32} \
  CONFIG.S01_AXI.FREQ_HZ {100000000} \
  CONFIG.S01_AXI.HAS_BRESP {1} \
  CONFIG.S01_AXI.HAS_BURST {0} \
  CONFIG.S01_AXI.HAS_CACHE {0} \
  CONFIG.S01_AXI.HAS_LOCK {0} \
  CONFIG.S01_AXI.HAS_PROT {1} \
  CONFIG.S01_AXI.HAS_QOS {0} \
  CONFIG.S01_AXI.HAS_REGION {0} \
  CONFIG.S01_AXI.HAS_RRESP {1} \
  CONFIG.S01_AXI.HAS_WSTRB {1} \
  CONFIG.S01_AXI.ID_WIDTH {0} \
  CONFIG.S01_AXI.INSERT_VIP {0} \
  CONFIG.S01_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S01_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S01_AXI.NUM_READ_THREADS {1} \
  CONFIG.S01_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S01_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S01_AXI.PHASE {0.000} \
  CONFIG.S01_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S01_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S01_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI.RUSER_WIDTH {0} \
  CONFIG.S01_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S01_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S01_AXI.WIZ_NUM_REG {4} \
  CONFIG.S01_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI.WUSER_WIDTH {0} \
  CONFIG.S01_AXI_CLK.ASSOCIATED_BUSIF {S01_AXI} \
  CONFIG.S01_AXI_CLK.ASSOCIATED_RESET {s01_axi_aresetn} \
  CONFIG.S01_AXI_CLK.CLK_DOMAIN {frodoBD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S01_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S01_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S01_AXI_CLK.PHASE {0.000} \
  CONFIG.S01_AXI_RST.INSERT_VIP {0} \
  CONFIG.S01_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S02_AXI.ADDR_WIDTH {12} \
  CONFIG.S02_AXI.ARUSER_WIDTH {0} \
  CONFIG.S02_AXI.AWUSER_WIDTH {0} \
  CONFIG.S02_AXI.BUSER_WIDTH {0} \
  CONFIG.S02_AXI.CLK_DOMAIN {frodoBD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S02_AXI.DATA_WIDTH {32} \
  CONFIG.S02_AXI.FREQ_HZ {100000000} \
  CONFIG.S02_AXI.HAS_BRESP {1} \
  CONFIG.S02_AXI.HAS_BURST {0} \
  CONFIG.S02_AXI.HAS_CACHE {0} \
  CONFIG.S02_AXI.HAS_LOCK {0} \
  CONFIG.S02_AXI.HAS_PROT {1} \
  CONFIG.S02_AXI.HAS_QOS {0} \
  CONFIG.S02_AXI.HAS_REGION {0} \
  CONFIG.S02_AXI.HAS_RRESP {1} \
  CONFIG.S02_AXI.HAS_WSTRB {1} \
  CONFIG.S02_AXI.ID_WIDTH {0} \
  CONFIG.S02_AXI.INSERT_VIP {0} \
  CONFIG.S02_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S02_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_READ_THREADS {1} \
  CONFIG.S02_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S02_AXI.PHASE {0.000} \
  CONFIG.S02_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S02_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S02_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.RUSER_WIDTH {0} \
  CONFIG.S02_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S02_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S02_AXI.WIZ_NUM_REG {4} \
  CONFIG.S02_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.WUSER_WIDTH {0} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_BUSIF {S02_AXI} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_RESET {s02_axi_aresetn} \
  CONFIG.S02_AXI_CLK.CLK_DOMAIN {frodoBD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S02_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S02_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S02_AXI_CLK.PHASE {0.000} \
  CONFIG.S02_AXI_RST.INSERT_VIP {0} \
  CONFIG.S02_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips frodoBD_mult_add_sa_plus_e_m_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan 13 22:30:14 2020
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'frodoBD_mult_add_sa_plus_e_m_0_0'

1. Summary
----------

SUCCESS in the upgrade of frodoBD_mult_add_sa_plus_e_m_0_0 (xilinx.com:user:mult_add_sa_plus_e_mm_ip:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan 13 21:25:22 2020
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'frodoBD_mult_add_sa_plus_e_m_0_0'

1. Summary
----------

SUCCESS in the upgrade of frodoBD_mult_add_sa_plus_e_m_0_0 (xilinx.com:user:mult_add_sa_plus_e_mm_ip:1.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan 13 20:42:40 2020
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'frodoBD_mult_add_sa_plus_e_m_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of frodoBD_mult_add_sa_plus_e_m_0_0 (xilinx.com:user:mult_add_sa_plus_e_mm_ip:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'frodoBD_mult_add_sa_plus_e_m_0_0'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 5 differs from original width 4

-Upgraded port 's00_axi_awaddr' width 5 differs from original width 4

-Upgraded port 's01_axi_araddr' width 11 differs from original width 4

-Upgraded port 's01_axi_awaddr' width 11 differs from original width 4

-Upgraded port 's02_axi_araddr' width 12 differs from original width 4

-Upgraded port 's02_axi_awaddr' width 12 differs from original width 4

-Upgrade has added port 'done'

-Upgrade has added port 'start'


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S02_AXI_ADDR_WIDTH' from '12' to '4' has been ignored for IP 'frodoBD_mult_add_sa_plus_e_m_0_0'

An attempt to modify the value of disabled parameter 'C_S01_AXI_ADDR_WIDTH' from '11' to '4' has been ignored for IP 'frodoBD_mult_add_sa_plus_e_m_0_0'

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '5' to '4' has been ignored for IP 'frodoBD_mult_add_sa_plus_e_m_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:mult_add_sa_plus_e_mm_ip:1.0 -user_name frodoBD_mult_add_sa_plus_e_m_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.C_S01_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S01_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S01_AXI_DATA_WIDTH {32} \
  CONFIG.C_S01_AXI_HIGHADDR {0x00000000} \
  CONFIG.C_S02_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S02_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S02_AXI_DATA_WIDTH {32} \
  CONFIG.C_S02_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {frodoBD_mult_add_sa_plus_e_m_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.000} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.000} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S01_AXI.ADDR_WIDTH {4} \
  CONFIG.S01_AXI.ARUSER_WIDTH {0} \
  CONFIG.S01_AXI.AWUSER_WIDTH {0} \
  CONFIG.S01_AXI.BUSER_WIDTH {0} \
  CONFIG.S01_AXI.CLK_DOMAIN {} \
  CONFIG.S01_AXI.DATA_WIDTH {32} \
  CONFIG.S01_AXI.FREQ_HZ {100000000} \
  CONFIG.S01_AXI.HAS_BRESP {1} \
  CONFIG.S01_AXI.HAS_BURST {0} \
  CONFIG.S01_AXI.HAS_CACHE {0} \
  CONFIG.S01_AXI.HAS_LOCK {0} \
  CONFIG.S01_AXI.HAS_PROT {1} \
  CONFIG.S01_AXI.HAS_QOS {0} \
  CONFIG.S01_AXI.HAS_REGION {0} \
  CONFIG.S01_AXI.HAS_RRESP {1} \
  CONFIG.S01_AXI.HAS_WSTRB {1} \
  CONFIG.S01_AXI.ID_WIDTH {0} \
  CONFIG.S01_AXI.INSERT_VIP {0} \
  CONFIG.S01_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S01_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S01_AXI.NUM_READ_THREADS {1} \
  CONFIG.S01_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S01_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S01_AXI.PHASE {0.000} \
  CONFIG.S01_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S01_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S01_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI.RUSER_WIDTH {0} \
  CONFIG.S01_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S01_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S01_AXI.WIZ_NUM_REG {4} \
  CONFIG.S01_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S01_AXI.WUSER_WIDTH {0} \
  CONFIG.S01_AXI_CLK.ASSOCIATED_BUSIF {S01_AXI} \
  CONFIG.S01_AXI_CLK.ASSOCIATED_RESET {s01_axi_aresetn} \
  CONFIG.S01_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S01_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S01_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S01_AXI_CLK.PHASE {0.000} \
  CONFIG.S01_AXI_RST.INSERT_VIP {0} \
  CONFIG.S01_AXI_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S02_AXI.ADDR_WIDTH {4} \
  CONFIG.S02_AXI.ARUSER_WIDTH {0} \
  CONFIG.S02_AXI.AWUSER_WIDTH {0} \
  CONFIG.S02_AXI.BUSER_WIDTH {0} \
  CONFIG.S02_AXI.CLK_DOMAIN {} \
  CONFIG.S02_AXI.DATA_WIDTH {32} \
  CONFIG.S02_AXI.FREQ_HZ {100000000} \
  CONFIG.S02_AXI.HAS_BRESP {1} \
  CONFIG.S02_AXI.HAS_BURST {0} \
  CONFIG.S02_AXI.HAS_CACHE {0} \
  CONFIG.S02_AXI.HAS_LOCK {0} \
  CONFIG.S02_AXI.HAS_PROT {1} \
  CONFIG.S02_AXI.HAS_QOS {0} \
  CONFIG.S02_AXI.HAS_REGION {0} \
  CONFIG.S02_AXI.HAS_RRESP {1} \
  CONFIG.S02_AXI.HAS_WSTRB {1} \
  CONFIG.S02_AXI.ID_WIDTH {0} \
  CONFIG.S02_AXI.INSERT_VIP {0} \
  CONFIG.S02_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S02_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_READ_THREADS {1} \
  CONFIG.S02_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S02_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S02_AXI.PHASE {0.000} \
  CONFIG.S02_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S02_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S02_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.RUSER_WIDTH {0} \
  CONFIG.S02_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S02_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S02_AXI.WIZ_NUM_REG {4} \
  CONFIG.S02_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S02_AXI.WUSER_WIDTH {0} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_BUSIF {S02_AXI} \
  CONFIG.S02_AXI_CLK.ASSOCIATED_RESET {s02_axi_aresetn} \
  CONFIG.S02_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S02_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S02_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S02_AXI_CLK.PHASE {0.000} \
  CONFIG.S02_AXI_RST.INSERT_VIP {0} \
  CONFIG.S02_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips frodoBD_mult_add_sa_plus_e_m_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jan  2 18:04:03 2020
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'frodoBD_mult_add_sa_plus_e_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of frodoBD_mult_add_sa_plus_e_ip_0_0 (xilinx.com:user:mult_add_sa_plus_e_ip:1.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  1 19:58:02 2020
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'frodoBD_mult_add_sa_plus_e_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of frodoBD_mult_add_sa_plus_e_ip_0_0 (xilinx.com:user:mult_add_sa_plus_e_ip:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  1 19:09:08 2020
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'frodoBD_mult_add_sa_plus_e_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of frodoBD_mult_add_sa_plus_e_ip_0_0 (xilinx.com:user:mult_add_sa_plus_e_ip:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  1 18:34:11 2020
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'frodoBD_mult_add_sa_plus_e_ip_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of frodoBD_mult_add_sa_plus_e_ip_0_0 (xilinx.com:user:mult_add_sa_plus_e_ip:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'frodoBD_mult_add_sa_plus_e_ip_0_0'. These changes may impact your design.


-Upgraded port 's00_axi_rdata' width 32 differs from original width 16

-Upgraded port 's00_axi_wdata' width 32 differs from original width 16

-Upgraded port 's00_axi_wstrb' width 4 differs from original width 2


3. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration. Attempting partial upgrade to set as many user parameters as possible. Please check the parameters whose values were not applied.

Unable to set the value '16' on parameter 'C S00 AXI DATA WIDTH' due to the following failure - 
Value '16' is out of the range for parameter 'C S00 AXI DATA WIDTH(C_S00_AXI_DATA_WIDTH)' for BD Cell 'frodoBD_mult_add_sa_plus_e_ip_0_0' . Valid values are - 32, 64, 128, 256
. Restoring to an old valid value of '32'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:mult_add_sa_plus_e_ip:1.0 -user_name frodoBD_mult_add_sa_plus_e_ip_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {14} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {16} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {frodoBD_mult_add_sa_plus_e_ip_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {14} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {frodoBD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {16} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.000} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {frodoBD_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.000} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips frodoBD_mult_add_sa_plus_e_ip_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  1 18:25:01 2020
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'frodoBD_mult_add_sa_plus_e_ip_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of frodoBD_mult_add_sa_plus_e_ip_0_0 (xilinx.com:user:mult_add_sa_plus_e_ip:1.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'frodoBD_mult_add_sa_plus_e_ip_0_0'. These changes may impact your design.


-Upgraded port 's00_axi_araddr' width 14 differs from original width 4

-Upgraded port 's00_axi_awaddr' width 14 differs from original width 4

-Upgraded port 's00_axi_rdata' width 16 differs from original width 32

-Upgraded port 's00_axi_wdata' width 16 differs from original width 32

-Upgraded port 's00_axi_wstrb' width 2 differs from original width 4

-Upgrade has added port 'done'

-Upgrade has added port 'start'


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXI_DATA_WIDTH' from '16' to '32' has been ignored for IP 'frodoBD_mult_add_sa_plus_e_ip_0_0'

An attempt to modify the value of disabled parameter 'C_S00_AXI_ADDR_WIDTH' from '14' to '4' has been ignored for IP 'frodoBD_mult_add_sa_plus_e_ip_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:mult_add_sa_plus_e_ip:1.0 -user_name frodoBD_mult_add_sa_plus_e_ip_0_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {frodoBD_mult_add_sa_plus_e_ip_0_0} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.INSERT_VIP {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.000} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_BUSIF {S00_AXI} \
  CONFIG.S00_AXI_CLK.ASSOCIATED_RESET {s00_axi_aresetn} \
  CONFIG.S00_AXI_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXI_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXI_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXI_CLK.PHASE {0.000} \
  CONFIG.S00_AXI_RST.INSERT_VIP {0} \
  CONFIG.S00_AXI_RST.POLARITY {ACTIVE_LOW} " [get_ips frodoBD_mult_add_sa_plus_e_ip_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 29 17:55:49 2019
| Host         : Vinicius-PC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z010clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'frodoBD_keccak_f1600_mm_ip_0_0'

1. Summary
----------

SUCCESS in the upgrade of frodoBD_keccak_f1600_mm_ip_0_0 (xilinx.com:user:keccak_f1600_mm_ip:1.0) from (Rev. 5) to (Rev. 6)

