============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 01 2025  05:44:24 pm
  Module:                 lock
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (1648 ps) Late External Delay Assertion at pin ready
          Group: CLK
     Startpoint: (F) x
          Clock: (R) CLK
       Endpoint: (R) ready
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
       Path Adjust:+   -1300                  
     Required Time:=    6600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-    2952                  
             Slack:=    1648                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O               
  input_delay              2000            lock_sdc.sdc_line_13 
  output_delay             2000            lock_sdc.sdc_line_18 

#------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                       (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  x              -       -      F     (arrival)      5   36.4     0     0    2000    (-,-) 
  g355/ZN        -       I->ZN  R     inv0d0         3   20.9  1367   635    2635    (-,-) 
  g351__7482/ZN  -       A1->ZN F     nd02d1         3   21.9   569   381    3016    (-,-) 
  g345__6783/ZN  -       A3->ZN R     nr03d1         1    6.7   624   434    3450    (-,-) 
  g2/Z           -       A->Z   R     aor31d1        1   14.3   248   231    3681    (-,-) 
  drc_bufs/Z     -       I->Z   R     bufbdk         1 5003.1  2104  1251    4932    (-,-) 
  ready          -       -      R     (port)         -      -     -    20    4952    (-,-) 
#------------------------------------------------------------------------------------------



Path 2: MET (1758 ps) Late External Delay Assertion at pin error
          Group: CLK
     Startpoint: (F) x
          Clock: (R) CLK
       Endpoint: (R) error
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
       Path Adjust:+   -1300                  
     Required Time:=    6600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-    2842                  
             Slack:=    1758                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O               
  input_delay              2000            lock_sdc.sdc_line_13 
  output_delay             2000            lock_sdc.sdc_line_20 

#------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                       (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  x              -       -      F     (arrival)      5   36.4     0     0    2000    (-,-) 
  g355/ZN        -       I->ZN  R     inv0d0         3   20.9  1367   635    2635    (-,-) 
  g351__7482/ZN  -       A1->ZN F     nd02d1         3   21.9   569   381    3016    (-,-) 
  g342__5122/ZN  -       A2->ZN R     nr02d1         1    7.4   336   262    3278    (-,-) 
  g374/Z         -       B->Z   R     aor311d1       1   14.3   332   272    3550    (-,-) 
  drc_bufs362/Z  -       I->Z   R     bufbdk         1 5003.1  2106  1272    4822    (-,-) 
  error          -       -      R     (port)         -      -     -    20    4842    (-,-) 
#------------------------------------------------------------------------------------------



Path 3: MET (3567 ps) Late External Delay Assertion at pin unlock
          Group: CLK
     Startpoint: (R) state_reg[1]/CP
          Clock: (R) CLK
       Endpoint: (R) unlock
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
       Path Adjust:+   -1500                  
     Required Time:=    6400                  
      Launch Clock:-       0                  
         Data Path:-    2833                  
             Slack:=    3567                  

Exceptions/Constraints:
  path_adjust             -1500            PA_C2O               
  output_delay             2000            lock_sdc.sdc_line_19 

#------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                       (fF)   (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  state_reg[1]/CP -       -     R     (arrival)      3      -     0     0       0    (-,-) 
  state_reg[1]/Q  -       CP->Q R     dfcrb1         6   49.2   813   930     930    (-,-) 
  g346__1881/Z    -       A2->Z R     an03d0         1   14.3   608   544    1474    (-,-) 
  drc_bufs365/Z   -       I->Z  R     bufbdk         1 5003.1  2107  1339    2813    (-,-) 
  unlock          -       -     R     (port)         -      -     -    20    2833    (-,-) 
#------------------------------------------------------------------------------------------



Path 4: MET (4716 ps) Setup Check with Pin state_reg[2]/CP->D
          Group: CLK
     Startpoint: (F) x
          Clock: (R) CLK
       Endpoint: (R) state_reg[2]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     268                  
       Uncertainty:-     100                  
       Path Adjust:+   -1500                  
     Required Time:=    8132                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-    1416                  
             Slack:=    4716                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C               
  input_delay             2000            lock_sdc.sdc_line_13 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  x              -       -      F     (arrival)      5 36.4     0     0    2000    (-,-) 
  g355/ZN        -       I->ZN  R     inv0d0         3 20.9  1367   635    2635    (-,-) 
  g351__7482/ZN  -       A1->ZN F     nd02d1         3 21.9   569   381    3016    (-,-) 
  g338__6260/ZN  -       B1->ZN R     oai221d1       1  5.2   718   400    3416    (-,-) 
  state_reg[2]/D -       -      R     dfcrb1         1    -     -     0    3416    (-,-) 
#----------------------------------------------------------------------------------------



Path 5: MET (5605 ps) Setup Check with Pin state_reg[0]/CP->D
          Group: CLK
     Startpoint: (R) x
          Clock: (R) CLK
       Endpoint: (F) state_reg[0]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     254                  
       Uncertainty:-     100                  
       Path Adjust:+   -1500                  
     Required Time:=    8146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     541                  
             Slack:=    5605                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C               
  input_delay             2000            lock_sdc.sdc_line_13 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  x              -       -      R     (arrival)      5 39.4     0     0    2000    (-,-) 
  g344__2802/ZN  -       A1->ZN F     nr02d1         2 14.0   182    80    2080    (-,-) 
  g339__5526/ZN  -       A->ZN  R     aoi21d1        2 12.8   738   298    2378    (-,-) 
  g333__5107/ZN  -       A1->ZN F     nd02d1         1  5.1   244   162    2541    (-,-) 
  state_reg[0]/D -       -      F     dfcrb1         1    -     -     0    2541    (-,-) 
#----------------------------------------------------------------------------------------



Path 6: MET (5605 ps) Setup Check with Pin state_reg[1]/CP->D
          Group: CLK
     Startpoint: (R) x
          Clock: (R) CLK
       Endpoint: (F) state_reg[1]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     254                  
       Uncertainty:-     100                  
       Path Adjust:+   -1500                  
     Required Time:=    8146                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     541                  
             Slack:=    5605                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C               
  input_delay             2000            lock_sdc.sdc_line_13 

#----------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  x              -       -      R     (arrival)      5 39.4     0     0    2000    (-,-) 
  g344__2802/ZN  -       A1->ZN F     nr02d1         2 14.0   182    80    2080    (-,-) 
  g339__5526/ZN  -       A->ZN  R     aoi21d1        2 12.8   738   298    2378    (-,-) 
  g335__2398/ZN  -       A1->ZN F     nd02d1         1  5.1   244   162    2541    (-,-) 
  state_reg[1]/D -       -      F     dfcrb1         1    -     -     0    2541    (-,-) 
#----------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

