CK_7XX	,	V_23
cpu_is_omap16xx	,	F_13
clk_register	,	F_18
"api_ck"	,	L_3
DPLL_CTL	,	V_32
omap_writel	,	F_5
omap1_clk_functions	,	V_14
clk_preinit	,	F_11
ARM_SYSST	,	V_31
u32	,	T_2
reg	,	V_10
CK_310	,	V_24
pr_notice	,	F_2
"System frequencies not set, using default. Check your config.\n"	,	L_8
info	,	V_8
ARRAY_SIZE	,	F_10
SDW_MCLK_INV_BIT	,	V_37
crystal_type	,	V_9
clk	,	V_18
omap1_select_table_rate	,	F_29
"%ld.%01ld/%ld.%01ld/%ld.%01ld MHz\n"	,	L_2
system_clock_type	,	V_30
clk_enable	,	F_27
cpu	,	V_25
OMAP7XX_PCC_UPLD_CTRL	,	V_35
virtual_ck_mpu	,	V_46
OMAP_TAG_CLOCK	,	V_29
ck_dpll1	,	V_3
omap_get_config	,	F_20
omap_writew	,	F_7
CK_1710	,	V_20
CK_1510	,	V_22
clk_init	,	F_9
cpu_is_omap310	,	F_16
"ck_dpll1"	,	L_4
ARM_IDLECT1	,	V_40
ARM_IDLECT2	,	V_41
armper_ck	,	V_42
pr_err	,	F_30
loops_per_jiffy	,	V_48
ck_ref	,	V_1
pll_ctl_val	,	V_34
ck_dpll1_p	,	V_27
arm_gpio_ck	,	V_45
machine_is_omap_fsample	,	F_24
cpu_mask	,	V_19
ULPD_CLOCK_CTRL	,	V_36
clkdev_add	,	F_17
OMAP1_DPLL1_SANE_VALUE	,	V_47
omap1_show_rates	,	F_1
omap1_clk_late_init	,	F_28
SOFT_REQ_REG2	,	V_13
CONFIG_DEBUG_LL	,	F_4
ck_ref_p	,	V_28
"Clocks: ARM_SYSST: 0x%04x DPLL_CTL: 0x%04x ARM_CKCTL: "	,	L_6
ARM_RSTCT2	,	V_39
ARM_RSTCT1	,	V_38
CK_16XX	,	V_21
omap_clks	,	V_16
arm_ck	,	V_4
rate	,	V_2
omap1_clk_init	,	F_3
omap_sram_reprogram_clock	,	F_31
cpufreq_scale	,	F_32
omap_clock_config	,	V_7
cpu_is_omap15xx	,	F_8
clk_get	,	F_19
cpu_is_omap7xx	,	F_15
MOD_CONF_CTRL_0	,	V_11
ARM_CKCTL	,	V_33
cpu_is_omap1710	,	F_12
machine_is_omap_perseus2	,	F_23
machine_is_ams_delta	,	F_25
c	,	V_6
armtim_ck	,	V_44
pr_info	,	F_21
arm_idlect1_mask	,	V_15
"0x%04x\n"	,	L_7
"ck_ref"	,	L_5
omap_clk	,	V_5
omap_readw	,	F_6
propagate_rate	,	F_22
__init	,	T_1
SOFT_REQ_REG	,	V_12
armxor_ck	,	V_43
cpu_is_omap1510	,	F_14
api_ck_p	,	V_26
"Clocking rate (xtal/DPLL1/MPU): "	,	L_1
omap_readl	,	F_26
lk	,	V_17
