\subsection{diq2\+\_\+samples Entity Reference}
\label{classdiq2__samples}\index{diq2\+\_\+samples@{diq2\+\_\+samples}}


Inheritance diagram for diq2\+\_\+samples\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{dc/dd5/classdiq2__samples__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for diq2\+\_\+samples\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{da/d88/classdiq2__samples__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf dev\+\_\+family} {\bfseries {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }}}
\item 
{\bf diq\+\_\+width} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\item 
{\bf ch\+\_\+num} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }}}
\item 
{\bf fifo\+\_\+wrsize} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk\+\_\+iopll}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk\+\_\+iodirect}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rxiq}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rxiqsel}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf drct\+\_\+clk\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf data\+\_\+src}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fr\+\_\+start}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf ch\+\_\+num}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+full}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wrusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf fifo\+\_\+wrsize}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 15} of file {\bf diq2\+\_\+samples.\+vhd}.



\subsubsection{Member Data Documentation}
\index{diq2\+\_\+samples@{diq2\+\_\+samples}!ch\+\_\+en@{ch\+\_\+en}}
\index{ch\+\_\+en@{ch\+\_\+en}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf ch\+\_\+num}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_ac6f35edba31976028a83a821781fcf1a}


Definition at line {\bf 36} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!ch\+\_\+num@{ch\+\_\+num}}
\index{ch\+\_\+num@{ch\+\_\+num}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{ch\+\_\+num}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+num} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classdiq2__samples_a56fecce078eed41e08a459e80314b761}


Definition at line {\bf 18} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!clk@{clk}}
\index{clk@{clk}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 25} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!clk\+\_\+iodirect@{clk\+\_\+iodirect}}
\index{clk\+\_\+iodirect@{clk\+\_\+iodirect}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{clk\+\_\+iodirect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+iodirect} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_a6b08d262ee0d5f41c1da1c75345c9eda}


Definition at line {\bf 24} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!clk\+\_\+iopll@{clk\+\_\+iopll}}
\index{clk\+\_\+iopll@{clk\+\_\+iopll}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{clk\+\_\+iopll}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+iopll} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_acee5ec4ffa4474a43839d26dda7fd987}


Definition at line {\bf 23} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!data\+\_\+src@{data\+\_\+src}}
\index{data\+\_\+src@{data\+\_\+src}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{data\+\_\+src}]{\setlength{\rightskip}{0pt plus 5cm}{\bf data\+\_\+src} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_a38f58ae7967c4b5c8a5a4dac272b8515}


Definition at line {\bf 33} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!dev\+\_\+family@{dev\+\_\+family}}
\index{dev\+\_\+family@{dev\+\_\+family}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{dev\+\_\+family}]{\setlength{\rightskip}{0pt plus 5cm}{\bf dev\+\_\+family} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{string}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} Cyclone I\+V E \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classdiq2__samples_a1314572919959082d23e5f98e64a0ce2}


Definition at line {\bf 16} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!diq@{diq}}
\index{diq@{diq}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{diq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_a9909870cc2f7051aef3c45a179d376ed}


Definition at line {\bf 40} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!diq\+\_\+width@{diq\+\_\+width}}
\index{diq\+\_\+width@{diq\+\_\+width}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{diq\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq\+\_\+width} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classdiq2__samples_a72012255b2336a3619392835aa664f99}


Definition at line {\bf 17} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!drct\+\_\+clk\+\_\+en@{drct\+\_\+clk\+\_\+en}}
\index{drct\+\_\+clk\+\_\+en@{drct\+\_\+clk\+\_\+en}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{drct\+\_\+clk\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf drct\+\_\+clk\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_a3937d7a368bafd161602e43be8f502dd}


Definition at line {\bf 32} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!en@{en}}
\index{en@{en}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_adcf9c6f5161d039addbda5819bee64a3}


Definition at line {\bf 27} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!fifo\+\_\+full@{fifo\+\_\+full}}
\index{fifo\+\_\+full@{fifo\+\_\+full}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{fifo\+\_\+full}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+full} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_a9de7f2f86e78984adea5433ebf8d4fd4}


Definition at line {\bf 37} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!fifo\+\_\+wr@{fifo\+\_\+wr}}
\index{fifo\+\_\+wr@{fifo\+\_\+wr}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{fifo\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_abad7153eeefd341545091d5d2b698cf5}


Definition at line {\bf 44} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!fifo\+\_\+wrsize@{fifo\+\_\+wrsize}}
\index{fifo\+\_\+wrsize@{fifo\+\_\+wrsize}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{fifo\+\_\+wrsize}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wrsize} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{12} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classdiq2__samples_ab043e0c8fababdd22467fb14a4830355}


Definition at line {\bf 20} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!fifo\+\_\+wrusedw@{fifo\+\_\+wrusedw}}
\index{fifo\+\_\+wrusedw@{fifo\+\_\+wrusedw}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{fifo\+\_\+wrusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wrusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf fifo\+\_\+wrsize}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_a6b1729ddb7784f308807e8d95b7cf812}


Definition at line {\bf 38} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!fr\+\_\+start@{fr\+\_\+start}}
\index{fr\+\_\+start@{fr\+\_\+start}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{fr\+\_\+start}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fr\+\_\+start} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_a2e71bd12426c63495ee40ba7316f5c24}


Definition at line {\bf 34} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!ieee@{ieee}}
\index{ieee@{ieee}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classdiq2__samples_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 35} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classdiq2__samples_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 26} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!rxiq@{rxiq}}
\index{rxiq@{rxiq}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{rxiq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rxiq} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf diq\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_ac648708437dafac19c0215e8fd74833a}


Definition at line {\bf 29} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!rxiqsel@{rxiqsel}}
\index{rxiqsel@{rxiqsel}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{rxiqsel}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rxiqsel} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classdiq2__samples_a5f8c9b4907f6c220852b7ecbeba0f725}


Definition at line {\bf 30} of file {\bf diq2\+\_\+samples.\+vhd}.

\index{diq2\+\_\+samples@{diq2\+\_\+samples}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!diq2\+\_\+samples@{diq2\+\_\+samples}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classdiq2__samples_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf diq2\+\_\+samples.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+packets/{\bf diq2\+\_\+samples.\+vhd}\end{DoxyCompactItemize}
