<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_B_bf1d5a78_A1</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_B_bf1d5a78_A1'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_B_bf1d5a78_A1')">rsnoc_z_H_R_U_P_B_bf1d5a78_A1</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.36</td>
<td class="s8 cl rt"><a href="mod1152.html#Line" > 85.71</a></td>
<td class="s5 cl rt"><a href="mod1152.html#Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1152.html#Toggle" > 26.32</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1152.html#Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1152.html#inst_tag_357067"  onclick="showContent('inst_tag_357067')">config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific.Bp</a></td>
<td class="s5 cl rt"> 58.36</td>
<td class="s8 cl rt"><a href="mod1152.html#inst_tag_357067_Line" > 85.71</a></td>
<td class="s5 cl rt"><a href="mod1152.html#inst_tag_357067_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1152.html#inst_tag_357067_Toggle" > 26.32</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1152.html#inst_tag_357067_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1152.html#inst_tag_357068"  onclick="showContent('inst_tag_357068')">config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific.Bp</a></td>
<td class="s5 cl rt"> 58.36</td>
<td class="s8 cl rt"><a href="mod1152.html#inst_tag_357068_Line" > 85.71</a></td>
<td class="s5 cl rt"><a href="mod1152.html#inst_tag_357068_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1152.html#inst_tag_357068_Toggle" > 26.32</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1152.html#inst_tag_357068_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_357067'>
<hr>
<a name="inst_tag_357067"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_357067" >config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.36</td>
<td class="s8 cl rt"><a href="mod1152.html#inst_tag_357067_Line" > 85.71</a></td>
<td class="s5 cl rt"><a href="mod1152.html#inst_tag_357067_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1152.html#inst_tag_357067_Toggle" > 26.32</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1152.html#inst_tag_357067_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.36</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.32</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.98</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 43.75</td>
<td class="s0 cl rt">  0.39</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.78</td>
<td class="wht cl rt"></td>
<td><a href="mod719.html#inst_tag_220647" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_357068'>
<hr>
<a name="inst_tag_357068"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_357068" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific.Bp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.36</td>
<td class="s8 cl rt"><a href="mod1152.html#inst_tag_357068_Line" > 85.71</a></td>
<td class="s5 cl rt"><a href="mod1152.html#inst_tag_357068_Cond" > 50.00</a></td>
<td class="s2 cl rt"><a href="mod1152.html#inst_tag_357068_Toggle" > 26.32</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1152.html#inst_tag_357068_Branch" > 71.43</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.36</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.32</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.98</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 43.75</td>
<td class="s0 cl rt">  0.39</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.78</td>
<td class="wht cl rt"></td>
<td><a href="mod719.html#inst_tag_220648" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_B_bf1d5a78_A1'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1152.html" >rsnoc_z_H_R_U_P_B_bf1d5a78_A1</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>41359</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>41374</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
41358                   			Lock &lt;= #1.0 ( 1'b0 );
41359      1/1          		else if ( Tx_Vld &amp; Tx_Head )
41360      1/1          			Lock &lt;= #1.0 ( LockSel );
41361      1/1          	assign Sys_Pwr_Idle =
41362                   		PwrPipe_0_Idle
41363                   		&amp;
41364                   		PwrPipe_1_Idle
41365                   		&amp;
41366                   		PwrPipe_2_Idle
41367      1/1          		&amp;
41368      1/1          		PwrPipe_3_Idle
41369      1/1          		&amp;
41370      <font color = "red">0/1     ==>  		PwrPipe_4_Idle</font>
                        MISSING_ELSE
41371                   		&amp;
41372                   		PwrPipe_5_Idle
41373                   		&amp;
41374      <font color = "grey">unreachable  </font>		PwrPipe_6_Idle
41375      <font color = "grey">unreachable  </font>		&amp;
41376      <font color = "grey">unreachable  </font>		PwrPipe_7_Idle
41377      <font color = "grey">unreachable  </font>		&amp;	PwrPipe_8_Idle;
                   <font color = "red">==>  MISSING_ELSE</font>
41378      <font color = "grey">unreachable  </font>	assign Sys_Pwr_WakeUp =
41379      <font color = "grey">unreachable  </font>		PwrPipe_0_WakeUp
41380      <font color = "grey">unreachable  </font>		|
41381                   		PwrPipe_1_WakeUp
                   <font color = "red">==>  MISSING_ELSE</font>
41382                   		|
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1152.html" >rsnoc_z_H_R_U_P_B_bf1d5a78_A1</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41364
 EXPRESSION (Full ? Reg_Err : Rx_Err)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1152.html" >rsnoc_z_H_R_U_P_B_bf1d5a78_A1</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">10</td>
<td class="rt">26.32 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1152.html" >rsnoc_z_H_R_U_P_B_bf1d5a78_A1</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41364</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">41359</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41364      		PwrPipe_1_Idle
           		              
41365      		&
           		 
41366      		PwrPipe_2_Idle
           		              
41367      		&
           		 
41368      		PwrPipe_3_Idle
           		              
41369      		&
           		 
41370      		PwrPipe_4_Idle
           		              
41371      		&
           		 
41372      		PwrPipe_5_Idle
           		              
41373      		&
           		 
41374      		PwrPipe_6_Idle
           		              
41375      		&
           		 
41376      		PwrPipe_7_Idle
           		              
41377      		&	PwrPipe_8_Idle;
           		 	               
41378      	assign Sys_Pwr_WakeUp =
           	                       
41379      		PwrPipe_0_WakeUp
           		                
41380      		|
           		 
41381      		PwrPipe_1_WakeUp
           		                
41382      		|
           		 
41383      		PwrPipe_2_WakeUp
           		                
41384      		|
           		 
41385      		PwrPipe_3_WakeUp
           		                
41386      		|
           		 
41387      		PwrPipe_4_WakeUp
           		                
41388      		|
           		 
41389      		PwrPipe_5_WakeUp
           		                
41390      		|
           		 
41391      		PwrPipe_6_WakeUp
           		                
41392      		|
           		 
41393      		PwrPipe_7_WakeUp
           		                
41394      		|	PwrPipe_8_WakeUp;
           		 	                 
41395      	assign Tx_Data =
           	                
41396      				{ 108 { Sel [0] }  } & Int_0_Data
           				                                 
41397      		|		{ 108 { Sel [1] }  } & Int_1_Data
           		 		                                 
41398      		|		{ 108 { Sel [2] }  } & Int_2_Data
           		 		                                 
41399      		|		{ 108 { Sel [3] }  } & Int_3_Data
           		 		                                 
41400      		|		{ 108 { Sel [4] }  } & Int_4_Data
           		 		                                 
41401      		|		{ 108 { Sel [5] }  } & Int_5_Data
           		 		                                 
41402      		|		{ 108 { Sel [6] }  } & Int_6_Data
           		 		                                 
41403      		|		{ 108 { Sel [7] }  } & Int_7_Data
           		 		                                 
41404      		|		{ 108 { Sel [8] }  } & Int_8_Data;
           		 		                                  
41405      endmodule
                    
41406      
           
41407      `timescale 1ps/1ps
                             
41408      module rsnoc_z_H_R_T_M_U_U_1302a983 (
                                                
41409      	Rx_0_Data
           	         
41410      ,	Rx_0_Head
            	         
41411      ,	Rx_0_Rdy
            	        
41412      ,	Rx_0_Tail
            	         
41413      ,	Rx_0_Vld
            	        
41414      ,	Rx_1_Data
            	         
41415      ,	Rx_1_Head
            	         
41416      ,	Rx_1_Rdy
            	        
41417      ,	Rx_1_Tail
            	         
41418      ,	Rx_1_Vld
            	        
41419      ,	Rx_2_Data
            	         
41420      ,	Rx_2_Head
            	         
41421      ,	Rx_2_Rdy
            	        
41422      ,	Rx_2_Tail
            	         
41423      ,	Rx_2_Vld
            	        
41424      ,	Rx_3_Data
            	         
41425      ,	Rx_3_Head
            	         
41426      ,	Rx_3_Rdy
            	        
41427      ,	Rx_3_Tail
            	         
41428      ,	Rx_3_Vld
            	        
41429      ,	Rx_4_Data
            	         
41430      ,	Rx_4_Head
            	         
41431      ,	Rx_4_Rdy
            	        
41432      ,	Rx_4_Tail
            	         
41433      ,	Rx_4_Vld
            	        
41434      ,	Rx_5_Data
            	         
41435      ,	Rx_5_Head
            	         
41436      ,	Rx_5_Rdy
            	        
41437      ,	Rx_5_Tail
            	         
41438      ,	Rx_5_Vld
            	        
41439      ,	Rx_6_Data
            	         
41440      ,	Rx_6_Head
            	         
41441      ,	Rx_6_Rdy
            	        
41442      ,	Rx_6_Tail
            	         
41443      ,	Rx_6_Vld
            	        
41444      ,	Rx_7_Data
            	         
41445      ,	Rx_7_Head
            	         
41446      ,	Rx_7_Rdy
            	        
41447      ,	Rx_7_Tail
            	         
41448      ,	Rx_7_Vld
            	        
41449      ,	Rx_8_Data
            	         
41450      ,	Rx_8_Head
            	         
41451      ,	Rx_8_Rdy
            	        
41452      ,	Rx_8_Tail
            	         
41453      ,	Rx_8_Vld
            	        
41454      ,	Sys_Clk
            	       
41455      ,	Sys_Clk_ClkS
            	            
41456      ,	Sys_Clk_En
            	          
41457      ,	Sys_Clk_EnS
            	           
41458      ,	Sys_Clk_RetRstN
            	               
41459      ,	Sys_Clk_RstN
            	            
41460      ,	Sys_Clk_Tm
            	          
41461      ,	Sys_Pwr_Idle
            	            
41462      ,	Sys_Pwr_WakeUp
            	              
41463      ,	Tx_Data
            	       
41464      ,	Tx_Head
            	       
41465      ,	Tx_Rdy
            	      
41466      ,	Tx_Tail
            	       
41467      ,	Tx_Vld
            	      
41468      ,	WakeUp_Rx_0
            	           
41469      ,	WakeUp_Rx_1
            	           
41470      ,	WakeUp_Rx_2
            	           
41471      ,	WakeUp_Rx_3
            	           
41472      ,	WakeUp_Rx_4
            	           
41473      ,	WakeUp_Rx_5
            	           
41474      ,	WakeUp_Rx_6
            	           
41475      ,	WakeUp_Rx_7
            	           
41476      ,	WakeUp_Rx_8
            	           
41477      );
             
41478      	input  [107:0] Rx_0_Data       ;
           	                                
41479      	input          Rx_0_Head       ;
           	                                
41480      	output         Rx_0_Rdy        ;
           	                                
41481      	input          Rx_0_Tail       ;
           	                                
41482      	input          Rx_0_Vld        ;
           	                                
41483      	input  [107:0] Rx_1_Data       ;
           	                                
41484      	input          Rx_1_Head       ;
           	                                
41485      	output         Rx_1_Rdy        ;
           	                                
41486      	input          Rx_1_Tail       ;
           	                                
41487      	input          Rx_1_Vld        ;
           	                                
41488      	input  [107:0] Rx_2_Data       ;
           	                                
41489      	input          Rx_2_Head       ;
           	                                
41490      	output         Rx_2_Rdy        ;
           	                                
41491      	input          Rx_2_Tail       ;
           	                                
41492      	input          Rx_2_Vld        ;
           	                                
41493      	input  [107:0] Rx_3_Data       ;
           	                                
41494      	input          Rx_3_Head       ;
           	                                
41495      	output         Rx_3_Rdy        ;
           	                                
41496      	input          Rx_3_Tail       ;
           	                                
41497      	input          Rx_3_Vld        ;
           	                                
41498      	input  [107:0] Rx_4_Data       ;
           	                                
41499      	input          Rx_4_Head       ;
           	                                
41500      	output         Rx_4_Rdy        ;
           	                                
41501      	input          Rx_4_Tail       ;
           	                                
41502      	input          Rx_4_Vld        ;
           	                                
41503      	input  [107:0] Rx_5_Data       ;
           	                                
41504      	input          Rx_5_Head       ;
           	                                
41505      	output         Rx_5_Rdy        ;
           	                                
41506      	input          Rx_5_Tail       ;
           	                                
41507      	input          Rx_5_Vld        ;
           	                                
41508      	input  [107:0] Rx_6_Data       ;
           	                                
41509      	input          Rx_6_Head       ;
           	                                
41510      	output         Rx_6_Rdy        ;
           	                                
41511      	input          Rx_6_Tail       ;
           	                                
41512      	input          Rx_6_Vld        ;
           	                                
41513      	input  [107:0] Rx_7_Data       ;
           	                                
41514      	input          Rx_7_Head       ;
           	                                
41515      	output         Rx_7_Rdy        ;
           	                                
41516      	input          Rx_7_Tail       ;
           	                                
41517      	input          Rx_7_Vld        ;
           	                                
41518      	input  [107:0] Rx_8_Data       ;
           	                                
41519      	input          Rx_8_Head       ;
           	                                
41520      	output         Rx_8_Rdy        ;
           	                                
41521      	input          Rx_8_Tail       ;
           	                                
41522      	input          Rx_8_Vld        ;
           	                                
41523      	input          Sys_Clk         ;
           	                                
41524      	input          Sys_Clk_ClkS    ;
           	                                
41525      	input          Sys_Clk_En      ;
           	                                
41526      	input          Sys_Clk_EnS     ;
           	                                
41527      	input          Sys_Clk_RetRstN ;
           	                                
41528      	input          Sys_Clk_RstN    ;
           	                                
41529      	input          Sys_Clk_Tm      ;
           	                                
41530      	output         Sys_Pwr_Idle    ;
           	                                
41531      	output         Sys_Pwr_WakeUp  ;
           	                                
41532      	output [107:0] Tx_Data         ;
           	                                
41533      	output         Tx_Head         ;
           	                                
41534      	input          Tx_Rdy          ;
           	                                
41535      	output         Tx_Tail         ;
           	                                
41536      	output         Tx_Vld          ;
           	                                
41537      	output         WakeUp_Rx_0     ;
           	                                
41538      	output         WakeUp_Rx_1     ;
           	                                
41539      	output         WakeUp_Rx_2     ;
           	                                
41540      	output         WakeUp_Rx_3     ;
           	                                
41541      	output         WakeUp_Rx_4     ;
           	                                
41542      	output         WakeUp_Rx_5     ;
           	                                
41543      	output         WakeUp_Rx_6     ;
           	                                
41544      	output         WakeUp_Rx_7     ;
           	                                
41545      	output         WakeUp_Rx_8     ;
           	                                
41546      	wire         CrtPwr_Idle   ;
           	                            
41547      	wire         CrtPwr_WakeUp ;
           	                            
41548      	wire [8:0]   Gnt           ;
           	                            
41549      	wire         LocPwr_WakeUp ;
           	                            
41550      	wire         MuxPwr_Idle   ;
           	                            
41551      	wire         MuxPwr_WakeUp ;
           	                            
41552      	wire         Rdy           ;
           	                            
41553      	wire [8:0]   Req           ;
           	                            
41554      	wire [8:0]   Req1          ;
           	                            
41555      	wire [8:0]   ReqArbIn      ;
           	                            
41556      	wire [107:0] Rx1_0_Data    ;
           	                            
41557      	wire         Rx1_0_Head    ;
           	                            
41558      	wire         Rx1_0_Rdy     ;
           	                            
41559      	wire         Rx1_0_Tail    ;
           	                            
41560      	wire         Rx1_0_Vld     ;
           	                            
41561      	wire [107:0] Rx1_1_Data    ;
           	                            
41562      	wire         Rx1_1_Head    ;
           	                            
41563      	wire         Rx1_1_Rdy     ;
           	                            
41564      	wire         Rx1_1_Tail    ;
           	                            
41565      	wire         Rx1_1_Vld     ;
           	                            
41566      	wire [107:0] Rx1_2_Data    ;
           	                            
41567      	wire         Rx1_2_Head    ;
           	                            
41568      	wire         Rx1_2_Rdy     ;
           	                            
41569      	wire         Rx1_2_Tail    ;
           	                            
41570      	wire         Rx1_2_Vld     ;
           	                            
41571      	wire [107:0] Rx1_3_Data    ;
           	                            
41572      	wire         Rx1_3_Head    ;
           	                            
41573      	wire         Rx1_3_Rdy     ;
           	                            
41574      	wire         Rx1_3_Tail    ;
           	                            
41575      	wire         Rx1_3_Vld     ;
           	                            
41576      	wire [107:0] Rx1_4_Data    ;
           	                            
41577      	wire         Rx1_4_Head    ;
           	                            
41578      	wire         Rx1_4_Rdy     ;
           	                            
41579      	wire         Rx1_4_Tail    ;
           	                            
41580      	wire         Rx1_4_Vld     ;
           	                            
41581      	wire [107:0] Rx1_5_Data    ;
           	                            
41582      	wire         Rx1_5_Head    ;
           	                            
41583      	wire         Rx1_5_Rdy     ;
           	                            
41584      	wire         Rx1_5_Tail    ;
           	                            
41585      	wire         Rx1_5_Vld     ;
           	                            
41586      	wire [107:0] Rx1_6_Data    ;
           	                            
41587      	wire         Rx1_6_Head    ;
           	                            
41588      	wire         Rx1_6_Rdy     ;
           	                            
41589      	wire         Rx1_6_Tail    ;
           	                            
41590      	wire         Rx1_6_Vld     ;
           	                            
41591      	wire [107:0] Rx1_7_Data    ;
           	                            
41592      	wire         Rx1_7_Head    ;
           	                            
41593      	wire         Rx1_7_Rdy     ;
           	                            
41594      	wire         Rx1_7_Tail    ;
           	                            
41595      	wire         Rx1_7_Vld     ;
           	                            
41596      	wire [107:0] Rx1_8_Data    ;
           	                            
41597      	wire         Rx1_8_Head    ;
           	                            
41598      	wire         Rx1_8_Rdy     ;
           	                            
41599      	wire         Rx1_8_Tail    ;
           	                            
41600      	wire         Rx1_8_Vld     ;
           	                            
41601      	wire [8:0]   RxLock        ;
           	                            
41602      	wire         SelPwr_Idle   ;
           	                            
41603      	wire         SelPwr_WakeUp ;
           	                            
41604      	wire [107:0] Tx1_Data      ;
           	                            
41605      	wire         Tx1_Head      ;
           	                            
41606      	wire         Tx1_Rdy       ;
           	                            
41607      	wire         Tx1_Tail      ;
           	                            
41608      	wire         Tx1_Vld       ;
           	                            
41609      	wire         Vld           ;
           	                            
41610      	rsnoc_z_H_R_U_A_Mc_R9c0 umc(
           	                            
41611      		.ReqIn( Req )
           		             
41612      	,	.ReqOut( Req1 )
           	 	               
41613      	,	.Sys_Clk( Sys_Clk )
           	 	                   
41614      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
41615      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
41616      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
41617      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
41618      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
41619      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
41620      	,	.Sys_Pwr_Idle( CrtPwr_Idle )
           	 	                            
41621      	,	.Sys_Pwr_WakeUp( CrtPwr_WakeUp )
           	 	                                
41622      	);
           	  
41623      	rsnoc_z_H_R_U_A_S_fe09775f_R9 usfe09775f(
           	                                         
41624      		.Gnt( Gnt )
           		           
41625      	,	.Rdy( Rdy )
           	 	           
41626      	,	.Req( Req1 )
           	 	            
41627      	,	.ReqArbIn( ReqArbIn )
           	 	                     
41628      	,	.Sys_Clk( Sys_Clk )
           	 	                   
41629      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
41630      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
41631      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
41632      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
41633      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
41634      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
41635      	,	.Sys_Pwr_Idle( SelPwr_Idle )
           	 	                            
41636      	,	.Sys_Pwr_WakeUp( SelPwr_WakeUp )
           	 	                                
41637      	,	.Vld( Vld )
           	 	           
41638      	);
           	  
41639      	assign Rx1_0_Data = Rx_0_Data;
           	                              
41640      	assign Rx1_0_Head = Rx_0_Head;
           	                              
41641      	assign Rx1_0_Tail = Rx_0_Tail;
           	                              
41642      	assign Rx1_0_Vld = Rx_0_Vld;
           	                            
41643      	assign Rx1_1_Data = Rx_1_Data;
           	                              
41644      	assign Rx1_1_Head = Rx_1_Head;
           	                              
41645      	assign Rx1_1_Tail = Rx_1_Tail;
           	                              
41646      	assign Rx1_1_Vld = Rx_1_Vld;
           	                            
41647      	assign Rx1_2_Data = Rx_2_Data;
           	                              
41648      	assign Rx1_2_Head = Rx_2_Head;
           	                              
41649      	assign Rx1_2_Tail = Rx_2_Tail;
           	                              
41650      	assign Rx1_2_Vld = Rx_2_Vld;
           	                            
41651      	assign Rx1_3_Data = Rx_3_Data;
           	                              
41652      	assign Rx1_3_Head = Rx_3_Head;
           	                              
41653      	assign Rx1_3_Tail = Rx_3_Tail;
           	                              
41654      	assign Rx1_3_Vld = Rx_3_Vld;
           	                            
41655      	assign Rx1_4_Data = Rx_4_Data;
           	                              
41656      	assign Rx1_4_Head = Rx_4_Head;
           	                              
41657      	assign Rx1_4_Tail = Rx_4_Tail;
           	                              
41658      	assign Rx1_4_Vld = Rx_4_Vld;
           	                            
41659      	assign Rx1_5_Data = Rx_5_Data;
           	                              
41660      	assign Rx1_5_Head = Rx_5_Head;
           	                              
41661      	assign Rx1_5_Tail = Rx_5_Tail;
           	                              
41662      	assign Rx1_5_Vld = Rx_5_Vld;
           	                            
41663      	assign Rx1_6_Data = Rx_6_Data;
           	                              
41664      	assign Rx1_6_Head = Rx_6_Head;
           	                              
41665      	assign Rx1_6_Tail = Rx_6_Tail;
           	                              
41666      	assign Rx1_6_Vld = Rx_6_Vld;
           	                            
41667      	assign Rx1_7_Data = Rx_7_Data;
           	                              
41668      	assign Rx1_7_Head = Rx_7_Head;
           	                              
41669      	assign Rx1_7_Tail = Rx_7_Tail;
           	                              
41670      	assign Rx1_7_Vld = Rx_7_Vld;
           	                            
41671      	assign Rx1_8_Data = Rx_8_Data;
           	                              
41672      	assign Rx1_8_Head = Rx_8_Head;
           	                              
41673      	assign Rx1_8_Tail = Rx_8_Tail;
           	                              
41674      	assign Rx1_8_Vld = Rx_8_Vld;
           	                            
41675      	assign RxLock =
           	               
41676      		{	Rx1_8_Head & Rx1_8_Data [107]
           		 	                             
41677      		,	Rx1_7_Head & Rx1_7_Data [107]
           		 	                             
41678      		,	Rx1_6_Head & Rx1_6_Data [107]
           		 	                             
41679      		,	Rx1_5_Head & Rx1_5_Data [107]
           		 	                             
41680      		,	Rx1_4_Head & Rx1_4_Data [107]
           		 	                             
41681      		,	Rx1_3_Head & Rx1_3_Data [107]
           		 	                             
41682      		,	Rx1_2_Head & Rx1_2_Data [107]
           		 	                             
41683      		,	Rx1_1_Head & Rx1_1_Data [107]
           		 	                             
41684      		,	Rx1_0_Head & Rx1_0_Data [107]
           		 	                             
41685      		};
           		  
41686      	assign Tx1_Rdy = Tx_Rdy;
           	                        
41687      	rsnoc_z_H_R_U_A_M_35b03f37_D108e0p0 Am(
           	                                       
41688      		.Gnt( Gnt )
           		           
41689      	,	.Rdy( Rdy )
           	 	           
41690      	,	.Req( Req )
           	 	           
41691      	,	.ReqArbIn( ReqArbIn )
           	 	                     
41692      	,	.Rx_0_Data( Rx1_0_Data )
           	 	                        
41693      	,	.Rx_0_Head( Rx1_0_Head )
           	 	                        
41694      	,	.Rx_0_Rdy( Rx1_0_Rdy )
           	 	                      
41695      	,	.Rx_0_Tail( Rx1_0_Tail )
           	 	                        
41696      	,	.Rx_0_Vld( Rx1_0_Vld )
           	 	                      
41697      	,	.Rx_1_Data( Rx1_1_Data )
           	 	                        
41698      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
41699      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
41700      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
41701      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
41702      	,	.Rx_2_Data( Rx1_2_Data )
           	 	                        
41703      	,	.Rx_2_Head( Rx1_2_Head )
           	 	                        
41704      	,	.Rx_2_Rdy( Rx1_2_Rdy )
           	 	                      
41705      	,	.Rx_2_Tail( Rx1_2_Tail )
           	 	                        
41706      	,	.Rx_2_Vld( Rx1_2_Vld )
           	 	                      
41707      	,	.Rx_3_Data( Rx1_3_Data )
           	 	                        
41708      	,	.Rx_3_Head( Rx1_3_Head )
           	 	                        
41709      	,	.Rx_3_Rdy( Rx1_3_Rdy )
           	 	                      
41710      	,	.Rx_3_Tail( Rx1_3_Tail )
           	 	                        
41711      	,	.Rx_3_Vld( Rx1_3_Vld )
           	 	                      
41712      	,	.Rx_4_Data( Rx1_4_Data )
           	 	                        
41713      	,	.Rx_4_Head( Rx1_4_Head )
           	 	                        
41714      	,	.Rx_4_Rdy( Rx1_4_Rdy )
           	 	                      
41715      	,	.Rx_4_Tail( Rx1_4_Tail )
           	 	                        
41716      	,	.Rx_4_Vld( Rx1_4_Vld )
           	 	                      
41717      	,	.Rx_5_Data( Rx1_5_Data )
           	 	                        
41718      	,	.Rx_5_Head( Rx1_5_Head )
           	 	                        
41719      	,	.Rx_5_Rdy( Rx1_5_Rdy )
           	 	                      
41720      	,	.Rx_5_Tail( Rx1_5_Tail )
           	 	                        
41721      	,	.Rx_5_Vld( Rx1_5_Vld )
           	 	                      
41722      	,	.Rx_6_Data( Rx1_6_Data )
           	 	                        
41723      	,	.Rx_6_Head( Rx1_6_Head )
           	 	                        
41724      	,	.Rx_6_Rdy( Rx1_6_Rdy )
           	 	                      
41725      	,	.Rx_6_Tail( Rx1_6_Tail )
           	 	                        
41726      	,	.Rx_6_Vld( Rx1_6_Vld )
           	 	                      
41727      	,	.Rx_7_Data( Rx1_7_Data )
           	 	                        
41728      	,	.Rx_7_Head( Rx1_7_Head )
           	 	                        
41729      	,	.Rx_7_Rdy( Rx1_7_Rdy )
           	 	                      
41730      	,	.Rx_7_Tail( Rx1_7_Tail )
           	 	                        
41731      	,	.Rx_7_Vld( Rx1_7_Vld )
           	 	                      
41732      	,	.Rx_8_Data( Rx1_8_Data )
           	 	                        
41733      	,	.Rx_8_Head( Rx1_8_Head )
           	 	                        
41734      	,	.Rx_8_Rdy( Rx1_8_Rdy )
           	 	                      
41735      	,	.Rx_8_Tail( Rx1_8_Tail )
           	 	                        
41736      	,	.Rx_8_Vld( Rx1_8_Vld )
           	 	                      
41737      	,	.RxLock( RxLock )
           	 	                 
41738      	,	.Sys_Clk( Sys_Clk )
           	 	                   
41739      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
41740      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
41741      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
41742      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
41743      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
41744      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
41745      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
41746      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
41747      	,	.Tx_Data( Tx1_Data )
           	 	                    
41748      	,	.Tx_Head( Tx1_Head )
           	 	                    
41749      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
41750      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
41751      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
41752      	,	.Vld( Vld )
           	 	           
41753      	);
           	  
41754      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
41755      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
41756      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
41757      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
41758      	assign Rx_4_Rdy = Rx1_4_Rdy;
           	                            
41759      	assign Rx_5_Rdy = Rx1_5_Rdy;
           	                            
41760      	assign Rx_6_Rdy = Rx1_6_Rdy;
           	                            
41761      	assign Rx_7_Rdy = Rx1_7_Rdy;
           	                            
41762      	assign Rx_8_Rdy = Rx1_8_Rdy;
           	                            
41763      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
41764      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld | Rx_4_Vld | Rx_5_Vld | Rx_6_Vld | Rx_7_Vld | Rx_8_Vld;
           	                                                                                                                        
41765      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
41766      	assign Tx_Data = { Tx1_Data [107:38] , Tx1_Data [37:0] };
           	                                                         
41767      	assign Tx_Head = Tx1_Head;
           	                          
41768      	assign Tx_Tail = Tx1_Tail;
           	                          
41769      	assign Tx_Vld = Tx1_Vld;
           	                        
41770      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
41771      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
41772      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
41773      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
41774      	assign WakeUp_Rx_4 = Rx_4_Vld;
           	                              
41775      	assign WakeUp_Rx_5 = Rx_5_Vld;
           	                              
41776      	assign WakeUp_Rx_6 = Rx_6_Vld;
           	                              
41777      	assign WakeUp_Rx_7 = Rx_7_Vld;
           	                              
41778      	assign WakeUp_Rx_8 = Rx_8_Vld;
           	                              
41779      endmodule
                    
41780      
           
41781      
           
41782      
           
41783      // FlexNoC version    : 4.7.0
                                        
41784      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
41785      // Exported Structure : /Specification.Architecture.Structure
                                                                        
41786      // ExportOption       : /verilog
                                           
41787      
           
41788      `timescale 1ps/1ps
                             
41789      module rsnoc_z_H_R_T_D_U_U_6212eedc (
                                                
41790      	Rx_Data
           	       
41791      ,	Rx_Head
            	       
41792      ,	Rx_Rdy
            	      
41793      ,	Rx_Tail
            	       
41794      ,	Rx_Vld
            	      
41795      ,	Sys_Clk
            	       
41796      ,	Sys_Clk_ClkS
            	            
41797      ,	Sys_Clk_En
            	          
41798      ,	Sys_Clk_EnS
            	           
41799      ,	Sys_Clk_RetRstN
            	               
41800      ,	Sys_Clk_RstN
            	            
41801      ,	Sys_Clk_Tm
            	          
41802      ,	Sys_Pwr_Idle
            	            
41803      ,	Sys_Pwr_WakeUp
            	              
41804      ,	Tx_0_Data
            	         
41805      ,	Tx_0_Head
            	         
41806      ,	Tx_0_Rdy
            	        
41807      ,	Tx_0_Tail
            	         
41808      ,	Tx_0_Vld
            	        
41809      ,	Tx_1_Data
            	         
41810      ,	Tx_1_Head
            	         
41811      ,	Tx_1_Rdy
            	        
41812      ,	Tx_1_Tail
            	         
41813      ,	Tx_1_Vld
            	        
41814      ,	Tx_2_Data
            	         
41815      ,	Tx_2_Head
            	         
41816      ,	Tx_2_Rdy
            	        
41817      ,	Tx_2_Tail
            	         
41818      ,	Tx_2_Vld
            	        
41819      ,	Tx_3_Data
            	         
41820      ,	Tx_3_Head
            	         
41821      ,	Tx_3_Rdy
            	        
41822      ,	Tx_3_Tail
            	         
41823      ,	Tx_3_Vld
            	        
41824      ,	Tx_4_Data
            	         
41825      ,	Tx_4_Head
            	         
41826      ,	Tx_4_Rdy
            	        
41827      ,	Tx_4_Tail
            	         
41828      ,	Tx_4_Vld
            	        
41829      ,	Tx_5_Data
            	         
41830      ,	Tx_5_Head
            	         
41831      ,	Tx_5_Rdy
            	        
41832      ,	Tx_5_Tail
            	         
41833      ,	Tx_5_Vld
            	        
41834      ,	Tx_6_Data
            	         
41835      ,	Tx_6_Head
            	         
41836      ,	Tx_6_Rdy
            	        
41837      ,	Tx_6_Tail
            	         
41838      ,	Tx_6_Vld
            	        
41839      ,	WakeUp_Rx
            	         
41840      );
             
41841      	input  [107:0] Rx_Data         ;
           	                                
41842      	input          Rx_Head         ;
           	                                
41843      	output         Rx_Rdy          ;
           	                                
41844      	input          Rx_Tail         ;
           	                                
41845      	input          Rx_Vld          ;
           	                                
41846      	input          Sys_Clk         ;
           	                                
41847      	input          Sys_Clk_ClkS    ;
           	                                
41848      	input          Sys_Clk_En      ;
           	                                
41849      	input          Sys_Clk_EnS     ;
           	                                
41850      	input          Sys_Clk_RetRstN ;
           	                                
41851      	input          Sys_Clk_RstN    ;
           	                                
41852      	input          Sys_Clk_Tm      ;
           	                                
41853      	output         Sys_Pwr_Idle    ;
           	                                
41854      	output         Sys_Pwr_WakeUp  ;
           	                                
41855      	output [107:0] Tx_0_Data       ;
           	                                
41856      	output         Tx_0_Head       ;
           	                                
41857      	input          Tx_0_Rdy        ;
           	                                
41858      	output         Tx_0_Tail       ;
           	                                
41859      	output         Tx_0_Vld        ;
           	                                
41860      	output [107:0] Tx_1_Data       ;
           	                                
41861      	output         Tx_1_Head       ;
           	                                
41862      	input          Tx_1_Rdy        ;
           	                                
41863      	output         Tx_1_Tail       ;
           	                                
41864      	output         Tx_1_Vld        ;
           	                                
41865      	output [107:0] Tx_2_Data       ;
           	                                
41866      	output         Tx_2_Head       ;
           	                                
41867      	input          Tx_2_Rdy        ;
           	                                
41868      	output         Tx_2_Tail       ;
           	                                
41869      	output         Tx_2_Vld        ;
           	                                
41870      	output [107:0] Tx_3_Data       ;
           	                                
41871      	output         Tx_3_Head       ;
           	                                
41872      	input          Tx_3_Rdy        ;
           	                                
41873      	output         Tx_3_Tail       ;
           	                                
41874      	output         Tx_3_Vld        ;
           	                                
41875      	output [107:0] Tx_4_Data       ;
           	                                
41876      	output         Tx_4_Head       ;
           	                                
41877      	input          Tx_4_Rdy        ;
           	                                
41878      	output         Tx_4_Tail       ;
           	                                
41879      	output         Tx_4_Vld        ;
           	                                
41880      	output [107:0] Tx_5_Data       ;
           	                                
41881      	output         Tx_5_Head       ;
           	                                
41882      	input          Tx_5_Rdy        ;
           	                                
41883      	output         Tx_5_Tail       ;
           	                                
41884      	output         Tx_5_Vld        ;
           	                                
41885      	output [107:0] Tx_6_Data       ;
           	                                
41886      	output         Tx_6_Head       ;
           	                                
41887      	input          Tx_6_Rdy        ;
           	                                
41888      	output         Tx_6_Tail       ;
           	                                
41889      	output         Tx_6_Vld        ;
           	                                
41890      	output         WakeUp_Rx       ;
           	                                
41891      	wire [13:0]  u_2c0b        ;
           	                            
41892      	wire [8:0]   u_34e6        ;
           	                            
41893      	wire [13:0]  u_3545        ;
           	                            
41894      	wire [13:0]  u_39a2        ;
           	                            
41895      	wire [8:0]   u_5c5f        ;
           	                            
41896      	wire [8:0]   u_6599        ;
           	                            
41897      	wire [13:0]  u_67c4        ;
           	                            
41898      	wire [13:0]  u_70fe        ;
           	                            
41899      	reg  [6:0]   u_7c15        ;
           	                            
41900      	wire [13:0]  u_8495        ;
           	                            
41901      	wire [8:0]   u_8e3c        ;
           	                            
41902      	wire [8:0]   u_9776        ;
           	                            
41903      	wire [8:0]   u_a9ea        ;
           	                            
41904      	wire [6:0]   u_ab1f        ;
           	                            
41905      	wire [69:0]  Hdr           ;
           	                            
41906      	wire         HdrPwr_Idle   ;
           	                            
41907      	wire         HdrPwr_WakeUp ;
           	                            
41908      	wire [107:0] Int_Data      ;
           	                            
41909      	wire         Int_Head      ;
           	                            
41910      	wire         Int_Rdy       ;
           	                            
41911      	wire         Int_Tail      ;
           	                            
41912      	wire         Int_Vld       ;
           	                            
41913      	wire [6:0]   PortSel       ;
           	                            
41914      	wire [107:0] Rx1_Data      ;
           	                            
41915      	wire         Rx1_Head      ;
           	                            
41916      	wire         Rx1_Rdy       ;
           	                            
41917      	wire         Rx1_Tail      ;
           	                            
41918      	wire         Rx1_Vld       ;
           	                            
41919      	wire [6:0]   TblSel        ;
           	                            
41920      	wire [5:0]   TblSel1       ;
           	                            
41921      	wire [107:0] Tx1_0_Data    ;
           	                            
41922      	wire         Tx1_0_Head    ;
           	                            
41923      	wire         Tx1_0_Rdy     ;
           	                            
41924      	wire         Tx1_0_Tail    ;
           	                            
41925      	wire         Tx1_0_Vld     ;
           	                            
41926      	wire [107:0] Tx1_1_Data    ;
           	                            
41927      	wire         Tx1_1_Head    ;
           	                            
41928      	wire         Tx1_1_Rdy     ;
           	                            
41929      	wire         Tx1_1_Tail    ;
           	                            
41930      	wire         Tx1_1_Vld     ;
           	                            
41931      	wire [107:0] Tx1_2_Data    ;
           	                            
41932      	wire         Tx1_2_Head    ;
           	                            
41933      	wire         Tx1_2_Rdy     ;
           	                            
41934      	wire         Tx1_2_Tail    ;
           	                            
41935      	wire         Tx1_2_Vld     ;
           	                            
41936      	wire [107:0] Tx1_3_Data    ;
           	                            
41937      	wire         Tx1_3_Head    ;
           	                            
41938      	wire         Tx1_3_Rdy     ;
           	                            
41939      	wire         Tx1_3_Tail    ;
           	                            
41940      	wire         Tx1_3_Vld     ;
           	                            
41941      	wire [107:0] Tx1_4_Data    ;
           	                            
41942      	wire         Tx1_4_Head    ;
           	                            
41943      	wire         Tx1_4_Rdy     ;
           	                            
41944      	wire         Tx1_4_Tail    ;
           	                            
41945      	wire         Tx1_4_Vld     ;
           	                            
41946      	wire [107:0] Tx1_5_Data    ;
           	                            
41947      	wire         Tx1_5_Head    ;
           	                            
41948      	wire         Tx1_5_Rdy     ;
           	                            
41949      	wire         Tx1_5_Tail    ;
           	                            
41950      	wire         Tx1_5_Vld     ;
           	                            
41951      	wire [107:0] Tx1_6_Data    ;
           	                            
41952      	wire         Tx1_6_Head    ;
           	                            
41953      	wire         Tx1_6_Rdy     ;
           	                            
41954      	wire         Tx1_6_Tail    ;
           	                            
41955      	wire         Tx1_6_Vld     ;
           	                            
41956      	assign Rx1_Data = Rx_Data;
           	                          
41957      	assign Rx1_Head = Rx_Head;
           	                          
41958      	assign Rx1_Tail = Rx_Tail;
           	                          
41959      	assign Rx1_Vld = Rx_Vld;
           	                        
41960      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
41961      	assign u_8495 = Hdr [68:55];
           	                            
41962      	assign u_34e6 = u_8495 [13:5];
           	                              
41963      	assign u_70fe = Hdr [68:55];
           	                            
41964      	assign u_9776 = u_70fe [13:5];
           	                              
41965      	assign u_67c4 = Hdr [68:55];
           	                            
41966      	assign u_8e3c = u_67c4 [13:5];
           	                              
41967      	assign u_39a2 = Hdr [68:55];
           	                            
41968      	assign u_a9ea = u_39a2 [13:5];
           	                              
41969      	assign u_3545 = Hdr [68:55];
           	                            
41970      	assign u_6599 = u_3545 [13:5];
           	                              
41971      	assign u_2c0b = Hdr [68:55];
           	                            
41972      	assign u_5c5f = u_2c0b [13:5];
           	                              
41973      	assign TblSel1 =
           	                
41974      		{		( u_34e6 & 9'b000001100 ) == 9'b000001000
           		 		                                         
41975      		,		( u_9776 & 9'b000001101 ) == 9'b000001100
           		 		                                         
41976      		,		( u_8e3c & 9'b000001101 ) == 9'b000001101
           		 		                                         
41977      		,		( u_a9ea & 9'b000011100 ) == 9'b000010000
           		 		                                         
41978      		,		( u_6599 & 9'b000011110 ) == 9'b000010100
           		 		                                         
41979      		,		( u_5c5f & 9'b000001110 ) == 9'b000000110
           		 		                                         
41980      		};
           		  
41981      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41359      		else if ( Tx_Vld & Tx_Head )
           		     <font color = "green">-1-</font>  
41360      			Lock <= #1.0 ( LockSel );
           <font color = "green">			==></font>
41361      	assign Sys_Pwr_Idle =
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41367      		&
           		<font color = "green">-1-</font> 
41368      		PwrPipe_3_Idle
           <font color = "green">		==></font>
41369      		&
           		<font color = "red">-2-</font> 
41370      		PwrPipe_4_Idle
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_357067'>
<a name="inst_tag_357067_Line"></a>
<b>Line Coverage for Instance : <a href="mod1152.html#inst_tag_357067" >config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>41359</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>41374</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
41358                   			Lock &lt;= #1.0 ( 1'b0 );
41359      1/1          		else if ( Tx_Vld &amp; Tx_Head )
41360      1/1          			Lock &lt;= #1.0 ( LockSel );
41361      1/1          	assign Sys_Pwr_Idle =
41362                   		PwrPipe_0_Idle
41363                   		&amp;
41364                   		PwrPipe_1_Idle
41365                   		&amp;
41366                   		PwrPipe_2_Idle
41367      1/1          		&amp;
41368      1/1          		PwrPipe_3_Idle
41369      1/1          		&amp;
41370      <font color = "red">0/1     ==>  		PwrPipe_4_Idle</font>
                        MISSING_ELSE
41371                   		&amp;
41372                   		PwrPipe_5_Idle
41373                   		&amp;
41374      <font color = "grey">unreachable  </font>		PwrPipe_6_Idle
41375      <font color = "grey">unreachable  </font>		&amp;
41376      <font color = "grey">unreachable  </font>		PwrPipe_7_Idle
41377      <font color = "grey">unreachable  </font>		&amp;	PwrPipe_8_Idle;
                   <font color = "red">==>  MISSING_ELSE</font>
41378      <font color = "grey">unreachable  </font>	assign Sys_Pwr_WakeUp =
41379      <font color = "grey">unreachable  </font>		PwrPipe_0_WakeUp
41380      <font color = "grey">unreachable  </font>		|
41381                   		PwrPipe_1_WakeUp
                   <font color = "red">==>  MISSING_ELSE</font>
41382                   		|
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_357067_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1152.html#inst_tag_357067" >config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41364
 EXPRESSION (Full ? Reg_Err : Rx_Err)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_357067_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1152.html#inst_tag_357067" >config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">10</td>
<td class="rt">26.32 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_357067_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1152.html#inst_tag_357067" >config_ss_tb.DUT.flexnoc.USB_axi_s0_main.GenericToSpecific.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41364</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">41359</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41364      		PwrPipe_1_Idle
           		              
41365      		&
           		 
41366      		PwrPipe_2_Idle
           		              
41367      		&
           		 
41368      		PwrPipe_3_Idle
           		              
41369      		&
           		 
41370      		PwrPipe_4_Idle
           		              
41371      		&
           		 
41372      		PwrPipe_5_Idle
           		              
41373      		&
           		 
41374      		PwrPipe_6_Idle
           		              
41375      		&
           		 
41376      		PwrPipe_7_Idle
           		              
41377      		&	PwrPipe_8_Idle;
           		 	               
41378      	assign Sys_Pwr_WakeUp =
           	                       
41379      		PwrPipe_0_WakeUp
           		                
41380      		|
           		 
41381      		PwrPipe_1_WakeUp
           		                
41382      		|
           		 
41383      		PwrPipe_2_WakeUp
           		                
41384      		|
           		 
41385      		PwrPipe_3_WakeUp
           		                
41386      		|
           		 
41387      		PwrPipe_4_WakeUp
           		                
41388      		|
           		 
41389      		PwrPipe_5_WakeUp
           		                
41390      		|
           		 
41391      		PwrPipe_6_WakeUp
           		                
41392      		|
           		 
41393      		PwrPipe_7_WakeUp
           		                
41394      		|	PwrPipe_8_WakeUp;
           		 	                 
41395      	assign Tx_Data =
           	                
41396      				{ 108 { Sel [0] }  } & Int_0_Data
           				                                 
41397      		|		{ 108 { Sel [1] }  } & Int_1_Data
           		 		                                 
41398      		|		{ 108 { Sel [2] }  } & Int_2_Data
           		 		                                 
41399      		|		{ 108 { Sel [3] }  } & Int_3_Data
           		 		                                 
41400      		|		{ 108 { Sel [4] }  } & Int_4_Data
           		 		                                 
41401      		|		{ 108 { Sel [5] }  } & Int_5_Data
           		 		                                 
41402      		|		{ 108 { Sel [6] }  } & Int_6_Data
           		 		                                 
41403      		|		{ 108 { Sel [7] }  } & Int_7_Data
           		 		                                 
41404      		|		{ 108 { Sel [8] }  } & Int_8_Data;
           		 		                                  
41405      endmodule
                    
41406      
           
41407      `timescale 1ps/1ps
                             
41408      module rsnoc_z_H_R_T_M_U_U_1302a983 (
                                                
41409      	Rx_0_Data
           	         
41410      ,	Rx_0_Head
            	         
41411      ,	Rx_0_Rdy
            	        
41412      ,	Rx_0_Tail
            	         
41413      ,	Rx_0_Vld
            	        
41414      ,	Rx_1_Data
            	         
41415      ,	Rx_1_Head
            	         
41416      ,	Rx_1_Rdy
            	        
41417      ,	Rx_1_Tail
            	         
41418      ,	Rx_1_Vld
            	        
41419      ,	Rx_2_Data
            	         
41420      ,	Rx_2_Head
            	         
41421      ,	Rx_2_Rdy
            	        
41422      ,	Rx_2_Tail
            	         
41423      ,	Rx_2_Vld
            	        
41424      ,	Rx_3_Data
            	         
41425      ,	Rx_3_Head
            	         
41426      ,	Rx_3_Rdy
            	        
41427      ,	Rx_3_Tail
            	         
41428      ,	Rx_3_Vld
            	        
41429      ,	Rx_4_Data
            	         
41430      ,	Rx_4_Head
            	         
41431      ,	Rx_4_Rdy
            	        
41432      ,	Rx_4_Tail
            	         
41433      ,	Rx_4_Vld
            	        
41434      ,	Rx_5_Data
            	         
41435      ,	Rx_5_Head
            	         
41436      ,	Rx_5_Rdy
            	        
41437      ,	Rx_5_Tail
            	         
41438      ,	Rx_5_Vld
            	        
41439      ,	Rx_6_Data
            	         
41440      ,	Rx_6_Head
            	         
41441      ,	Rx_6_Rdy
            	        
41442      ,	Rx_6_Tail
            	         
41443      ,	Rx_6_Vld
            	        
41444      ,	Rx_7_Data
            	         
41445      ,	Rx_7_Head
            	         
41446      ,	Rx_7_Rdy
            	        
41447      ,	Rx_7_Tail
            	         
41448      ,	Rx_7_Vld
            	        
41449      ,	Rx_8_Data
            	         
41450      ,	Rx_8_Head
            	         
41451      ,	Rx_8_Rdy
            	        
41452      ,	Rx_8_Tail
            	         
41453      ,	Rx_8_Vld
            	        
41454      ,	Sys_Clk
            	       
41455      ,	Sys_Clk_ClkS
            	            
41456      ,	Sys_Clk_En
            	          
41457      ,	Sys_Clk_EnS
            	           
41458      ,	Sys_Clk_RetRstN
            	               
41459      ,	Sys_Clk_RstN
            	            
41460      ,	Sys_Clk_Tm
            	          
41461      ,	Sys_Pwr_Idle
            	            
41462      ,	Sys_Pwr_WakeUp
            	              
41463      ,	Tx_Data
            	       
41464      ,	Tx_Head
            	       
41465      ,	Tx_Rdy
            	      
41466      ,	Tx_Tail
            	       
41467      ,	Tx_Vld
            	      
41468      ,	WakeUp_Rx_0
            	           
41469      ,	WakeUp_Rx_1
            	           
41470      ,	WakeUp_Rx_2
            	           
41471      ,	WakeUp_Rx_3
            	           
41472      ,	WakeUp_Rx_4
            	           
41473      ,	WakeUp_Rx_5
            	           
41474      ,	WakeUp_Rx_6
            	           
41475      ,	WakeUp_Rx_7
            	           
41476      ,	WakeUp_Rx_8
            	           
41477      );
             
41478      	input  [107:0] Rx_0_Data       ;
           	                                
41479      	input          Rx_0_Head       ;
           	                                
41480      	output         Rx_0_Rdy        ;
           	                                
41481      	input          Rx_0_Tail       ;
           	                                
41482      	input          Rx_0_Vld        ;
           	                                
41483      	input  [107:0] Rx_1_Data       ;
           	                                
41484      	input          Rx_1_Head       ;
           	                                
41485      	output         Rx_1_Rdy        ;
           	                                
41486      	input          Rx_1_Tail       ;
           	                                
41487      	input          Rx_1_Vld        ;
           	                                
41488      	input  [107:0] Rx_2_Data       ;
           	                                
41489      	input          Rx_2_Head       ;
           	                                
41490      	output         Rx_2_Rdy        ;
           	                                
41491      	input          Rx_2_Tail       ;
           	                                
41492      	input          Rx_2_Vld        ;
           	                                
41493      	input  [107:0] Rx_3_Data       ;
           	                                
41494      	input          Rx_3_Head       ;
           	                                
41495      	output         Rx_3_Rdy        ;
           	                                
41496      	input          Rx_3_Tail       ;
           	                                
41497      	input          Rx_3_Vld        ;
           	                                
41498      	input  [107:0] Rx_4_Data       ;
           	                                
41499      	input          Rx_4_Head       ;
           	                                
41500      	output         Rx_4_Rdy        ;
           	                                
41501      	input          Rx_4_Tail       ;
           	                                
41502      	input          Rx_4_Vld        ;
           	                                
41503      	input  [107:0] Rx_5_Data       ;
           	                                
41504      	input          Rx_5_Head       ;
           	                                
41505      	output         Rx_5_Rdy        ;
           	                                
41506      	input          Rx_5_Tail       ;
           	                                
41507      	input          Rx_5_Vld        ;
           	                                
41508      	input  [107:0] Rx_6_Data       ;
           	                                
41509      	input          Rx_6_Head       ;
           	                                
41510      	output         Rx_6_Rdy        ;
           	                                
41511      	input          Rx_6_Tail       ;
           	                                
41512      	input          Rx_6_Vld        ;
           	                                
41513      	input  [107:0] Rx_7_Data       ;
           	                                
41514      	input          Rx_7_Head       ;
           	                                
41515      	output         Rx_7_Rdy        ;
           	                                
41516      	input          Rx_7_Tail       ;
           	                                
41517      	input          Rx_7_Vld        ;
           	                                
41518      	input  [107:0] Rx_8_Data       ;
           	                                
41519      	input          Rx_8_Head       ;
           	                                
41520      	output         Rx_8_Rdy        ;
           	                                
41521      	input          Rx_8_Tail       ;
           	                                
41522      	input          Rx_8_Vld        ;
           	                                
41523      	input          Sys_Clk         ;
           	                                
41524      	input          Sys_Clk_ClkS    ;
           	                                
41525      	input          Sys_Clk_En      ;
           	                                
41526      	input          Sys_Clk_EnS     ;
           	                                
41527      	input          Sys_Clk_RetRstN ;
           	                                
41528      	input          Sys_Clk_RstN    ;
           	                                
41529      	input          Sys_Clk_Tm      ;
           	                                
41530      	output         Sys_Pwr_Idle    ;
           	                                
41531      	output         Sys_Pwr_WakeUp  ;
           	                                
41532      	output [107:0] Tx_Data         ;
           	                                
41533      	output         Tx_Head         ;
           	                                
41534      	input          Tx_Rdy          ;
           	                                
41535      	output         Tx_Tail         ;
           	                                
41536      	output         Tx_Vld          ;
           	                                
41537      	output         WakeUp_Rx_0     ;
           	                                
41538      	output         WakeUp_Rx_1     ;
           	                                
41539      	output         WakeUp_Rx_2     ;
           	                                
41540      	output         WakeUp_Rx_3     ;
           	                                
41541      	output         WakeUp_Rx_4     ;
           	                                
41542      	output         WakeUp_Rx_5     ;
           	                                
41543      	output         WakeUp_Rx_6     ;
           	                                
41544      	output         WakeUp_Rx_7     ;
           	                                
41545      	output         WakeUp_Rx_8     ;
           	                                
41546      	wire         CrtPwr_Idle   ;
           	                            
41547      	wire         CrtPwr_WakeUp ;
           	                            
41548      	wire [8:0]   Gnt           ;
           	                            
41549      	wire         LocPwr_WakeUp ;
           	                            
41550      	wire         MuxPwr_Idle   ;
           	                            
41551      	wire         MuxPwr_WakeUp ;
           	                            
41552      	wire         Rdy           ;
           	                            
41553      	wire [8:0]   Req           ;
           	                            
41554      	wire [8:0]   Req1          ;
           	                            
41555      	wire [8:0]   ReqArbIn      ;
           	                            
41556      	wire [107:0] Rx1_0_Data    ;
           	                            
41557      	wire         Rx1_0_Head    ;
           	                            
41558      	wire         Rx1_0_Rdy     ;
           	                            
41559      	wire         Rx1_0_Tail    ;
           	                            
41560      	wire         Rx1_0_Vld     ;
           	                            
41561      	wire [107:0] Rx1_1_Data    ;
           	                            
41562      	wire         Rx1_1_Head    ;
           	                            
41563      	wire         Rx1_1_Rdy     ;
           	                            
41564      	wire         Rx1_1_Tail    ;
           	                            
41565      	wire         Rx1_1_Vld     ;
           	                            
41566      	wire [107:0] Rx1_2_Data    ;
           	                            
41567      	wire         Rx1_2_Head    ;
           	                            
41568      	wire         Rx1_2_Rdy     ;
           	                            
41569      	wire         Rx1_2_Tail    ;
           	                            
41570      	wire         Rx1_2_Vld     ;
           	                            
41571      	wire [107:0] Rx1_3_Data    ;
           	                            
41572      	wire         Rx1_3_Head    ;
           	                            
41573      	wire         Rx1_3_Rdy     ;
           	                            
41574      	wire         Rx1_3_Tail    ;
           	                            
41575      	wire         Rx1_3_Vld     ;
           	                            
41576      	wire [107:0] Rx1_4_Data    ;
           	                            
41577      	wire         Rx1_4_Head    ;
           	                            
41578      	wire         Rx1_4_Rdy     ;
           	                            
41579      	wire         Rx1_4_Tail    ;
           	                            
41580      	wire         Rx1_4_Vld     ;
           	                            
41581      	wire [107:0] Rx1_5_Data    ;
           	                            
41582      	wire         Rx1_5_Head    ;
           	                            
41583      	wire         Rx1_5_Rdy     ;
           	                            
41584      	wire         Rx1_5_Tail    ;
           	                            
41585      	wire         Rx1_5_Vld     ;
           	                            
41586      	wire [107:0] Rx1_6_Data    ;
           	                            
41587      	wire         Rx1_6_Head    ;
           	                            
41588      	wire         Rx1_6_Rdy     ;
           	                            
41589      	wire         Rx1_6_Tail    ;
           	                            
41590      	wire         Rx1_6_Vld     ;
           	                            
41591      	wire [107:0] Rx1_7_Data    ;
           	                            
41592      	wire         Rx1_7_Head    ;
           	                            
41593      	wire         Rx1_7_Rdy     ;
           	                            
41594      	wire         Rx1_7_Tail    ;
           	                            
41595      	wire         Rx1_7_Vld     ;
           	                            
41596      	wire [107:0] Rx1_8_Data    ;
           	                            
41597      	wire         Rx1_8_Head    ;
           	                            
41598      	wire         Rx1_8_Rdy     ;
           	                            
41599      	wire         Rx1_8_Tail    ;
           	                            
41600      	wire         Rx1_8_Vld     ;
           	                            
41601      	wire [8:0]   RxLock        ;
           	                            
41602      	wire         SelPwr_Idle   ;
           	                            
41603      	wire         SelPwr_WakeUp ;
           	                            
41604      	wire [107:0] Tx1_Data      ;
           	                            
41605      	wire         Tx1_Head      ;
           	                            
41606      	wire         Tx1_Rdy       ;
           	                            
41607      	wire         Tx1_Tail      ;
           	                            
41608      	wire         Tx1_Vld       ;
           	                            
41609      	wire         Vld           ;
           	                            
41610      	rsnoc_z_H_R_U_A_Mc_R9c0 umc(
           	                            
41611      		.ReqIn( Req )
           		             
41612      	,	.ReqOut( Req1 )
           	 	               
41613      	,	.Sys_Clk( Sys_Clk )
           	 	                   
41614      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
41615      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
41616      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
41617      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
41618      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
41619      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
41620      	,	.Sys_Pwr_Idle( CrtPwr_Idle )
           	 	                            
41621      	,	.Sys_Pwr_WakeUp( CrtPwr_WakeUp )
           	 	                                
41622      	);
           	  
41623      	rsnoc_z_H_R_U_A_S_fe09775f_R9 usfe09775f(
           	                                         
41624      		.Gnt( Gnt )
           		           
41625      	,	.Rdy( Rdy )
           	 	           
41626      	,	.Req( Req1 )
           	 	            
41627      	,	.ReqArbIn( ReqArbIn )
           	 	                     
41628      	,	.Sys_Clk( Sys_Clk )
           	 	                   
41629      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
41630      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
41631      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
41632      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
41633      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
41634      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
41635      	,	.Sys_Pwr_Idle( SelPwr_Idle )
           	 	                            
41636      	,	.Sys_Pwr_WakeUp( SelPwr_WakeUp )
           	 	                                
41637      	,	.Vld( Vld )
           	 	           
41638      	);
           	  
41639      	assign Rx1_0_Data = Rx_0_Data;
           	                              
41640      	assign Rx1_0_Head = Rx_0_Head;
           	                              
41641      	assign Rx1_0_Tail = Rx_0_Tail;
           	                              
41642      	assign Rx1_0_Vld = Rx_0_Vld;
           	                            
41643      	assign Rx1_1_Data = Rx_1_Data;
           	                              
41644      	assign Rx1_1_Head = Rx_1_Head;
           	                              
41645      	assign Rx1_1_Tail = Rx_1_Tail;
           	                              
41646      	assign Rx1_1_Vld = Rx_1_Vld;
           	                            
41647      	assign Rx1_2_Data = Rx_2_Data;
           	                              
41648      	assign Rx1_2_Head = Rx_2_Head;
           	                              
41649      	assign Rx1_2_Tail = Rx_2_Tail;
           	                              
41650      	assign Rx1_2_Vld = Rx_2_Vld;
           	                            
41651      	assign Rx1_3_Data = Rx_3_Data;
           	                              
41652      	assign Rx1_3_Head = Rx_3_Head;
           	                              
41653      	assign Rx1_3_Tail = Rx_3_Tail;
           	                              
41654      	assign Rx1_3_Vld = Rx_3_Vld;
           	                            
41655      	assign Rx1_4_Data = Rx_4_Data;
           	                              
41656      	assign Rx1_4_Head = Rx_4_Head;
           	                              
41657      	assign Rx1_4_Tail = Rx_4_Tail;
           	                              
41658      	assign Rx1_4_Vld = Rx_4_Vld;
           	                            
41659      	assign Rx1_5_Data = Rx_5_Data;
           	                              
41660      	assign Rx1_5_Head = Rx_5_Head;
           	                              
41661      	assign Rx1_5_Tail = Rx_5_Tail;
           	                              
41662      	assign Rx1_5_Vld = Rx_5_Vld;
           	                            
41663      	assign Rx1_6_Data = Rx_6_Data;
           	                              
41664      	assign Rx1_6_Head = Rx_6_Head;
           	                              
41665      	assign Rx1_6_Tail = Rx_6_Tail;
           	                              
41666      	assign Rx1_6_Vld = Rx_6_Vld;
           	                            
41667      	assign Rx1_7_Data = Rx_7_Data;
           	                              
41668      	assign Rx1_7_Head = Rx_7_Head;
           	                              
41669      	assign Rx1_7_Tail = Rx_7_Tail;
           	                              
41670      	assign Rx1_7_Vld = Rx_7_Vld;
           	                            
41671      	assign Rx1_8_Data = Rx_8_Data;
           	                              
41672      	assign Rx1_8_Head = Rx_8_Head;
           	                              
41673      	assign Rx1_8_Tail = Rx_8_Tail;
           	                              
41674      	assign Rx1_8_Vld = Rx_8_Vld;
           	                            
41675      	assign RxLock =
           	               
41676      		{	Rx1_8_Head & Rx1_8_Data [107]
           		 	                             
41677      		,	Rx1_7_Head & Rx1_7_Data [107]
           		 	                             
41678      		,	Rx1_6_Head & Rx1_6_Data [107]
           		 	                             
41679      		,	Rx1_5_Head & Rx1_5_Data [107]
           		 	                             
41680      		,	Rx1_4_Head & Rx1_4_Data [107]
           		 	                             
41681      		,	Rx1_3_Head & Rx1_3_Data [107]
           		 	                             
41682      		,	Rx1_2_Head & Rx1_2_Data [107]
           		 	                             
41683      		,	Rx1_1_Head & Rx1_1_Data [107]
           		 	                             
41684      		,	Rx1_0_Head & Rx1_0_Data [107]
           		 	                             
41685      		};
           		  
41686      	assign Tx1_Rdy = Tx_Rdy;
           	                        
41687      	rsnoc_z_H_R_U_A_M_35b03f37_D108e0p0 Am(
           	                                       
41688      		.Gnt( Gnt )
           		           
41689      	,	.Rdy( Rdy )
           	 	           
41690      	,	.Req( Req )
           	 	           
41691      	,	.ReqArbIn( ReqArbIn )
           	 	                     
41692      	,	.Rx_0_Data( Rx1_0_Data )
           	 	                        
41693      	,	.Rx_0_Head( Rx1_0_Head )
           	 	                        
41694      	,	.Rx_0_Rdy( Rx1_0_Rdy )
           	 	                      
41695      	,	.Rx_0_Tail( Rx1_0_Tail )
           	 	                        
41696      	,	.Rx_0_Vld( Rx1_0_Vld )
           	 	                      
41697      	,	.Rx_1_Data( Rx1_1_Data )
           	 	                        
41698      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
41699      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
41700      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
41701      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
41702      	,	.Rx_2_Data( Rx1_2_Data )
           	 	                        
41703      	,	.Rx_2_Head( Rx1_2_Head )
           	 	                        
41704      	,	.Rx_2_Rdy( Rx1_2_Rdy )
           	 	                      
41705      	,	.Rx_2_Tail( Rx1_2_Tail )
           	 	                        
41706      	,	.Rx_2_Vld( Rx1_2_Vld )
           	 	                      
41707      	,	.Rx_3_Data( Rx1_3_Data )
           	 	                        
41708      	,	.Rx_3_Head( Rx1_3_Head )
           	 	                        
41709      	,	.Rx_3_Rdy( Rx1_3_Rdy )
           	 	                      
41710      	,	.Rx_3_Tail( Rx1_3_Tail )
           	 	                        
41711      	,	.Rx_3_Vld( Rx1_3_Vld )
           	 	                      
41712      	,	.Rx_4_Data( Rx1_4_Data )
           	 	                        
41713      	,	.Rx_4_Head( Rx1_4_Head )
           	 	                        
41714      	,	.Rx_4_Rdy( Rx1_4_Rdy )
           	 	                      
41715      	,	.Rx_4_Tail( Rx1_4_Tail )
           	 	                        
41716      	,	.Rx_4_Vld( Rx1_4_Vld )
           	 	                      
41717      	,	.Rx_5_Data( Rx1_5_Data )
           	 	                        
41718      	,	.Rx_5_Head( Rx1_5_Head )
           	 	                        
41719      	,	.Rx_5_Rdy( Rx1_5_Rdy )
           	 	                      
41720      	,	.Rx_5_Tail( Rx1_5_Tail )
           	 	                        
41721      	,	.Rx_5_Vld( Rx1_5_Vld )
           	 	                      
41722      	,	.Rx_6_Data( Rx1_6_Data )
           	 	                        
41723      	,	.Rx_6_Head( Rx1_6_Head )
           	 	                        
41724      	,	.Rx_6_Rdy( Rx1_6_Rdy )
           	 	                      
41725      	,	.Rx_6_Tail( Rx1_6_Tail )
           	 	                        
41726      	,	.Rx_6_Vld( Rx1_6_Vld )
           	 	                      
41727      	,	.Rx_7_Data( Rx1_7_Data )
           	 	                        
41728      	,	.Rx_7_Head( Rx1_7_Head )
           	 	                        
41729      	,	.Rx_7_Rdy( Rx1_7_Rdy )
           	 	                      
41730      	,	.Rx_7_Tail( Rx1_7_Tail )
           	 	                        
41731      	,	.Rx_7_Vld( Rx1_7_Vld )
           	 	                      
41732      	,	.Rx_8_Data( Rx1_8_Data )
           	 	                        
41733      	,	.Rx_8_Head( Rx1_8_Head )
           	 	                        
41734      	,	.Rx_8_Rdy( Rx1_8_Rdy )
           	 	                      
41735      	,	.Rx_8_Tail( Rx1_8_Tail )
           	 	                        
41736      	,	.Rx_8_Vld( Rx1_8_Vld )
           	 	                      
41737      	,	.RxLock( RxLock )
           	 	                 
41738      	,	.Sys_Clk( Sys_Clk )
           	 	                   
41739      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
41740      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
41741      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
41742      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
41743      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
41744      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
41745      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
41746      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
41747      	,	.Tx_Data( Tx1_Data )
           	 	                    
41748      	,	.Tx_Head( Tx1_Head )
           	 	                    
41749      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
41750      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
41751      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
41752      	,	.Vld( Vld )
           	 	           
41753      	);
           	  
41754      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
41755      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
41756      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
41757      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
41758      	assign Rx_4_Rdy = Rx1_4_Rdy;
           	                            
41759      	assign Rx_5_Rdy = Rx1_5_Rdy;
           	                            
41760      	assign Rx_6_Rdy = Rx1_6_Rdy;
           	                            
41761      	assign Rx_7_Rdy = Rx1_7_Rdy;
           	                            
41762      	assign Rx_8_Rdy = Rx1_8_Rdy;
           	                            
41763      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
41764      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld | Rx_4_Vld | Rx_5_Vld | Rx_6_Vld | Rx_7_Vld | Rx_8_Vld;
           	                                                                                                                        
41765      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
41766      	assign Tx_Data = { Tx1_Data [107:38] , Tx1_Data [37:0] };
           	                                                         
41767      	assign Tx_Head = Tx1_Head;
           	                          
41768      	assign Tx_Tail = Tx1_Tail;
           	                          
41769      	assign Tx_Vld = Tx1_Vld;
           	                        
41770      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
41771      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
41772      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
41773      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
41774      	assign WakeUp_Rx_4 = Rx_4_Vld;
           	                              
41775      	assign WakeUp_Rx_5 = Rx_5_Vld;
           	                              
41776      	assign WakeUp_Rx_6 = Rx_6_Vld;
           	                              
41777      	assign WakeUp_Rx_7 = Rx_7_Vld;
           	                              
41778      	assign WakeUp_Rx_8 = Rx_8_Vld;
           	                              
41779      endmodule
                    
41780      
           
41781      
           
41782      
           
41783      // FlexNoC version    : 4.7.0
                                        
41784      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
41785      // Exported Structure : /Specification.Architecture.Structure
                                                                        
41786      // ExportOption       : /verilog
                                           
41787      
           
41788      `timescale 1ps/1ps
                             
41789      module rsnoc_z_H_R_T_D_U_U_6212eedc (
                                                
41790      	Rx_Data
           	       
41791      ,	Rx_Head
            	       
41792      ,	Rx_Rdy
            	      
41793      ,	Rx_Tail
            	       
41794      ,	Rx_Vld
            	      
41795      ,	Sys_Clk
            	       
41796      ,	Sys_Clk_ClkS
            	            
41797      ,	Sys_Clk_En
            	          
41798      ,	Sys_Clk_EnS
            	           
41799      ,	Sys_Clk_RetRstN
            	               
41800      ,	Sys_Clk_RstN
            	            
41801      ,	Sys_Clk_Tm
            	          
41802      ,	Sys_Pwr_Idle
            	            
41803      ,	Sys_Pwr_WakeUp
            	              
41804      ,	Tx_0_Data
            	         
41805      ,	Tx_0_Head
            	         
41806      ,	Tx_0_Rdy
            	        
41807      ,	Tx_0_Tail
            	         
41808      ,	Tx_0_Vld
            	        
41809      ,	Tx_1_Data
            	         
41810      ,	Tx_1_Head
            	         
41811      ,	Tx_1_Rdy
            	        
41812      ,	Tx_1_Tail
            	         
41813      ,	Tx_1_Vld
            	        
41814      ,	Tx_2_Data
            	         
41815      ,	Tx_2_Head
            	         
41816      ,	Tx_2_Rdy
            	        
41817      ,	Tx_2_Tail
            	         
41818      ,	Tx_2_Vld
            	        
41819      ,	Tx_3_Data
            	         
41820      ,	Tx_3_Head
            	         
41821      ,	Tx_3_Rdy
            	        
41822      ,	Tx_3_Tail
            	         
41823      ,	Tx_3_Vld
            	        
41824      ,	Tx_4_Data
            	         
41825      ,	Tx_4_Head
            	         
41826      ,	Tx_4_Rdy
            	        
41827      ,	Tx_4_Tail
            	         
41828      ,	Tx_4_Vld
            	        
41829      ,	Tx_5_Data
            	         
41830      ,	Tx_5_Head
            	         
41831      ,	Tx_5_Rdy
            	        
41832      ,	Tx_5_Tail
            	         
41833      ,	Tx_5_Vld
            	        
41834      ,	Tx_6_Data
            	         
41835      ,	Tx_6_Head
            	         
41836      ,	Tx_6_Rdy
            	        
41837      ,	Tx_6_Tail
            	         
41838      ,	Tx_6_Vld
            	        
41839      ,	WakeUp_Rx
            	         
41840      );
             
41841      	input  [107:0] Rx_Data         ;
           	                                
41842      	input          Rx_Head         ;
           	                                
41843      	output         Rx_Rdy          ;
           	                                
41844      	input          Rx_Tail         ;
           	                                
41845      	input          Rx_Vld          ;
           	                                
41846      	input          Sys_Clk         ;
           	                                
41847      	input          Sys_Clk_ClkS    ;
           	                                
41848      	input          Sys_Clk_En      ;
           	                                
41849      	input          Sys_Clk_EnS     ;
           	                                
41850      	input          Sys_Clk_RetRstN ;
           	                                
41851      	input          Sys_Clk_RstN    ;
           	                                
41852      	input          Sys_Clk_Tm      ;
           	                                
41853      	output         Sys_Pwr_Idle    ;
           	                                
41854      	output         Sys_Pwr_WakeUp  ;
           	                                
41855      	output [107:0] Tx_0_Data       ;
           	                                
41856      	output         Tx_0_Head       ;
           	                                
41857      	input          Tx_0_Rdy        ;
           	                                
41858      	output         Tx_0_Tail       ;
           	                                
41859      	output         Tx_0_Vld        ;
           	                                
41860      	output [107:0] Tx_1_Data       ;
           	                                
41861      	output         Tx_1_Head       ;
           	                                
41862      	input          Tx_1_Rdy        ;
           	                                
41863      	output         Tx_1_Tail       ;
           	                                
41864      	output         Tx_1_Vld        ;
           	                                
41865      	output [107:0] Tx_2_Data       ;
           	                                
41866      	output         Tx_2_Head       ;
           	                                
41867      	input          Tx_2_Rdy        ;
           	                                
41868      	output         Tx_2_Tail       ;
           	                                
41869      	output         Tx_2_Vld        ;
           	                                
41870      	output [107:0] Tx_3_Data       ;
           	                                
41871      	output         Tx_3_Head       ;
           	                                
41872      	input          Tx_3_Rdy        ;
           	                                
41873      	output         Tx_3_Tail       ;
           	                                
41874      	output         Tx_3_Vld        ;
           	                                
41875      	output [107:0] Tx_4_Data       ;
           	                                
41876      	output         Tx_4_Head       ;
           	                                
41877      	input          Tx_4_Rdy        ;
           	                                
41878      	output         Tx_4_Tail       ;
           	                                
41879      	output         Tx_4_Vld        ;
           	                                
41880      	output [107:0] Tx_5_Data       ;
           	                                
41881      	output         Tx_5_Head       ;
           	                                
41882      	input          Tx_5_Rdy        ;
           	                                
41883      	output         Tx_5_Tail       ;
           	                                
41884      	output         Tx_5_Vld        ;
           	                                
41885      	output [107:0] Tx_6_Data       ;
           	                                
41886      	output         Tx_6_Head       ;
           	                                
41887      	input          Tx_6_Rdy        ;
           	                                
41888      	output         Tx_6_Tail       ;
           	                                
41889      	output         Tx_6_Vld        ;
           	                                
41890      	output         WakeUp_Rx       ;
           	                                
41891      	wire [13:0]  u_2c0b        ;
           	                            
41892      	wire [8:0]   u_34e6        ;
           	                            
41893      	wire [13:0]  u_3545        ;
           	                            
41894      	wire [13:0]  u_39a2        ;
           	                            
41895      	wire [8:0]   u_5c5f        ;
           	                            
41896      	wire [8:0]   u_6599        ;
           	                            
41897      	wire [13:0]  u_67c4        ;
           	                            
41898      	wire [13:0]  u_70fe        ;
           	                            
41899      	reg  [6:0]   u_7c15        ;
           	                            
41900      	wire [13:0]  u_8495        ;
           	                            
41901      	wire [8:0]   u_8e3c        ;
           	                            
41902      	wire [8:0]   u_9776        ;
           	                            
41903      	wire [8:0]   u_a9ea        ;
           	                            
41904      	wire [6:0]   u_ab1f        ;
           	                            
41905      	wire [69:0]  Hdr           ;
           	                            
41906      	wire         HdrPwr_Idle   ;
           	                            
41907      	wire         HdrPwr_WakeUp ;
           	                            
41908      	wire [107:0] Int_Data      ;
           	                            
41909      	wire         Int_Head      ;
           	                            
41910      	wire         Int_Rdy       ;
           	                            
41911      	wire         Int_Tail      ;
           	                            
41912      	wire         Int_Vld       ;
           	                            
41913      	wire [6:0]   PortSel       ;
           	                            
41914      	wire [107:0] Rx1_Data      ;
           	                            
41915      	wire         Rx1_Head      ;
           	                            
41916      	wire         Rx1_Rdy       ;
           	                            
41917      	wire         Rx1_Tail      ;
           	                            
41918      	wire         Rx1_Vld       ;
           	                            
41919      	wire [6:0]   TblSel        ;
           	                            
41920      	wire [5:0]   TblSel1       ;
           	                            
41921      	wire [107:0] Tx1_0_Data    ;
           	                            
41922      	wire         Tx1_0_Head    ;
           	                            
41923      	wire         Tx1_0_Rdy     ;
           	                            
41924      	wire         Tx1_0_Tail    ;
           	                            
41925      	wire         Tx1_0_Vld     ;
           	                            
41926      	wire [107:0] Tx1_1_Data    ;
           	                            
41927      	wire         Tx1_1_Head    ;
           	                            
41928      	wire         Tx1_1_Rdy     ;
           	                            
41929      	wire         Tx1_1_Tail    ;
           	                            
41930      	wire         Tx1_1_Vld     ;
           	                            
41931      	wire [107:0] Tx1_2_Data    ;
           	                            
41932      	wire         Tx1_2_Head    ;
           	                            
41933      	wire         Tx1_2_Rdy     ;
           	                            
41934      	wire         Tx1_2_Tail    ;
           	                            
41935      	wire         Tx1_2_Vld     ;
           	                            
41936      	wire [107:0] Tx1_3_Data    ;
           	                            
41937      	wire         Tx1_3_Head    ;
           	                            
41938      	wire         Tx1_3_Rdy     ;
           	                            
41939      	wire         Tx1_3_Tail    ;
           	                            
41940      	wire         Tx1_3_Vld     ;
           	                            
41941      	wire [107:0] Tx1_4_Data    ;
           	                            
41942      	wire         Tx1_4_Head    ;
           	                            
41943      	wire         Tx1_4_Rdy     ;
           	                            
41944      	wire         Tx1_4_Tail    ;
           	                            
41945      	wire         Tx1_4_Vld     ;
           	                            
41946      	wire [107:0] Tx1_5_Data    ;
           	                            
41947      	wire         Tx1_5_Head    ;
           	                            
41948      	wire         Tx1_5_Rdy     ;
           	                            
41949      	wire         Tx1_5_Tail    ;
           	                            
41950      	wire         Tx1_5_Vld     ;
           	                            
41951      	wire [107:0] Tx1_6_Data    ;
           	                            
41952      	wire         Tx1_6_Head    ;
           	                            
41953      	wire         Tx1_6_Rdy     ;
           	                            
41954      	wire         Tx1_6_Tail    ;
           	                            
41955      	wire         Tx1_6_Vld     ;
           	                            
41956      	assign Rx1_Data = Rx_Data;
           	                          
41957      	assign Rx1_Head = Rx_Head;
           	                          
41958      	assign Rx1_Tail = Rx_Tail;
           	                          
41959      	assign Rx1_Vld = Rx_Vld;
           	                        
41960      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
41961      	assign u_8495 = Hdr [68:55];
           	                            
41962      	assign u_34e6 = u_8495 [13:5];
           	                              
41963      	assign u_70fe = Hdr [68:55];
           	                            
41964      	assign u_9776 = u_70fe [13:5];
           	                              
41965      	assign u_67c4 = Hdr [68:55];
           	                            
41966      	assign u_8e3c = u_67c4 [13:5];
           	                              
41967      	assign u_39a2 = Hdr [68:55];
           	                            
41968      	assign u_a9ea = u_39a2 [13:5];
           	                              
41969      	assign u_3545 = Hdr [68:55];
           	                            
41970      	assign u_6599 = u_3545 [13:5];
           	                              
41971      	assign u_2c0b = Hdr [68:55];
           	                            
41972      	assign u_5c5f = u_2c0b [13:5];
           	                              
41973      	assign TblSel1 =
           	                
41974      		{		( u_34e6 & 9'b000001100 ) == 9'b000001000
           		 		                                         
41975      		,		( u_9776 & 9'b000001101 ) == 9'b000001100
           		 		                                         
41976      		,		( u_8e3c & 9'b000001101 ) == 9'b000001101
           		 		                                         
41977      		,		( u_a9ea & 9'b000011100 ) == 9'b000010000
           		 		                                         
41978      		,		( u_6599 & 9'b000011110 ) == 9'b000010100
           		 		                                         
41979      		,		( u_5c5f & 9'b000001110 ) == 9'b000000110
           		 		                                         
41980      		};
           		  
41981      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41359      		else if ( Tx_Vld & Tx_Head )
           		     <font color = "green">-1-</font>  
41360      			Lock <= #1.0 ( LockSel );
           <font color = "green">			==></font>
41361      	assign Sys_Pwr_Idle =
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41367      		&
           		<font color = "green">-1-</font> 
41368      		PwrPipe_3_Idle
           <font color = "green">		==></font>
41369      		&
           		<font color = "red">-2-</font> 
41370      		PwrPipe_4_Idle
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_357068'>
<a name="inst_tag_357068_Line"></a>
<b>Line Coverage for Instance : <a href="mod1152.html#inst_tag_357068" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>41359</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>41367</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>41374</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
41358                   			Lock &lt;= #1.0 ( 1'b0 );
41359      1/1          		else if ( Tx_Vld &amp; Tx_Head )
41360      1/1          			Lock &lt;= #1.0 ( LockSel );
41361      1/1          	assign Sys_Pwr_Idle =
41362                   		PwrPipe_0_Idle
41363                   		&amp;
41364                   		PwrPipe_1_Idle
41365                   		&amp;
41366                   		PwrPipe_2_Idle
41367      1/1          		&amp;
41368      1/1          		PwrPipe_3_Idle
41369      1/1          		&amp;
41370      <font color = "red">0/1     ==>  		PwrPipe_4_Idle</font>
                        MISSING_ELSE
41371                   		&amp;
41372                   		PwrPipe_5_Idle
41373                   		&amp;
41374      <font color = "grey">unreachable  </font>		PwrPipe_6_Idle
41375      <font color = "grey">unreachable  </font>		&amp;
41376      <font color = "grey">unreachable  </font>		PwrPipe_7_Idle
41377      <font color = "grey">unreachable  </font>		&amp;	PwrPipe_8_Idle;
                   <font color = "red">==>  MISSING_ELSE</font>
41378      <font color = "grey">unreachable  </font>	assign Sys_Pwr_WakeUp =
41379      <font color = "grey">unreachable  </font>		PwrPipe_0_WakeUp
41380      <font color = "grey">unreachable  </font>		|
41381                   		PwrPipe_1_WakeUp
                   <font color = "red">==>  MISSING_ELSE</font>
41382                   		|
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_357068_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1152.html#inst_tag_357068" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific.Bp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       41364
 EXPRESSION (Full ? Reg_Err : Rx_Err)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_357068_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1152.html#inst_tag_357068" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">38</td>
<td class="rt">10</td>
<td class="rt">26.32 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">30</td>
<td class="rt">10</td>
<td class="rt">33.33 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">15</td>
<td class="rt">6</td>
<td class="rt">40.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">15</td>
<td class="rt">4</td>
<td class="rt">26.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_357068_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1152.html#inst_tag_357068" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_main.GenericToSpecific.Bp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">7</td>
<td class="rt">5</td>
<td class="rt">71.43 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">41364</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">41359</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">41367</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41364      		PwrPipe_1_Idle
           		              
41365      		&
           		 
41366      		PwrPipe_2_Idle
           		              
41367      		&
           		 
41368      		PwrPipe_3_Idle
           		              
41369      		&
           		 
41370      		PwrPipe_4_Idle
           		              
41371      		&
           		 
41372      		PwrPipe_5_Idle
           		              
41373      		&
           		 
41374      		PwrPipe_6_Idle
           		              
41375      		&
           		 
41376      		PwrPipe_7_Idle
           		              
41377      		&	PwrPipe_8_Idle;
           		 	               
41378      	assign Sys_Pwr_WakeUp =
           	                       
41379      		PwrPipe_0_WakeUp
           		                
41380      		|
           		 
41381      		PwrPipe_1_WakeUp
           		                
41382      		|
           		 
41383      		PwrPipe_2_WakeUp
           		                
41384      		|
           		 
41385      		PwrPipe_3_WakeUp
           		                
41386      		|
           		 
41387      		PwrPipe_4_WakeUp
           		                
41388      		|
           		 
41389      		PwrPipe_5_WakeUp
           		                
41390      		|
           		 
41391      		PwrPipe_6_WakeUp
           		                
41392      		|
           		 
41393      		PwrPipe_7_WakeUp
           		                
41394      		|	PwrPipe_8_WakeUp;
           		 	                 
41395      	assign Tx_Data =
           	                
41396      				{ 108 { Sel [0] }  } & Int_0_Data
           				                                 
41397      		|		{ 108 { Sel [1] }  } & Int_1_Data
           		 		                                 
41398      		|		{ 108 { Sel [2] }  } & Int_2_Data
           		 		                                 
41399      		|		{ 108 { Sel [3] }  } & Int_3_Data
           		 		                                 
41400      		|		{ 108 { Sel [4] }  } & Int_4_Data
           		 		                                 
41401      		|		{ 108 { Sel [5] }  } & Int_5_Data
           		 		                                 
41402      		|		{ 108 { Sel [6] }  } & Int_6_Data
           		 		                                 
41403      		|		{ 108 { Sel [7] }  } & Int_7_Data
           		 		                                 
41404      		|		{ 108 { Sel [8] }  } & Int_8_Data;
           		 		                                  
41405      endmodule
                    
41406      
           
41407      `timescale 1ps/1ps
                             
41408      module rsnoc_z_H_R_T_M_U_U_1302a983 (
                                                
41409      	Rx_0_Data
           	         
41410      ,	Rx_0_Head
            	         
41411      ,	Rx_0_Rdy
            	        
41412      ,	Rx_0_Tail
            	         
41413      ,	Rx_0_Vld
            	        
41414      ,	Rx_1_Data
            	         
41415      ,	Rx_1_Head
            	         
41416      ,	Rx_1_Rdy
            	        
41417      ,	Rx_1_Tail
            	         
41418      ,	Rx_1_Vld
            	        
41419      ,	Rx_2_Data
            	         
41420      ,	Rx_2_Head
            	         
41421      ,	Rx_2_Rdy
            	        
41422      ,	Rx_2_Tail
            	         
41423      ,	Rx_2_Vld
            	        
41424      ,	Rx_3_Data
            	         
41425      ,	Rx_3_Head
            	         
41426      ,	Rx_3_Rdy
            	        
41427      ,	Rx_3_Tail
            	         
41428      ,	Rx_3_Vld
            	        
41429      ,	Rx_4_Data
            	         
41430      ,	Rx_4_Head
            	         
41431      ,	Rx_4_Rdy
            	        
41432      ,	Rx_4_Tail
            	         
41433      ,	Rx_4_Vld
            	        
41434      ,	Rx_5_Data
            	         
41435      ,	Rx_5_Head
            	         
41436      ,	Rx_5_Rdy
            	        
41437      ,	Rx_5_Tail
            	         
41438      ,	Rx_5_Vld
            	        
41439      ,	Rx_6_Data
            	         
41440      ,	Rx_6_Head
            	         
41441      ,	Rx_6_Rdy
            	        
41442      ,	Rx_6_Tail
            	         
41443      ,	Rx_6_Vld
            	        
41444      ,	Rx_7_Data
            	         
41445      ,	Rx_7_Head
            	         
41446      ,	Rx_7_Rdy
            	        
41447      ,	Rx_7_Tail
            	         
41448      ,	Rx_7_Vld
            	        
41449      ,	Rx_8_Data
            	         
41450      ,	Rx_8_Head
            	         
41451      ,	Rx_8_Rdy
            	        
41452      ,	Rx_8_Tail
            	         
41453      ,	Rx_8_Vld
            	        
41454      ,	Sys_Clk
            	       
41455      ,	Sys_Clk_ClkS
            	            
41456      ,	Sys_Clk_En
            	          
41457      ,	Sys_Clk_EnS
            	           
41458      ,	Sys_Clk_RetRstN
            	               
41459      ,	Sys_Clk_RstN
            	            
41460      ,	Sys_Clk_Tm
            	          
41461      ,	Sys_Pwr_Idle
            	            
41462      ,	Sys_Pwr_WakeUp
            	              
41463      ,	Tx_Data
            	       
41464      ,	Tx_Head
            	       
41465      ,	Tx_Rdy
            	      
41466      ,	Tx_Tail
            	       
41467      ,	Tx_Vld
            	      
41468      ,	WakeUp_Rx_0
            	           
41469      ,	WakeUp_Rx_1
            	           
41470      ,	WakeUp_Rx_2
            	           
41471      ,	WakeUp_Rx_3
            	           
41472      ,	WakeUp_Rx_4
            	           
41473      ,	WakeUp_Rx_5
            	           
41474      ,	WakeUp_Rx_6
            	           
41475      ,	WakeUp_Rx_7
            	           
41476      ,	WakeUp_Rx_8
            	           
41477      );
             
41478      	input  [107:0] Rx_0_Data       ;
           	                                
41479      	input          Rx_0_Head       ;
           	                                
41480      	output         Rx_0_Rdy        ;
           	                                
41481      	input          Rx_0_Tail       ;
           	                                
41482      	input          Rx_0_Vld        ;
           	                                
41483      	input  [107:0] Rx_1_Data       ;
           	                                
41484      	input          Rx_1_Head       ;
           	                                
41485      	output         Rx_1_Rdy        ;
           	                                
41486      	input          Rx_1_Tail       ;
           	                                
41487      	input          Rx_1_Vld        ;
           	                                
41488      	input  [107:0] Rx_2_Data       ;
           	                                
41489      	input          Rx_2_Head       ;
           	                                
41490      	output         Rx_2_Rdy        ;
           	                                
41491      	input          Rx_2_Tail       ;
           	                                
41492      	input          Rx_2_Vld        ;
           	                                
41493      	input  [107:0] Rx_3_Data       ;
           	                                
41494      	input          Rx_3_Head       ;
           	                                
41495      	output         Rx_3_Rdy        ;
           	                                
41496      	input          Rx_3_Tail       ;
           	                                
41497      	input          Rx_3_Vld        ;
           	                                
41498      	input  [107:0] Rx_4_Data       ;
           	                                
41499      	input          Rx_4_Head       ;
           	                                
41500      	output         Rx_4_Rdy        ;
           	                                
41501      	input          Rx_4_Tail       ;
           	                                
41502      	input          Rx_4_Vld        ;
           	                                
41503      	input  [107:0] Rx_5_Data       ;
           	                                
41504      	input          Rx_5_Head       ;
           	                                
41505      	output         Rx_5_Rdy        ;
           	                                
41506      	input          Rx_5_Tail       ;
           	                                
41507      	input          Rx_5_Vld        ;
           	                                
41508      	input  [107:0] Rx_6_Data       ;
           	                                
41509      	input          Rx_6_Head       ;
           	                                
41510      	output         Rx_6_Rdy        ;
           	                                
41511      	input          Rx_6_Tail       ;
           	                                
41512      	input          Rx_6_Vld        ;
           	                                
41513      	input  [107:0] Rx_7_Data       ;
           	                                
41514      	input          Rx_7_Head       ;
           	                                
41515      	output         Rx_7_Rdy        ;
           	                                
41516      	input          Rx_7_Tail       ;
           	                                
41517      	input          Rx_7_Vld        ;
           	                                
41518      	input  [107:0] Rx_8_Data       ;
           	                                
41519      	input          Rx_8_Head       ;
           	                                
41520      	output         Rx_8_Rdy        ;
           	                                
41521      	input          Rx_8_Tail       ;
           	                                
41522      	input          Rx_8_Vld        ;
           	                                
41523      	input          Sys_Clk         ;
           	                                
41524      	input          Sys_Clk_ClkS    ;
           	                                
41525      	input          Sys_Clk_En      ;
           	                                
41526      	input          Sys_Clk_EnS     ;
           	                                
41527      	input          Sys_Clk_RetRstN ;
           	                                
41528      	input          Sys_Clk_RstN    ;
           	                                
41529      	input          Sys_Clk_Tm      ;
           	                                
41530      	output         Sys_Pwr_Idle    ;
           	                                
41531      	output         Sys_Pwr_WakeUp  ;
           	                                
41532      	output [107:0] Tx_Data         ;
           	                                
41533      	output         Tx_Head         ;
           	                                
41534      	input          Tx_Rdy          ;
           	                                
41535      	output         Tx_Tail         ;
           	                                
41536      	output         Tx_Vld          ;
           	                                
41537      	output         WakeUp_Rx_0     ;
           	                                
41538      	output         WakeUp_Rx_1     ;
           	                                
41539      	output         WakeUp_Rx_2     ;
           	                                
41540      	output         WakeUp_Rx_3     ;
           	                                
41541      	output         WakeUp_Rx_4     ;
           	                                
41542      	output         WakeUp_Rx_5     ;
           	                                
41543      	output         WakeUp_Rx_6     ;
           	                                
41544      	output         WakeUp_Rx_7     ;
           	                                
41545      	output         WakeUp_Rx_8     ;
           	                                
41546      	wire         CrtPwr_Idle   ;
           	                            
41547      	wire         CrtPwr_WakeUp ;
           	                            
41548      	wire [8:0]   Gnt           ;
           	                            
41549      	wire         LocPwr_WakeUp ;
           	                            
41550      	wire         MuxPwr_Idle   ;
           	                            
41551      	wire         MuxPwr_WakeUp ;
           	                            
41552      	wire         Rdy           ;
           	                            
41553      	wire [8:0]   Req           ;
           	                            
41554      	wire [8:0]   Req1          ;
           	                            
41555      	wire [8:0]   ReqArbIn      ;
           	                            
41556      	wire [107:0] Rx1_0_Data    ;
           	                            
41557      	wire         Rx1_0_Head    ;
           	                            
41558      	wire         Rx1_0_Rdy     ;
           	                            
41559      	wire         Rx1_0_Tail    ;
           	                            
41560      	wire         Rx1_0_Vld     ;
           	                            
41561      	wire [107:0] Rx1_1_Data    ;
           	                            
41562      	wire         Rx1_1_Head    ;
           	                            
41563      	wire         Rx1_1_Rdy     ;
           	                            
41564      	wire         Rx1_1_Tail    ;
           	                            
41565      	wire         Rx1_1_Vld     ;
           	                            
41566      	wire [107:0] Rx1_2_Data    ;
           	                            
41567      	wire         Rx1_2_Head    ;
           	                            
41568      	wire         Rx1_2_Rdy     ;
           	                            
41569      	wire         Rx1_2_Tail    ;
           	                            
41570      	wire         Rx1_2_Vld     ;
           	                            
41571      	wire [107:0] Rx1_3_Data    ;
           	                            
41572      	wire         Rx1_3_Head    ;
           	                            
41573      	wire         Rx1_3_Rdy     ;
           	                            
41574      	wire         Rx1_3_Tail    ;
           	                            
41575      	wire         Rx1_3_Vld     ;
           	                            
41576      	wire [107:0] Rx1_4_Data    ;
           	                            
41577      	wire         Rx1_4_Head    ;
           	                            
41578      	wire         Rx1_4_Rdy     ;
           	                            
41579      	wire         Rx1_4_Tail    ;
           	                            
41580      	wire         Rx1_4_Vld     ;
           	                            
41581      	wire [107:0] Rx1_5_Data    ;
           	                            
41582      	wire         Rx1_5_Head    ;
           	                            
41583      	wire         Rx1_5_Rdy     ;
           	                            
41584      	wire         Rx1_5_Tail    ;
           	                            
41585      	wire         Rx1_5_Vld     ;
           	                            
41586      	wire [107:0] Rx1_6_Data    ;
           	                            
41587      	wire         Rx1_6_Head    ;
           	                            
41588      	wire         Rx1_6_Rdy     ;
           	                            
41589      	wire         Rx1_6_Tail    ;
           	                            
41590      	wire         Rx1_6_Vld     ;
           	                            
41591      	wire [107:0] Rx1_7_Data    ;
           	                            
41592      	wire         Rx1_7_Head    ;
           	                            
41593      	wire         Rx1_7_Rdy     ;
           	                            
41594      	wire         Rx1_7_Tail    ;
           	                            
41595      	wire         Rx1_7_Vld     ;
           	                            
41596      	wire [107:0] Rx1_8_Data    ;
           	                            
41597      	wire         Rx1_8_Head    ;
           	                            
41598      	wire         Rx1_8_Rdy     ;
           	                            
41599      	wire         Rx1_8_Tail    ;
           	                            
41600      	wire         Rx1_8_Vld     ;
           	                            
41601      	wire [8:0]   RxLock        ;
           	                            
41602      	wire         SelPwr_Idle   ;
           	                            
41603      	wire         SelPwr_WakeUp ;
           	                            
41604      	wire [107:0] Tx1_Data      ;
           	                            
41605      	wire         Tx1_Head      ;
           	                            
41606      	wire         Tx1_Rdy       ;
           	                            
41607      	wire         Tx1_Tail      ;
           	                            
41608      	wire         Tx1_Vld       ;
           	                            
41609      	wire         Vld           ;
           	                            
41610      	rsnoc_z_H_R_U_A_Mc_R9c0 umc(
           	                            
41611      		.ReqIn( Req )
           		             
41612      	,	.ReqOut( Req1 )
           	 	               
41613      	,	.Sys_Clk( Sys_Clk )
           	 	                   
41614      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
41615      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
41616      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
41617      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
41618      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
41619      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
41620      	,	.Sys_Pwr_Idle( CrtPwr_Idle )
           	 	                            
41621      	,	.Sys_Pwr_WakeUp( CrtPwr_WakeUp )
           	 	                                
41622      	);
           	  
41623      	rsnoc_z_H_R_U_A_S_fe09775f_R9 usfe09775f(
           	                                         
41624      		.Gnt( Gnt )
           		           
41625      	,	.Rdy( Rdy )
           	 	           
41626      	,	.Req( Req1 )
           	 	            
41627      	,	.ReqArbIn( ReqArbIn )
           	 	                     
41628      	,	.Sys_Clk( Sys_Clk )
           	 	                   
41629      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
41630      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
41631      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
41632      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
41633      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
41634      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
41635      	,	.Sys_Pwr_Idle( SelPwr_Idle )
           	 	                            
41636      	,	.Sys_Pwr_WakeUp( SelPwr_WakeUp )
           	 	                                
41637      	,	.Vld( Vld )
           	 	           
41638      	);
           	  
41639      	assign Rx1_0_Data = Rx_0_Data;
           	                              
41640      	assign Rx1_0_Head = Rx_0_Head;
           	                              
41641      	assign Rx1_0_Tail = Rx_0_Tail;
           	                              
41642      	assign Rx1_0_Vld = Rx_0_Vld;
           	                            
41643      	assign Rx1_1_Data = Rx_1_Data;
           	                              
41644      	assign Rx1_1_Head = Rx_1_Head;
           	                              
41645      	assign Rx1_1_Tail = Rx_1_Tail;
           	                              
41646      	assign Rx1_1_Vld = Rx_1_Vld;
           	                            
41647      	assign Rx1_2_Data = Rx_2_Data;
           	                              
41648      	assign Rx1_2_Head = Rx_2_Head;
           	                              
41649      	assign Rx1_2_Tail = Rx_2_Tail;
           	                              
41650      	assign Rx1_2_Vld = Rx_2_Vld;
           	                            
41651      	assign Rx1_3_Data = Rx_3_Data;
           	                              
41652      	assign Rx1_3_Head = Rx_3_Head;
           	                              
41653      	assign Rx1_3_Tail = Rx_3_Tail;
           	                              
41654      	assign Rx1_3_Vld = Rx_3_Vld;
           	                            
41655      	assign Rx1_4_Data = Rx_4_Data;
           	                              
41656      	assign Rx1_4_Head = Rx_4_Head;
           	                              
41657      	assign Rx1_4_Tail = Rx_4_Tail;
           	                              
41658      	assign Rx1_4_Vld = Rx_4_Vld;
           	                            
41659      	assign Rx1_5_Data = Rx_5_Data;
           	                              
41660      	assign Rx1_5_Head = Rx_5_Head;
           	                              
41661      	assign Rx1_5_Tail = Rx_5_Tail;
           	                              
41662      	assign Rx1_5_Vld = Rx_5_Vld;
           	                            
41663      	assign Rx1_6_Data = Rx_6_Data;
           	                              
41664      	assign Rx1_6_Head = Rx_6_Head;
           	                              
41665      	assign Rx1_6_Tail = Rx_6_Tail;
           	                              
41666      	assign Rx1_6_Vld = Rx_6_Vld;
           	                            
41667      	assign Rx1_7_Data = Rx_7_Data;
           	                              
41668      	assign Rx1_7_Head = Rx_7_Head;
           	                              
41669      	assign Rx1_7_Tail = Rx_7_Tail;
           	                              
41670      	assign Rx1_7_Vld = Rx_7_Vld;
           	                            
41671      	assign Rx1_8_Data = Rx_8_Data;
           	                              
41672      	assign Rx1_8_Head = Rx_8_Head;
           	                              
41673      	assign Rx1_8_Tail = Rx_8_Tail;
           	                              
41674      	assign Rx1_8_Vld = Rx_8_Vld;
           	                            
41675      	assign RxLock =
           	               
41676      		{	Rx1_8_Head & Rx1_8_Data [107]
           		 	                             
41677      		,	Rx1_7_Head & Rx1_7_Data [107]
           		 	                             
41678      		,	Rx1_6_Head & Rx1_6_Data [107]
           		 	                             
41679      		,	Rx1_5_Head & Rx1_5_Data [107]
           		 	                             
41680      		,	Rx1_4_Head & Rx1_4_Data [107]
           		 	                             
41681      		,	Rx1_3_Head & Rx1_3_Data [107]
           		 	                             
41682      		,	Rx1_2_Head & Rx1_2_Data [107]
           		 	                             
41683      		,	Rx1_1_Head & Rx1_1_Data [107]
           		 	                             
41684      		,	Rx1_0_Head & Rx1_0_Data [107]
           		 	                             
41685      		};
           		  
41686      	assign Tx1_Rdy = Tx_Rdy;
           	                        
41687      	rsnoc_z_H_R_U_A_M_35b03f37_D108e0p0 Am(
           	                                       
41688      		.Gnt( Gnt )
           		           
41689      	,	.Rdy( Rdy )
           	 	           
41690      	,	.Req( Req )
           	 	           
41691      	,	.ReqArbIn( ReqArbIn )
           	 	                     
41692      	,	.Rx_0_Data( Rx1_0_Data )
           	 	                        
41693      	,	.Rx_0_Head( Rx1_0_Head )
           	 	                        
41694      	,	.Rx_0_Rdy( Rx1_0_Rdy )
           	 	                      
41695      	,	.Rx_0_Tail( Rx1_0_Tail )
           	 	                        
41696      	,	.Rx_0_Vld( Rx1_0_Vld )
           	 	                      
41697      	,	.Rx_1_Data( Rx1_1_Data )
           	 	                        
41698      	,	.Rx_1_Head( Rx1_1_Head )
           	 	                        
41699      	,	.Rx_1_Rdy( Rx1_1_Rdy )
           	 	                      
41700      	,	.Rx_1_Tail( Rx1_1_Tail )
           	 	                        
41701      	,	.Rx_1_Vld( Rx1_1_Vld )
           	 	                      
41702      	,	.Rx_2_Data( Rx1_2_Data )
           	 	                        
41703      	,	.Rx_2_Head( Rx1_2_Head )
           	 	                        
41704      	,	.Rx_2_Rdy( Rx1_2_Rdy )
           	 	                      
41705      	,	.Rx_2_Tail( Rx1_2_Tail )
           	 	                        
41706      	,	.Rx_2_Vld( Rx1_2_Vld )
           	 	                      
41707      	,	.Rx_3_Data( Rx1_3_Data )
           	 	                        
41708      	,	.Rx_3_Head( Rx1_3_Head )
           	 	                        
41709      	,	.Rx_3_Rdy( Rx1_3_Rdy )
           	 	                      
41710      	,	.Rx_3_Tail( Rx1_3_Tail )
           	 	                        
41711      	,	.Rx_3_Vld( Rx1_3_Vld )
           	 	                      
41712      	,	.Rx_4_Data( Rx1_4_Data )
           	 	                        
41713      	,	.Rx_4_Head( Rx1_4_Head )
           	 	                        
41714      	,	.Rx_4_Rdy( Rx1_4_Rdy )
           	 	                      
41715      	,	.Rx_4_Tail( Rx1_4_Tail )
           	 	                        
41716      	,	.Rx_4_Vld( Rx1_4_Vld )
           	 	                      
41717      	,	.Rx_5_Data( Rx1_5_Data )
           	 	                        
41718      	,	.Rx_5_Head( Rx1_5_Head )
           	 	                        
41719      	,	.Rx_5_Rdy( Rx1_5_Rdy )
           	 	                      
41720      	,	.Rx_5_Tail( Rx1_5_Tail )
           	 	                        
41721      	,	.Rx_5_Vld( Rx1_5_Vld )
           	 	                      
41722      	,	.Rx_6_Data( Rx1_6_Data )
           	 	                        
41723      	,	.Rx_6_Head( Rx1_6_Head )
           	 	                        
41724      	,	.Rx_6_Rdy( Rx1_6_Rdy )
           	 	                      
41725      	,	.Rx_6_Tail( Rx1_6_Tail )
           	 	                        
41726      	,	.Rx_6_Vld( Rx1_6_Vld )
           	 	                      
41727      	,	.Rx_7_Data( Rx1_7_Data )
           	 	                        
41728      	,	.Rx_7_Head( Rx1_7_Head )
           	 	                        
41729      	,	.Rx_7_Rdy( Rx1_7_Rdy )
           	 	                      
41730      	,	.Rx_7_Tail( Rx1_7_Tail )
           	 	                        
41731      	,	.Rx_7_Vld( Rx1_7_Vld )
           	 	                      
41732      	,	.Rx_8_Data( Rx1_8_Data )
           	 	                        
41733      	,	.Rx_8_Head( Rx1_8_Head )
           	 	                        
41734      	,	.Rx_8_Rdy( Rx1_8_Rdy )
           	 	                      
41735      	,	.Rx_8_Tail( Rx1_8_Tail )
           	 	                        
41736      	,	.Rx_8_Vld( Rx1_8_Vld )
           	 	                      
41737      	,	.RxLock( RxLock )
           	 	                 
41738      	,	.Sys_Clk( Sys_Clk )
           	 	                   
41739      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
41740      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
41741      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
41742      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
41743      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
41744      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
41745      	,	.Sys_Pwr_Idle( MuxPwr_Idle )
           	 	                            
41746      	,	.Sys_Pwr_WakeUp( MuxPwr_WakeUp )
           	 	                                
41747      	,	.Tx_Data( Tx1_Data )
           	 	                    
41748      	,	.Tx_Head( Tx1_Head )
           	 	                    
41749      	,	.Tx_Rdy( Tx1_Rdy )
           	 	                  
41750      	,	.Tx_Tail( Tx1_Tail )
           	 	                    
41751      	,	.Tx_Vld( Tx1_Vld )
           	 	                  
41752      	,	.Vld( Vld )
           	 	           
41753      	);
           	  
41754      	assign Rx_0_Rdy = Rx1_0_Rdy;
           	                            
41755      	assign Rx_1_Rdy = Rx1_1_Rdy;
           	                            
41756      	assign Rx_2_Rdy = Rx1_2_Rdy;
           	                            
41757      	assign Rx_3_Rdy = Rx1_3_Rdy;
           	                            
41758      	assign Rx_4_Rdy = Rx1_4_Rdy;
           	                            
41759      	assign Rx_5_Rdy = Rx1_5_Rdy;
           	                            
41760      	assign Rx_6_Rdy = Rx1_6_Rdy;
           	                            
41761      	assign Rx_7_Rdy = Rx1_7_Rdy;
           	                            
41762      	assign Rx_8_Rdy = Rx1_8_Rdy;
           	                            
41763      	assign Sys_Pwr_Idle = MuxPwr_Idle & CrtPwr_Idle & SelPwr_Idle;
           	                                                              
41764      	assign LocPwr_WakeUp = Rx_0_Vld | Rx_1_Vld | Rx_2_Vld | Rx_3_Vld | Rx_4_Vld | Rx_5_Vld | Rx_6_Vld | Rx_7_Vld | Rx_8_Vld;
           	                                                                                                                        
41765      	assign Sys_Pwr_WakeUp = MuxPwr_WakeUp | CrtPwr_WakeUp | SelPwr_WakeUp | LocPwr_WakeUp;
           	                                                                                      
41766      	assign Tx_Data = { Tx1_Data [107:38] , Tx1_Data [37:0] };
           	                                                         
41767      	assign Tx_Head = Tx1_Head;
           	                          
41768      	assign Tx_Tail = Tx1_Tail;
           	                          
41769      	assign Tx_Vld = Tx1_Vld;
           	                        
41770      	assign WakeUp_Rx_0 = Rx_0_Vld;
           	                              
41771      	assign WakeUp_Rx_1 = Rx_1_Vld;
           	                              
41772      	assign WakeUp_Rx_2 = Rx_2_Vld;
           	                              
41773      	assign WakeUp_Rx_3 = Rx_3_Vld;
           	                              
41774      	assign WakeUp_Rx_4 = Rx_4_Vld;
           	                              
41775      	assign WakeUp_Rx_5 = Rx_5_Vld;
           	                              
41776      	assign WakeUp_Rx_6 = Rx_6_Vld;
           	                              
41777      	assign WakeUp_Rx_7 = Rx_7_Vld;
           	                              
41778      	assign WakeUp_Rx_8 = Rx_8_Vld;
           	                              
41779      endmodule
                    
41780      
           
41781      
           
41782      
           
41783      // FlexNoC version    : 4.7.0
                                        
41784      // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
41785      // Exported Structure : /Specification.Architecture.Structure
                                                                        
41786      // ExportOption       : /verilog
                                           
41787      
           
41788      `timescale 1ps/1ps
                             
41789      module rsnoc_z_H_R_T_D_U_U_6212eedc (
                                                
41790      	Rx_Data
           	       
41791      ,	Rx_Head
            	       
41792      ,	Rx_Rdy
            	      
41793      ,	Rx_Tail
            	       
41794      ,	Rx_Vld
            	      
41795      ,	Sys_Clk
            	       
41796      ,	Sys_Clk_ClkS
            	            
41797      ,	Sys_Clk_En
            	          
41798      ,	Sys_Clk_EnS
            	           
41799      ,	Sys_Clk_RetRstN
            	               
41800      ,	Sys_Clk_RstN
            	            
41801      ,	Sys_Clk_Tm
            	          
41802      ,	Sys_Pwr_Idle
            	            
41803      ,	Sys_Pwr_WakeUp
            	              
41804      ,	Tx_0_Data
            	         
41805      ,	Tx_0_Head
            	         
41806      ,	Tx_0_Rdy
            	        
41807      ,	Tx_0_Tail
            	         
41808      ,	Tx_0_Vld
            	        
41809      ,	Tx_1_Data
            	         
41810      ,	Tx_1_Head
            	         
41811      ,	Tx_1_Rdy
            	        
41812      ,	Tx_1_Tail
            	         
41813      ,	Tx_1_Vld
            	        
41814      ,	Tx_2_Data
            	         
41815      ,	Tx_2_Head
            	         
41816      ,	Tx_2_Rdy
            	        
41817      ,	Tx_2_Tail
            	         
41818      ,	Tx_2_Vld
            	        
41819      ,	Tx_3_Data
            	         
41820      ,	Tx_3_Head
            	         
41821      ,	Tx_3_Rdy
            	        
41822      ,	Tx_3_Tail
            	         
41823      ,	Tx_3_Vld
            	        
41824      ,	Tx_4_Data
            	         
41825      ,	Tx_4_Head
            	         
41826      ,	Tx_4_Rdy
            	        
41827      ,	Tx_4_Tail
            	         
41828      ,	Tx_4_Vld
            	        
41829      ,	Tx_5_Data
            	         
41830      ,	Tx_5_Head
            	         
41831      ,	Tx_5_Rdy
            	        
41832      ,	Tx_5_Tail
            	         
41833      ,	Tx_5_Vld
            	        
41834      ,	Tx_6_Data
            	         
41835      ,	Tx_6_Head
            	         
41836      ,	Tx_6_Rdy
            	        
41837      ,	Tx_6_Tail
            	         
41838      ,	Tx_6_Vld
            	        
41839      ,	WakeUp_Rx
            	         
41840      );
             
41841      	input  [107:0] Rx_Data         ;
           	                                
41842      	input          Rx_Head         ;
           	                                
41843      	output         Rx_Rdy          ;
           	                                
41844      	input          Rx_Tail         ;
           	                                
41845      	input          Rx_Vld          ;
           	                                
41846      	input          Sys_Clk         ;
           	                                
41847      	input          Sys_Clk_ClkS    ;
           	                                
41848      	input          Sys_Clk_En      ;
           	                                
41849      	input          Sys_Clk_EnS     ;
           	                                
41850      	input          Sys_Clk_RetRstN ;
           	                                
41851      	input          Sys_Clk_RstN    ;
           	                                
41852      	input          Sys_Clk_Tm      ;
           	                                
41853      	output         Sys_Pwr_Idle    ;
           	                                
41854      	output         Sys_Pwr_WakeUp  ;
           	                                
41855      	output [107:0] Tx_0_Data       ;
           	                                
41856      	output         Tx_0_Head       ;
           	                                
41857      	input          Tx_0_Rdy        ;
           	                                
41858      	output         Tx_0_Tail       ;
           	                                
41859      	output         Tx_0_Vld        ;
           	                                
41860      	output [107:0] Tx_1_Data       ;
           	                                
41861      	output         Tx_1_Head       ;
           	                                
41862      	input          Tx_1_Rdy        ;
           	                                
41863      	output         Tx_1_Tail       ;
           	                                
41864      	output         Tx_1_Vld        ;
           	                                
41865      	output [107:0] Tx_2_Data       ;
           	                                
41866      	output         Tx_2_Head       ;
           	                                
41867      	input          Tx_2_Rdy        ;
           	                                
41868      	output         Tx_2_Tail       ;
           	                                
41869      	output         Tx_2_Vld        ;
           	                                
41870      	output [107:0] Tx_3_Data       ;
           	                                
41871      	output         Tx_3_Head       ;
           	                                
41872      	input          Tx_3_Rdy        ;
           	                                
41873      	output         Tx_3_Tail       ;
           	                                
41874      	output         Tx_3_Vld        ;
           	                                
41875      	output [107:0] Tx_4_Data       ;
           	                                
41876      	output         Tx_4_Head       ;
           	                                
41877      	input          Tx_4_Rdy        ;
           	                                
41878      	output         Tx_4_Tail       ;
           	                                
41879      	output         Tx_4_Vld        ;
           	                                
41880      	output [107:0] Tx_5_Data       ;
           	                                
41881      	output         Tx_5_Head       ;
           	                                
41882      	input          Tx_5_Rdy        ;
           	                                
41883      	output         Tx_5_Tail       ;
           	                                
41884      	output         Tx_5_Vld        ;
           	                                
41885      	output [107:0] Tx_6_Data       ;
           	                                
41886      	output         Tx_6_Head       ;
           	                                
41887      	input          Tx_6_Rdy        ;
           	                                
41888      	output         Tx_6_Tail       ;
           	                                
41889      	output         Tx_6_Vld        ;
           	                                
41890      	output         WakeUp_Rx       ;
           	                                
41891      	wire [13:0]  u_2c0b        ;
           	                            
41892      	wire [8:0]   u_34e6        ;
           	                            
41893      	wire [13:0]  u_3545        ;
           	                            
41894      	wire [13:0]  u_39a2        ;
           	                            
41895      	wire [8:0]   u_5c5f        ;
           	                            
41896      	wire [8:0]   u_6599        ;
           	                            
41897      	wire [13:0]  u_67c4        ;
           	                            
41898      	wire [13:0]  u_70fe        ;
           	                            
41899      	reg  [6:0]   u_7c15        ;
           	                            
41900      	wire [13:0]  u_8495        ;
           	                            
41901      	wire [8:0]   u_8e3c        ;
           	                            
41902      	wire [8:0]   u_9776        ;
           	                            
41903      	wire [8:0]   u_a9ea        ;
           	                            
41904      	wire [6:0]   u_ab1f        ;
           	                            
41905      	wire [69:0]  Hdr           ;
           	                            
41906      	wire         HdrPwr_Idle   ;
           	                            
41907      	wire         HdrPwr_WakeUp ;
           	                            
41908      	wire [107:0] Int_Data      ;
           	                            
41909      	wire         Int_Head      ;
           	                            
41910      	wire         Int_Rdy       ;
           	                            
41911      	wire         Int_Tail      ;
           	                            
41912      	wire         Int_Vld       ;
           	                            
41913      	wire [6:0]   PortSel       ;
           	                            
41914      	wire [107:0] Rx1_Data      ;
           	                            
41915      	wire         Rx1_Head      ;
           	                            
41916      	wire         Rx1_Rdy       ;
           	                            
41917      	wire         Rx1_Tail      ;
           	                            
41918      	wire         Rx1_Vld       ;
           	                            
41919      	wire [6:0]   TblSel        ;
           	                            
41920      	wire [5:0]   TblSel1       ;
           	                            
41921      	wire [107:0] Tx1_0_Data    ;
           	                            
41922      	wire         Tx1_0_Head    ;
           	                            
41923      	wire         Tx1_0_Rdy     ;
           	                            
41924      	wire         Tx1_0_Tail    ;
           	                            
41925      	wire         Tx1_0_Vld     ;
           	                            
41926      	wire [107:0] Tx1_1_Data    ;
           	                            
41927      	wire         Tx1_1_Head    ;
           	                            
41928      	wire         Tx1_1_Rdy     ;
           	                            
41929      	wire         Tx1_1_Tail    ;
           	                            
41930      	wire         Tx1_1_Vld     ;
           	                            
41931      	wire [107:0] Tx1_2_Data    ;
           	                            
41932      	wire         Tx1_2_Head    ;
           	                            
41933      	wire         Tx1_2_Rdy     ;
           	                            
41934      	wire         Tx1_2_Tail    ;
           	                            
41935      	wire         Tx1_2_Vld     ;
           	                            
41936      	wire [107:0] Tx1_3_Data    ;
           	                            
41937      	wire         Tx1_3_Head    ;
           	                            
41938      	wire         Tx1_3_Rdy     ;
           	                            
41939      	wire         Tx1_3_Tail    ;
           	                            
41940      	wire         Tx1_3_Vld     ;
           	                            
41941      	wire [107:0] Tx1_4_Data    ;
           	                            
41942      	wire         Tx1_4_Head    ;
           	                            
41943      	wire         Tx1_4_Rdy     ;
           	                            
41944      	wire         Tx1_4_Tail    ;
           	                            
41945      	wire         Tx1_4_Vld     ;
           	                            
41946      	wire [107:0] Tx1_5_Data    ;
           	                            
41947      	wire         Tx1_5_Head    ;
           	                            
41948      	wire         Tx1_5_Rdy     ;
           	                            
41949      	wire         Tx1_5_Tail    ;
           	                            
41950      	wire         Tx1_5_Vld     ;
           	                            
41951      	wire [107:0] Tx1_6_Data    ;
           	                            
41952      	wire         Tx1_6_Head    ;
           	                            
41953      	wire         Tx1_6_Rdy     ;
           	                            
41954      	wire         Tx1_6_Tail    ;
           	                            
41955      	wire         Tx1_6_Vld     ;
           	                            
41956      	assign Rx1_Data = Rx_Data;
           	                          
41957      	assign Rx1_Head = Rx_Head;
           	                          
41958      	assign Rx1_Tail = Rx_Tail;
           	                          
41959      	assign Rx1_Vld = Rx_Vld;
           	                        
41960      	assign Tx1_0_Rdy = Tx_0_Rdy;
           	                            
41961      	assign u_8495 = Hdr [68:55];
           	                            
41962      	assign u_34e6 = u_8495 [13:5];
           	                              
41963      	assign u_70fe = Hdr [68:55];
           	                            
41964      	assign u_9776 = u_70fe [13:5];
           	                              
41965      	assign u_67c4 = Hdr [68:55];
           	                            
41966      	assign u_8e3c = u_67c4 [13:5];
           	                              
41967      	assign u_39a2 = Hdr [68:55];
           	                            
41968      	assign u_a9ea = u_39a2 [13:5];
           	                              
41969      	assign u_3545 = Hdr [68:55];
           	                            
41970      	assign u_6599 = u_3545 [13:5];
           	                              
41971      	assign u_2c0b = Hdr [68:55];
           	                            
41972      	assign u_5c5f = u_2c0b [13:5];
           	                              
41973      	assign TblSel1 =
           	                
41974      		{		( u_34e6 & 9'b000001100 ) == 9'b000001000
           		 		                                         
41975      		,		( u_9776 & 9'b000001101 ) == 9'b000001100
           		 		                                         
41976      		,		( u_8e3c & 9'b000001101 ) == 9'b000001101
           		 		                                         
41977      		,		( u_a9ea & 9'b000011100 ) == 9'b000010000
           		 		                                         
41978      		,		( u_6599 & 9'b000011110 ) == 9'b000010100
           		 		                                         
41979      		,		( u_5c5f & 9'b000001110 ) == 9'b000000110
           		 		                                         
41980      		};
           		  
41981      	assign PortSel = Int_Head ? TblSel : u_7c15;
           	                          <font color = "red">-1-</font>  
           	                          <font color = "red">==></font>  
           	                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41359      		else if ( Tx_Vld & Tx_Head )
           		     <font color = "green">-1-</font>  
41360      			Lock <= #1.0 ( LockSel );
           <font color = "green">			==></font>
41361      	assign Sys_Pwr_Idle =
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
41367      		&
           		<font color = "green">-1-</font> 
41368      		PwrPipe_3_Idle
           <font color = "green">		==></font>
41369      		&
           		<font color = "red">-2-</font> 
41370      		PwrPipe_4_Idle
           <font color = "red">		==></font>
           		MISSING_ELSE
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_357067">
    <li>
      <a href="#inst_tag_357067_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_357067_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_357067_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_357067_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_357068">
    <li>
      <a href="#inst_tag_357068_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_357068_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_357068_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_357068_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_B_bf1d5a78_A1">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
