{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1416497249072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1416497249073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 20 23:27:28 2014 " "Processing started: Thu Nov 20 23:27:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1416497249073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1416497249073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu_4bit -c alu_4bit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu_4bit -c alu_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1416497249073 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_4bit_6_1200mv_85c_slow.vo E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/ simulation " "Generated file alu_4bit_6_1200mv_85c_slow.vo in folder \"E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1416497249976 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_4bit_6_1200mv_0c_slow.vo E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/ simulation " "Generated file alu_4bit_6_1200mv_0c_slow.vo in folder \"E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1416497250052 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_4bit_min_1200mv_0c_fast.vo E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/ simulation " "Generated file alu_4bit_min_1200mv_0c_fast.vo in folder \"E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1416497250124 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_4bit.vo E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/ simulation " "Generated file alu_4bit.vo in folder \"E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1416497250197 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_4bit_6_1200mv_85c_v_slow.sdo E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/ simulation " "Generated file alu_4bit_6_1200mv_85c_v_slow.sdo in folder \"E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1416497250352 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_4bit_6_1200mv_0c_v_slow.sdo E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/ simulation " "Generated file alu_4bit_6_1200mv_0c_v_slow.sdo in folder \"E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1416497250398 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_4bit_min_1200mv_0c_v_fast.sdo E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/ simulation " "Generated file alu_4bit_min_1200mv_0c_v_fast.sdo in folder \"E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1416497250461 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_4bit_v.sdo E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/ simulation " "Generated file alu_4bit_v.sdo in folder \"E:/FDU/study/Fundamentals of Digital Logic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1416497250518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1416497250600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 20 23:27:30 2014 " "Processing ended: Thu Nov 20 23:27:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1416497250600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1416497250600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1416497250600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1416497250600 ""}
