# Reading D:/Programs/Quatrus/modelsim_ase/tcl/vsim/pref.tcl
# do Zadatak_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Programs/Quatrus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Ognjen/Desktop/Fax/II godina/LPRS/Zadatak_3/Zadatak/Zadatak.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:40 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Ognjen/Desktop/Fax/II godina/LPRS/Zadatak_3/Zadatak/Zadatak.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Zadatak
# -- Compiling architecture Behavioral of Zadatak
# End time: 11:58:40 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Ognjen/Desktop/Fax/II godina/LPRS/Zadatak_3/Zadatak/simulation/modelsim/Zadatak_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:40 on Nov 05,2020
# vcom -reportprogress 300 -93 -work work C:/Users/Ognjen/Desktop/Fax/II godina/LPRS/Zadatak_3/Zadatak/simulation/modelsim/Zadatak_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Zadatak_tb
# -- Compiling architecture Beh of Zadatak_tb
# ** Warning: C:/Users/Ognjen/Desktop/Fax/II godina/LPRS/Zadatak_3/Zadatak/simulation/modelsim/Zadatak_tb.vhd(43): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Ognjen/Desktop/Fax/II godina/LPRS/Zadatak_3/Zadatak/simulation/modelsim/Zadatak_tb.vhd(50): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 11:58:41 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  Zadatak_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" Zadatak_tb 
# Start time: 11:58:41 on Nov 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.zadatak_tb(beh)
# Loading work.zadatak(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 12:00:07 on Nov 05,2020, Elapsed time: 0:01:26
# Errors: 0, Warnings: 0
