;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-26
	MOV -17, <-20
	DJN -1, @-20
	SUB @127, 106
	SUB -8, 10
	ADD 220, 0
	SUB -2, <-420
	SPL 0, <-2
	MOV -1, <-26
	MOV -17, <-20
	CMP -7, <-420
	CMP #12, @0
	SPL 0, <-2
	ADD 210, 30
	ADD -1, <-20
	CMP #12, @0
	SUB @127, @106
	SUB @127, @106
	SUB @121, 103
	DJN -81, @-20
	SPL 0, <-2
	ADD #-81, <-20
	SLT 270, 1
	CMP @127, 106
	ADD 130, 9
	ADD 130, 9
	SLT #0, 920
	SUB @121, <193
	SUB @121, <193
	SUB @121, <193
	SUB #1, 0
	SUB #1, 0
	ADD 130, 9
	SUB @127, @106
	ADD 130, 9
	ADD 130, 9
	ADD #0, 920
	JMP 1, 10
	CMP #-7, <420
	SPL 0, <-2
	SPL 0, <-2
	SUB @0, 0
	SUB @121, <193
	CMP @121, 103
	ADD -1, <-20
	ADD 210, 31
	ADD -1, <-20
	SUB @0, 0
	SUB @0, 0
