DECL|CC|member|TIMER_CC_TypeDef CC[3]; /**< Compare/Capture Channel */
DECL|CMD|member|__IOM uint32_t CMD; /**< Command Register */
DECL|CNT|member|__IOM uint32_t CNT; /**< Counter Value Register */
DECL|CTRL|member|__IOM uint32_t CTRL; /**< Control Register */
DECL|DTCTRL|member|__IOM uint32_t DTCTRL; /**< DTI Control Register */
DECL|DTFAULTC|member|__OM uint32_t DTFAULTC; /**< DTI Fault Clear Register */
DECL|DTFAULT|member|__IM uint32_t DTFAULT; /**< DTI Fault Register */
DECL|DTFC|member|__IOM uint32_t DTFC; /**< DTI Fault Configuration Register */
DECL|DTLOCK|member|__IOM uint32_t DTLOCK; /**< DTI Configuration Lock Register */
DECL|DTOGEN|member|__IOM uint32_t DTOGEN; /**< DTI Output Generation Enable Register */
DECL|DTTIME|member|__IOM uint32_t DTTIME; /**< DTI Time Control Register */
DECL|IEN|member|__IOM uint32_t IEN; /**< Interrupt Enable Register */
DECL|IFC|member|__IOM uint32_t IFC; /**< Interrupt Flag Clear Register */
DECL|IFS|member|__IOM uint32_t IFS; /**< Interrupt Flag Set Register */
DECL|IF|member|__IM uint32_t IF; /**< Interrupt Flag Register */
DECL|RESERVED0|member|uint32_t RESERVED0[1]; /**< Reserved registers */
DECL|RESERVED1|member|uint32_t RESERVED1[4]; /**< Reserved for future use **/
DECL|ROUTE|member|__IOM uint32_t ROUTE; /**< I/O Routing Register */
DECL|STATUS|member|__IM uint32_t STATUS; /**< Status Register */
DECL|TIMER_CC_CCVB_CCVB_DEFAULT|macro|TIMER_CC_CCVB_CCVB_DEFAULT
DECL|TIMER_CC_CCVP_CCVP_DEFAULT|macro|TIMER_CC_CCVP_CCVP_DEFAULT
DECL|TIMER_CC_CCV_CCV_DEFAULT|macro|TIMER_CC_CCV_CCV_DEFAULT
DECL|TIMER_CC_CTRL_CMOA_CLEAR|macro|TIMER_CC_CTRL_CMOA_CLEAR
DECL|TIMER_CC_CTRL_CMOA_DEFAULT|macro|TIMER_CC_CTRL_CMOA_DEFAULT
DECL|TIMER_CC_CTRL_CMOA_NONE|macro|TIMER_CC_CTRL_CMOA_NONE
DECL|TIMER_CC_CTRL_CMOA_SET|macro|TIMER_CC_CTRL_CMOA_SET
DECL|TIMER_CC_CTRL_CMOA_TOGGLE|macro|TIMER_CC_CTRL_CMOA_TOGGLE
DECL|TIMER_CC_CTRL_COFOA_CLEAR|macro|TIMER_CC_CTRL_COFOA_CLEAR
DECL|TIMER_CC_CTRL_COFOA_DEFAULT|macro|TIMER_CC_CTRL_COFOA_DEFAULT
DECL|TIMER_CC_CTRL_COFOA_NONE|macro|TIMER_CC_CTRL_COFOA_NONE
DECL|TIMER_CC_CTRL_COFOA_SET|macro|TIMER_CC_CTRL_COFOA_SET
DECL|TIMER_CC_CTRL_COFOA_TOGGLE|macro|TIMER_CC_CTRL_COFOA_TOGGLE
DECL|TIMER_CC_CTRL_COIST_DEFAULT|macro|TIMER_CC_CTRL_COIST_DEFAULT
DECL|TIMER_CC_CTRL_COIST|macro|TIMER_CC_CTRL_COIST
DECL|TIMER_CC_CTRL_CUFOA_CLEAR|macro|TIMER_CC_CTRL_CUFOA_CLEAR
DECL|TIMER_CC_CTRL_CUFOA_DEFAULT|macro|TIMER_CC_CTRL_CUFOA_DEFAULT
DECL|TIMER_CC_CTRL_CUFOA_NONE|macro|TIMER_CC_CTRL_CUFOA_NONE
DECL|TIMER_CC_CTRL_CUFOA_SET|macro|TIMER_CC_CTRL_CUFOA_SET
DECL|TIMER_CC_CTRL_CUFOA_TOGGLE|macro|TIMER_CC_CTRL_CUFOA_TOGGLE
DECL|TIMER_CC_CTRL_FILT_DEFAULT|macro|TIMER_CC_CTRL_FILT_DEFAULT
DECL|TIMER_CC_CTRL_FILT_DISABLE|macro|TIMER_CC_CTRL_FILT_DISABLE
DECL|TIMER_CC_CTRL_FILT_ENABLE|macro|TIMER_CC_CTRL_FILT_ENABLE
DECL|TIMER_CC_CTRL_FILT|macro|TIMER_CC_CTRL_FILT
DECL|TIMER_CC_CTRL_ICEDGE_BOTH|macro|TIMER_CC_CTRL_ICEDGE_BOTH
DECL|TIMER_CC_CTRL_ICEDGE_DEFAULT|macro|TIMER_CC_CTRL_ICEDGE_DEFAULT
DECL|TIMER_CC_CTRL_ICEDGE_FALLING|macro|TIMER_CC_CTRL_ICEDGE_FALLING
DECL|TIMER_CC_CTRL_ICEDGE_NONE|macro|TIMER_CC_CTRL_ICEDGE_NONE
DECL|TIMER_CC_CTRL_ICEDGE_RISING|macro|TIMER_CC_CTRL_ICEDGE_RISING
DECL|TIMER_CC_CTRL_ICEVCTRL_DEFAULT|macro|TIMER_CC_CTRL_ICEVCTRL_DEFAULT
DECL|TIMER_CC_CTRL_ICEVCTRL_EVERYEDGE|macro|TIMER_CC_CTRL_ICEVCTRL_EVERYEDGE
DECL|TIMER_CC_CTRL_ICEVCTRL_EVERYSECONDEDGE|macro|TIMER_CC_CTRL_ICEVCTRL_EVERYSECONDEDGE
DECL|TIMER_CC_CTRL_ICEVCTRL_FALLING|macro|TIMER_CC_CTRL_ICEVCTRL_FALLING
DECL|TIMER_CC_CTRL_ICEVCTRL_RISING|macro|TIMER_CC_CTRL_ICEVCTRL_RISING
DECL|TIMER_CC_CTRL_INSEL_DEFAULT|macro|TIMER_CC_CTRL_INSEL_DEFAULT
DECL|TIMER_CC_CTRL_INSEL_PIN|macro|TIMER_CC_CTRL_INSEL_PIN
DECL|TIMER_CC_CTRL_INSEL_PRS|macro|TIMER_CC_CTRL_INSEL_PRS
DECL|TIMER_CC_CTRL_INSEL|macro|TIMER_CC_CTRL_INSEL
DECL|TIMER_CC_CTRL_MODE_DEFAULT|macro|TIMER_CC_CTRL_MODE_DEFAULT
DECL|TIMER_CC_CTRL_MODE_INPUTCAPTURE|macro|TIMER_CC_CTRL_MODE_INPUTCAPTURE
DECL|TIMER_CC_CTRL_MODE_OFF|macro|TIMER_CC_CTRL_MODE_OFF
DECL|TIMER_CC_CTRL_MODE_OUTPUTCOMPARE|macro|TIMER_CC_CTRL_MODE_OUTPUTCOMPARE
DECL|TIMER_CC_CTRL_MODE_PWM|macro|TIMER_CC_CTRL_MODE_PWM
DECL|TIMER_CC_CTRL_OUTINV_DEFAULT|macro|TIMER_CC_CTRL_OUTINV_DEFAULT
DECL|TIMER_CC_CTRL_OUTINV|macro|TIMER_CC_CTRL_OUTINV
DECL|TIMER_CC_CTRL_PRSSEL_DEFAULT|macro|TIMER_CC_CTRL_PRSSEL_DEFAULT
DECL|TIMER_CC_CTRL_PRSSEL_PRSCH0|macro|TIMER_CC_CTRL_PRSSEL_PRSCH0
DECL|TIMER_CC_CTRL_PRSSEL_PRSCH10|macro|TIMER_CC_CTRL_PRSSEL_PRSCH10
DECL|TIMER_CC_CTRL_PRSSEL_PRSCH11|macro|TIMER_CC_CTRL_PRSSEL_PRSCH11
DECL|TIMER_CC_CTRL_PRSSEL_PRSCH1|macro|TIMER_CC_CTRL_PRSSEL_PRSCH1
DECL|TIMER_CC_CTRL_PRSSEL_PRSCH2|macro|TIMER_CC_CTRL_PRSSEL_PRSCH2
DECL|TIMER_CC_CTRL_PRSSEL_PRSCH3|macro|TIMER_CC_CTRL_PRSSEL_PRSCH3
DECL|TIMER_CC_CTRL_PRSSEL_PRSCH4|macro|TIMER_CC_CTRL_PRSSEL_PRSCH4
DECL|TIMER_CC_CTRL_PRSSEL_PRSCH5|macro|TIMER_CC_CTRL_PRSSEL_PRSCH5
DECL|TIMER_CC_CTRL_PRSSEL_PRSCH6|macro|TIMER_CC_CTRL_PRSSEL_PRSCH6
DECL|TIMER_CC_CTRL_PRSSEL_PRSCH7|macro|TIMER_CC_CTRL_PRSSEL_PRSCH7
DECL|TIMER_CC_CTRL_PRSSEL_PRSCH8|macro|TIMER_CC_CTRL_PRSSEL_PRSCH8
DECL|TIMER_CC_CTRL_PRSSEL_PRSCH9|macro|TIMER_CC_CTRL_PRSSEL_PRSCH9
DECL|TIMER_CMD_START_DEFAULT|macro|TIMER_CMD_START_DEFAULT
DECL|TIMER_CMD_START|macro|TIMER_CMD_START
DECL|TIMER_CMD_STOP_DEFAULT|macro|TIMER_CMD_STOP_DEFAULT
DECL|TIMER_CMD_STOP|macro|TIMER_CMD_STOP
DECL|TIMER_CNT_CNT_DEFAULT|macro|TIMER_CNT_CNT_DEFAULT
DECL|TIMER_CTRL_ATI_DEFAULT|macro|TIMER_CTRL_ATI_DEFAULT
DECL|TIMER_CTRL_ATI|macro|TIMER_CTRL_ATI
DECL|TIMER_CTRL_CLKSEL_CC1|macro|TIMER_CTRL_CLKSEL_CC1
DECL|TIMER_CTRL_CLKSEL_DEFAULT|macro|TIMER_CTRL_CLKSEL_DEFAULT
DECL|TIMER_CTRL_CLKSEL_PRESCHFPERCLK|macro|TIMER_CTRL_CLKSEL_PRESCHFPERCLK
DECL|TIMER_CTRL_CLKSEL_TIMEROUF|macro|TIMER_CTRL_CLKSEL_TIMEROUF
DECL|TIMER_CTRL_DEBUGRUN_DEFAULT|macro|TIMER_CTRL_DEBUGRUN_DEFAULT
DECL|TIMER_CTRL_DEBUGRUN|macro|TIMER_CTRL_DEBUGRUN
DECL|TIMER_CTRL_DMACLRACT_DEFAULT|macro|TIMER_CTRL_DMACLRACT_DEFAULT
DECL|TIMER_CTRL_DMACLRACT|macro|TIMER_CTRL_DMACLRACT
DECL|TIMER_CTRL_FALLA_DEFAULT|macro|TIMER_CTRL_FALLA_DEFAULT
DECL|TIMER_CTRL_FALLA_NONE|macro|TIMER_CTRL_FALLA_NONE
DECL|TIMER_CTRL_FALLA_RELOADSTART|macro|TIMER_CTRL_FALLA_RELOADSTART
DECL|TIMER_CTRL_FALLA_START|macro|TIMER_CTRL_FALLA_START
DECL|TIMER_CTRL_FALLA_STOP|macro|TIMER_CTRL_FALLA_STOP
DECL|TIMER_CTRL_MODE_DEFAULT|macro|TIMER_CTRL_MODE_DEFAULT
DECL|TIMER_CTRL_MODE_DOWN|macro|TIMER_CTRL_MODE_DOWN
DECL|TIMER_CTRL_MODE_QDEC|macro|TIMER_CTRL_MODE_QDEC
DECL|TIMER_CTRL_MODE_UPDOWN|macro|TIMER_CTRL_MODE_UPDOWN
DECL|TIMER_CTRL_MODE_UP|macro|TIMER_CTRL_MODE_UP
DECL|TIMER_CTRL_OSMEN_DEFAULT|macro|TIMER_CTRL_OSMEN_DEFAULT
DECL|TIMER_CTRL_OSMEN|macro|TIMER_CTRL_OSMEN
DECL|TIMER_CTRL_PRESC_DEFAULT|macro|TIMER_CTRL_PRESC_DEFAULT
DECL|TIMER_CTRL_PRESC_DIV1024|macro|TIMER_CTRL_PRESC_DIV1024
DECL|TIMER_CTRL_PRESC_DIV128|macro|TIMER_CTRL_PRESC_DIV128
DECL|TIMER_CTRL_PRESC_DIV16|macro|TIMER_CTRL_PRESC_DIV16
DECL|TIMER_CTRL_PRESC_DIV1|macro|TIMER_CTRL_PRESC_DIV1
DECL|TIMER_CTRL_PRESC_DIV256|macro|TIMER_CTRL_PRESC_DIV256
DECL|TIMER_CTRL_PRESC_DIV2|macro|TIMER_CTRL_PRESC_DIV2
DECL|TIMER_CTRL_PRESC_DIV32|macro|TIMER_CTRL_PRESC_DIV32
DECL|TIMER_CTRL_PRESC_DIV4|macro|TIMER_CTRL_PRESC_DIV4
DECL|TIMER_CTRL_PRESC_DIV512|macro|TIMER_CTRL_PRESC_DIV512
DECL|TIMER_CTRL_PRESC_DIV64|macro|TIMER_CTRL_PRESC_DIV64
DECL|TIMER_CTRL_PRESC_DIV8|macro|TIMER_CTRL_PRESC_DIV8
DECL|TIMER_CTRL_QDM_DEFAULT|macro|TIMER_CTRL_QDM_DEFAULT
DECL|TIMER_CTRL_QDM_X2|macro|TIMER_CTRL_QDM_X2
DECL|TIMER_CTRL_QDM_X4|macro|TIMER_CTRL_QDM_X4
DECL|TIMER_CTRL_QDM|macro|TIMER_CTRL_QDM
DECL|TIMER_CTRL_RISEA_DEFAULT|macro|TIMER_CTRL_RISEA_DEFAULT
DECL|TIMER_CTRL_RISEA_NONE|macro|TIMER_CTRL_RISEA_NONE
DECL|TIMER_CTRL_RISEA_RELOADSTART|macro|TIMER_CTRL_RISEA_RELOADSTART
DECL|TIMER_CTRL_RISEA_START|macro|TIMER_CTRL_RISEA_START
DECL|TIMER_CTRL_RISEA_STOP|macro|TIMER_CTRL_RISEA_STOP
DECL|TIMER_CTRL_RSSCOIST_DEFAULT|macro|TIMER_CTRL_RSSCOIST_DEFAULT
DECL|TIMER_CTRL_RSSCOIST|macro|TIMER_CTRL_RSSCOIST
DECL|TIMER_CTRL_SYNC_DEFAULT|macro|TIMER_CTRL_SYNC_DEFAULT
DECL|TIMER_CTRL_SYNC|macro|TIMER_CTRL_SYNC
DECL|TIMER_CTRL_X2CNT_DEFAULT|macro|TIMER_CTRL_X2CNT_DEFAULT
DECL|TIMER_CTRL_X2CNT|macro|TIMER_CTRL_X2CNT
DECL|TIMER_DTCTRL_DTCINV_DEFAULT|macro|TIMER_DTCTRL_DTCINV_DEFAULT
DECL|TIMER_DTCTRL_DTCINV|macro|TIMER_DTCTRL_DTCINV
DECL|TIMER_DTCTRL_DTDAS_DEFAULT|macro|TIMER_DTCTRL_DTDAS_DEFAULT
DECL|TIMER_DTCTRL_DTDAS_NORESTART|macro|TIMER_DTCTRL_DTDAS_NORESTART
DECL|TIMER_DTCTRL_DTDAS_RESTART|macro|TIMER_DTCTRL_DTDAS_RESTART
DECL|TIMER_DTCTRL_DTDAS|macro|TIMER_DTCTRL_DTDAS
DECL|TIMER_DTCTRL_DTEN_DEFAULT|macro|TIMER_DTCTRL_DTEN_DEFAULT
DECL|TIMER_DTCTRL_DTEN|macro|TIMER_DTCTRL_DTEN
DECL|TIMER_DTCTRL_DTIPOL_DEFAULT|macro|TIMER_DTCTRL_DTIPOL_DEFAULT
DECL|TIMER_DTCTRL_DTIPOL|macro|TIMER_DTCTRL_DTIPOL
DECL|TIMER_DTCTRL_DTPRSEN_DEFAULT|macro|TIMER_DTCTRL_DTPRSEN_DEFAULT
DECL|TIMER_DTCTRL_DTPRSEN|macro|TIMER_DTCTRL_DTPRSEN
DECL|TIMER_DTCTRL_DTPRSSEL_DEFAULT|macro|TIMER_DTCTRL_DTPRSSEL_DEFAULT
DECL|TIMER_DTCTRL_DTPRSSEL_PRSCH0|macro|TIMER_DTCTRL_DTPRSSEL_PRSCH0
DECL|TIMER_DTCTRL_DTPRSSEL_PRSCH10|macro|TIMER_DTCTRL_DTPRSSEL_PRSCH10
DECL|TIMER_DTCTRL_DTPRSSEL_PRSCH11|macro|TIMER_DTCTRL_DTPRSSEL_PRSCH11
DECL|TIMER_DTCTRL_DTPRSSEL_PRSCH1|macro|TIMER_DTCTRL_DTPRSSEL_PRSCH1
DECL|TIMER_DTCTRL_DTPRSSEL_PRSCH2|macro|TIMER_DTCTRL_DTPRSSEL_PRSCH2
DECL|TIMER_DTCTRL_DTPRSSEL_PRSCH3|macro|TIMER_DTCTRL_DTPRSSEL_PRSCH3
DECL|TIMER_DTCTRL_DTPRSSEL_PRSCH4|macro|TIMER_DTCTRL_DTPRSSEL_PRSCH4
DECL|TIMER_DTCTRL_DTPRSSEL_PRSCH5|macro|TIMER_DTCTRL_DTPRSSEL_PRSCH5
DECL|TIMER_DTCTRL_DTPRSSEL_PRSCH6|macro|TIMER_DTCTRL_DTPRSSEL_PRSCH6
DECL|TIMER_DTCTRL_DTPRSSEL_PRSCH7|macro|TIMER_DTCTRL_DTPRSSEL_PRSCH7
DECL|TIMER_DTCTRL_DTPRSSEL_PRSCH8|macro|TIMER_DTCTRL_DTPRSSEL_PRSCH8
DECL|TIMER_DTCTRL_DTPRSSEL_PRSCH9|macro|TIMER_DTCTRL_DTPRSSEL_PRSCH9
DECL|TIMER_DTFAULTC_DTDBGFC_DEFAULT|macro|TIMER_DTFAULTC_DTDBGFC_DEFAULT
DECL|TIMER_DTFAULTC_DTDBGFC|macro|TIMER_DTFAULTC_DTDBGFC
DECL|TIMER_DTFAULTC_DTPRS0FC_DEFAULT|macro|TIMER_DTFAULTC_DTPRS0FC_DEFAULT
DECL|TIMER_DTFAULTC_DTPRS0FC|macro|TIMER_DTFAULTC_DTPRS0FC
DECL|TIMER_DTFAULTC_DTPRS1FC_DEFAULT|macro|TIMER_DTFAULTC_DTPRS1FC_DEFAULT
DECL|TIMER_DTFAULTC_DTPRS1FC|macro|TIMER_DTFAULTC_DTPRS1FC
DECL|TIMER_DTFAULTC_TLOCKUPFC_DEFAULT|macro|TIMER_DTFAULTC_TLOCKUPFC_DEFAULT
DECL|TIMER_DTFAULTC_TLOCKUPFC|macro|TIMER_DTFAULTC_TLOCKUPFC
DECL|TIMER_DTFAULT_DTDBGF_DEFAULT|macro|TIMER_DTFAULT_DTDBGF_DEFAULT
DECL|TIMER_DTFAULT_DTDBGF|macro|TIMER_DTFAULT_DTDBGF
DECL|TIMER_DTFAULT_DTLOCKUPF_DEFAULT|macro|TIMER_DTFAULT_DTLOCKUPF_DEFAULT
DECL|TIMER_DTFAULT_DTLOCKUPF|macro|TIMER_DTFAULT_DTLOCKUPF
DECL|TIMER_DTFAULT_DTPRS0F_DEFAULT|macro|TIMER_DTFAULT_DTPRS0F_DEFAULT
DECL|TIMER_DTFAULT_DTPRS0F|macro|TIMER_DTFAULT_DTPRS0F
DECL|TIMER_DTFAULT_DTPRS1F_DEFAULT|macro|TIMER_DTFAULT_DTPRS1F_DEFAULT
DECL|TIMER_DTFAULT_DTPRS1F|macro|TIMER_DTFAULT_DTPRS1F
DECL|TIMER_DTFC_DTDBGFEN_DEFAULT|macro|TIMER_DTFC_DTDBGFEN_DEFAULT
DECL|TIMER_DTFC_DTDBGFEN|macro|TIMER_DTFC_DTDBGFEN
DECL|TIMER_DTFC_DTFA_CLEAR|macro|TIMER_DTFC_DTFA_CLEAR
DECL|TIMER_DTFC_DTFA_DEFAULT|macro|TIMER_DTFC_DTFA_DEFAULT
DECL|TIMER_DTFC_DTFA_INACTIVE|macro|TIMER_DTFC_DTFA_INACTIVE
DECL|TIMER_DTFC_DTFA_NONE|macro|TIMER_DTFC_DTFA_NONE
DECL|TIMER_DTFC_DTFA_TRISTATE|macro|TIMER_DTFC_DTFA_TRISTATE
DECL|TIMER_DTFC_DTLOCKUPFEN_DEFAULT|macro|TIMER_DTFC_DTLOCKUPFEN_DEFAULT
DECL|TIMER_DTFC_DTLOCKUPFEN|macro|TIMER_DTFC_DTLOCKUPFEN
DECL|TIMER_DTFC_DTPRS0FEN_DEFAULT|macro|TIMER_DTFC_DTPRS0FEN_DEFAULT
DECL|TIMER_DTFC_DTPRS0FEN|macro|TIMER_DTFC_DTPRS0FEN
DECL|TIMER_DTFC_DTPRS0FSEL_DEFAULT|macro|TIMER_DTFC_DTPRS0FSEL_DEFAULT
DECL|TIMER_DTFC_DTPRS0FSEL_PRSCH0|macro|TIMER_DTFC_DTPRS0FSEL_PRSCH0
DECL|TIMER_DTFC_DTPRS0FSEL_PRSCH1|macro|TIMER_DTFC_DTPRS0FSEL_PRSCH1
DECL|TIMER_DTFC_DTPRS0FSEL_PRSCH2|macro|TIMER_DTFC_DTPRS0FSEL_PRSCH2
DECL|TIMER_DTFC_DTPRS0FSEL_PRSCH3|macro|TIMER_DTFC_DTPRS0FSEL_PRSCH3
DECL|TIMER_DTFC_DTPRS0FSEL_PRSCH4|macro|TIMER_DTFC_DTPRS0FSEL_PRSCH4
DECL|TIMER_DTFC_DTPRS0FSEL_PRSCH5|macro|TIMER_DTFC_DTPRS0FSEL_PRSCH5
DECL|TIMER_DTFC_DTPRS0FSEL_PRSCH6|macro|TIMER_DTFC_DTPRS0FSEL_PRSCH6
DECL|TIMER_DTFC_DTPRS0FSEL_PRSCH7|macro|TIMER_DTFC_DTPRS0FSEL_PRSCH7
DECL|TIMER_DTFC_DTPRS1FEN_DEFAULT|macro|TIMER_DTFC_DTPRS1FEN_DEFAULT
DECL|TIMER_DTFC_DTPRS1FEN|macro|TIMER_DTFC_DTPRS1FEN
DECL|TIMER_DTFC_DTPRS1FSEL_DEFAULT|macro|TIMER_DTFC_DTPRS1FSEL_DEFAULT
DECL|TIMER_DTFC_DTPRS1FSEL_PRSCH0|macro|TIMER_DTFC_DTPRS1FSEL_PRSCH0
DECL|TIMER_DTFC_DTPRS1FSEL_PRSCH1|macro|TIMER_DTFC_DTPRS1FSEL_PRSCH1
DECL|TIMER_DTFC_DTPRS1FSEL_PRSCH2|macro|TIMER_DTFC_DTPRS1FSEL_PRSCH2
DECL|TIMER_DTFC_DTPRS1FSEL_PRSCH3|macro|TIMER_DTFC_DTPRS1FSEL_PRSCH3
DECL|TIMER_DTFC_DTPRS1FSEL_PRSCH4|macro|TIMER_DTFC_DTPRS1FSEL_PRSCH4
DECL|TIMER_DTFC_DTPRS1FSEL_PRSCH5|macro|TIMER_DTFC_DTPRS1FSEL_PRSCH5
DECL|TIMER_DTFC_DTPRS1FSEL_PRSCH6|macro|TIMER_DTFC_DTPRS1FSEL_PRSCH6
DECL|TIMER_DTFC_DTPRS1FSEL_PRSCH7|macro|TIMER_DTFC_DTPRS1FSEL_PRSCH7
DECL|TIMER_DTLOCK_LOCKKEY_DEFAULT|macro|TIMER_DTLOCK_LOCKKEY_DEFAULT
DECL|TIMER_DTLOCK_LOCKKEY_LOCKED|macro|TIMER_DTLOCK_LOCKKEY_LOCKED
DECL|TIMER_DTLOCK_LOCKKEY_LOCK|macro|TIMER_DTLOCK_LOCKKEY_LOCK
DECL|TIMER_DTLOCK_LOCKKEY_UNLOCKED|macro|TIMER_DTLOCK_LOCKKEY_UNLOCKED
DECL|TIMER_DTLOCK_LOCKKEY_UNLOCK|macro|TIMER_DTLOCK_LOCKKEY_UNLOCK
DECL|TIMER_DTOGEN_DTOGCC0EN_DEFAULT|macro|TIMER_DTOGEN_DTOGCC0EN_DEFAULT
DECL|TIMER_DTOGEN_DTOGCC0EN|macro|TIMER_DTOGEN_DTOGCC0EN
DECL|TIMER_DTOGEN_DTOGCC1EN_DEFAULT|macro|TIMER_DTOGEN_DTOGCC1EN_DEFAULT
DECL|TIMER_DTOGEN_DTOGCC1EN|macro|TIMER_DTOGEN_DTOGCC1EN
DECL|TIMER_DTOGEN_DTOGCC2EN_DEFAULT|macro|TIMER_DTOGEN_DTOGCC2EN_DEFAULT
DECL|TIMER_DTOGEN_DTOGCC2EN|macro|TIMER_DTOGEN_DTOGCC2EN
DECL|TIMER_DTOGEN_DTOGCDTI0EN_DEFAULT|macro|TIMER_DTOGEN_DTOGCDTI0EN_DEFAULT
DECL|TIMER_DTOGEN_DTOGCDTI0EN|macro|TIMER_DTOGEN_DTOGCDTI0EN
DECL|TIMER_DTOGEN_DTOGCDTI1EN_DEFAULT|macro|TIMER_DTOGEN_DTOGCDTI1EN_DEFAULT
DECL|TIMER_DTOGEN_DTOGCDTI1EN|macro|TIMER_DTOGEN_DTOGCDTI1EN
DECL|TIMER_DTOGEN_DTOGCDTI2EN_DEFAULT|macro|TIMER_DTOGEN_DTOGCDTI2EN_DEFAULT
DECL|TIMER_DTOGEN_DTOGCDTI2EN|macro|TIMER_DTOGEN_DTOGCDTI2EN
DECL|TIMER_DTTIME_DTFALLT_DEFAULT|macro|TIMER_DTTIME_DTFALLT_DEFAULT
DECL|TIMER_DTTIME_DTPRESC_DEFAULT|macro|TIMER_DTTIME_DTPRESC_DEFAULT
DECL|TIMER_DTTIME_DTPRESC_DIV1024|macro|TIMER_DTTIME_DTPRESC_DIV1024
DECL|TIMER_DTTIME_DTPRESC_DIV128|macro|TIMER_DTTIME_DTPRESC_DIV128
DECL|TIMER_DTTIME_DTPRESC_DIV16|macro|TIMER_DTTIME_DTPRESC_DIV16
DECL|TIMER_DTTIME_DTPRESC_DIV1|macro|TIMER_DTTIME_DTPRESC_DIV1
DECL|TIMER_DTTIME_DTPRESC_DIV256|macro|TIMER_DTTIME_DTPRESC_DIV256
DECL|TIMER_DTTIME_DTPRESC_DIV2|macro|TIMER_DTTIME_DTPRESC_DIV2
DECL|TIMER_DTTIME_DTPRESC_DIV32|macro|TIMER_DTTIME_DTPRESC_DIV32
DECL|TIMER_DTTIME_DTPRESC_DIV4|macro|TIMER_DTTIME_DTPRESC_DIV4
DECL|TIMER_DTTIME_DTPRESC_DIV512|macro|TIMER_DTTIME_DTPRESC_DIV512
DECL|TIMER_DTTIME_DTPRESC_DIV64|macro|TIMER_DTTIME_DTPRESC_DIV64
DECL|TIMER_DTTIME_DTPRESC_DIV8|macro|TIMER_DTTIME_DTPRESC_DIV8
DECL|TIMER_DTTIME_DTRISET_DEFAULT|macro|TIMER_DTTIME_DTRISET_DEFAULT
DECL|TIMER_IEN_CC0_DEFAULT|macro|TIMER_IEN_CC0_DEFAULT
DECL|TIMER_IEN_CC0|macro|TIMER_IEN_CC0
DECL|TIMER_IEN_CC1_DEFAULT|macro|TIMER_IEN_CC1_DEFAULT
DECL|TIMER_IEN_CC1|macro|TIMER_IEN_CC1
DECL|TIMER_IEN_CC2_DEFAULT|macro|TIMER_IEN_CC2_DEFAULT
DECL|TIMER_IEN_CC2|macro|TIMER_IEN_CC2
DECL|TIMER_IEN_ICBOF0_DEFAULT|macro|TIMER_IEN_ICBOF0_DEFAULT
DECL|TIMER_IEN_ICBOF0|macro|TIMER_IEN_ICBOF0
DECL|TIMER_IEN_ICBOF1_DEFAULT|macro|TIMER_IEN_ICBOF1_DEFAULT
DECL|TIMER_IEN_ICBOF1|macro|TIMER_IEN_ICBOF1
DECL|TIMER_IEN_ICBOF2_DEFAULT|macro|TIMER_IEN_ICBOF2_DEFAULT
DECL|TIMER_IEN_ICBOF2|macro|TIMER_IEN_ICBOF2
DECL|TIMER_IEN_OF_DEFAULT|macro|TIMER_IEN_OF_DEFAULT
DECL|TIMER_IEN_OF|macro|TIMER_IEN_OF
DECL|TIMER_IEN_UF_DEFAULT|macro|TIMER_IEN_UF_DEFAULT
DECL|TIMER_IEN_UF|macro|TIMER_IEN_UF
DECL|TIMER_IFC_CC0_DEFAULT|macro|TIMER_IFC_CC0_DEFAULT
DECL|TIMER_IFC_CC0|macro|TIMER_IFC_CC0
DECL|TIMER_IFC_CC1_DEFAULT|macro|TIMER_IFC_CC1_DEFAULT
DECL|TIMER_IFC_CC1|macro|TIMER_IFC_CC1
DECL|TIMER_IFC_CC2_DEFAULT|macro|TIMER_IFC_CC2_DEFAULT
DECL|TIMER_IFC_CC2|macro|TIMER_IFC_CC2
DECL|TIMER_IFC_ICBOF0_DEFAULT|macro|TIMER_IFC_ICBOF0_DEFAULT
DECL|TIMER_IFC_ICBOF0|macro|TIMER_IFC_ICBOF0
DECL|TIMER_IFC_ICBOF1_DEFAULT|macro|TIMER_IFC_ICBOF1_DEFAULT
DECL|TIMER_IFC_ICBOF1|macro|TIMER_IFC_ICBOF1
DECL|TIMER_IFC_ICBOF2_DEFAULT|macro|TIMER_IFC_ICBOF2_DEFAULT
DECL|TIMER_IFC_ICBOF2|macro|TIMER_IFC_ICBOF2
DECL|TIMER_IFC_OF_DEFAULT|macro|TIMER_IFC_OF_DEFAULT
DECL|TIMER_IFC_OF|macro|TIMER_IFC_OF
DECL|TIMER_IFC_UF_DEFAULT|macro|TIMER_IFC_UF_DEFAULT
DECL|TIMER_IFC_UF|macro|TIMER_IFC_UF
DECL|TIMER_IFS_CC0_DEFAULT|macro|TIMER_IFS_CC0_DEFAULT
DECL|TIMER_IFS_CC0|macro|TIMER_IFS_CC0
DECL|TIMER_IFS_CC1_DEFAULT|macro|TIMER_IFS_CC1_DEFAULT
DECL|TIMER_IFS_CC1|macro|TIMER_IFS_CC1
DECL|TIMER_IFS_CC2_DEFAULT|macro|TIMER_IFS_CC2_DEFAULT
DECL|TIMER_IFS_CC2|macro|TIMER_IFS_CC2
DECL|TIMER_IFS_ICBOF0_DEFAULT|macro|TIMER_IFS_ICBOF0_DEFAULT
DECL|TIMER_IFS_ICBOF0|macro|TIMER_IFS_ICBOF0
DECL|TIMER_IFS_ICBOF1_DEFAULT|macro|TIMER_IFS_ICBOF1_DEFAULT
DECL|TIMER_IFS_ICBOF1|macro|TIMER_IFS_ICBOF1
DECL|TIMER_IFS_ICBOF2_DEFAULT|macro|TIMER_IFS_ICBOF2_DEFAULT
DECL|TIMER_IFS_ICBOF2|macro|TIMER_IFS_ICBOF2
DECL|TIMER_IFS_OF_DEFAULT|macro|TIMER_IFS_OF_DEFAULT
DECL|TIMER_IFS_OF|macro|TIMER_IFS_OF
DECL|TIMER_IFS_UF_DEFAULT|macro|TIMER_IFS_UF_DEFAULT
DECL|TIMER_IFS_UF|macro|TIMER_IFS_UF
DECL|TIMER_IF_CC0_DEFAULT|macro|TIMER_IF_CC0_DEFAULT
DECL|TIMER_IF_CC0|macro|TIMER_IF_CC0
DECL|TIMER_IF_CC1_DEFAULT|macro|TIMER_IF_CC1_DEFAULT
DECL|TIMER_IF_CC1|macro|TIMER_IF_CC1
DECL|TIMER_IF_CC2_DEFAULT|macro|TIMER_IF_CC2_DEFAULT
DECL|TIMER_IF_CC2|macro|TIMER_IF_CC2
DECL|TIMER_IF_ICBOF0_DEFAULT|macro|TIMER_IF_ICBOF0_DEFAULT
DECL|TIMER_IF_ICBOF0|macro|TIMER_IF_ICBOF0
DECL|TIMER_IF_ICBOF1_DEFAULT|macro|TIMER_IF_ICBOF1_DEFAULT
DECL|TIMER_IF_ICBOF1|macro|TIMER_IF_ICBOF1
DECL|TIMER_IF_ICBOF2_DEFAULT|macro|TIMER_IF_ICBOF2_DEFAULT
DECL|TIMER_IF_ICBOF2|macro|TIMER_IF_ICBOF2
DECL|TIMER_IF_OF_DEFAULT|macro|TIMER_IF_OF_DEFAULT
DECL|TIMER_IF_OF|macro|TIMER_IF_OF
DECL|TIMER_IF_UF_DEFAULT|macro|TIMER_IF_UF_DEFAULT
DECL|TIMER_IF_UF|macro|TIMER_IF_UF
DECL|TIMER_ROUTE_CC0PEN_DEFAULT|macro|TIMER_ROUTE_CC0PEN_DEFAULT
DECL|TIMER_ROUTE_CC0PEN|macro|TIMER_ROUTE_CC0PEN
DECL|TIMER_ROUTE_CC1PEN_DEFAULT|macro|TIMER_ROUTE_CC1PEN_DEFAULT
DECL|TIMER_ROUTE_CC1PEN|macro|TIMER_ROUTE_CC1PEN
DECL|TIMER_ROUTE_CC2PEN_DEFAULT|macro|TIMER_ROUTE_CC2PEN_DEFAULT
DECL|TIMER_ROUTE_CC2PEN|macro|TIMER_ROUTE_CC2PEN
DECL|TIMER_ROUTE_CDTI0PEN_DEFAULT|macro|TIMER_ROUTE_CDTI0PEN_DEFAULT
DECL|TIMER_ROUTE_CDTI0PEN|macro|TIMER_ROUTE_CDTI0PEN
DECL|TIMER_ROUTE_CDTI1PEN_DEFAULT|macro|TIMER_ROUTE_CDTI1PEN_DEFAULT
DECL|TIMER_ROUTE_CDTI1PEN|macro|TIMER_ROUTE_CDTI1PEN
DECL|TIMER_ROUTE_CDTI2PEN_DEFAULT|macro|TIMER_ROUTE_CDTI2PEN_DEFAULT
DECL|TIMER_ROUTE_CDTI2PEN|macro|TIMER_ROUTE_CDTI2PEN
DECL|TIMER_ROUTE_LOCATION_DEFAULT|macro|TIMER_ROUTE_LOCATION_DEFAULT
DECL|TIMER_ROUTE_LOCATION_LOC0|macro|TIMER_ROUTE_LOCATION_LOC0
DECL|TIMER_ROUTE_LOCATION_LOC1|macro|TIMER_ROUTE_LOCATION_LOC1
DECL|TIMER_ROUTE_LOCATION_LOC2|macro|TIMER_ROUTE_LOCATION_LOC2
DECL|TIMER_ROUTE_LOCATION_LOC3|macro|TIMER_ROUTE_LOCATION_LOC3
DECL|TIMER_ROUTE_LOCATION_LOC4|macro|TIMER_ROUTE_LOCATION_LOC4
DECL|TIMER_ROUTE_LOCATION_LOC5|macro|TIMER_ROUTE_LOCATION_LOC5
DECL|TIMER_STATUS_CCPOL0_DEFAULT|macro|TIMER_STATUS_CCPOL0_DEFAULT
DECL|TIMER_STATUS_CCPOL0_HIGHFALL|macro|TIMER_STATUS_CCPOL0_HIGHFALL
DECL|TIMER_STATUS_CCPOL0_LOWRISE|macro|TIMER_STATUS_CCPOL0_LOWRISE
DECL|TIMER_STATUS_CCPOL0|macro|TIMER_STATUS_CCPOL0
DECL|TIMER_STATUS_CCPOL1_DEFAULT|macro|TIMER_STATUS_CCPOL1_DEFAULT
DECL|TIMER_STATUS_CCPOL1_HIGHFALL|macro|TIMER_STATUS_CCPOL1_HIGHFALL
DECL|TIMER_STATUS_CCPOL1_LOWRISE|macro|TIMER_STATUS_CCPOL1_LOWRISE
DECL|TIMER_STATUS_CCPOL1|macro|TIMER_STATUS_CCPOL1
DECL|TIMER_STATUS_CCPOL2_DEFAULT|macro|TIMER_STATUS_CCPOL2_DEFAULT
DECL|TIMER_STATUS_CCPOL2_HIGHFALL|macro|TIMER_STATUS_CCPOL2_HIGHFALL
DECL|TIMER_STATUS_CCPOL2_LOWRISE|macro|TIMER_STATUS_CCPOL2_LOWRISE
DECL|TIMER_STATUS_CCPOL2|macro|TIMER_STATUS_CCPOL2
DECL|TIMER_STATUS_CCVBV0_DEFAULT|macro|TIMER_STATUS_CCVBV0_DEFAULT
DECL|TIMER_STATUS_CCVBV0|macro|TIMER_STATUS_CCVBV0
DECL|TIMER_STATUS_CCVBV1_DEFAULT|macro|TIMER_STATUS_CCVBV1_DEFAULT
DECL|TIMER_STATUS_CCVBV1|macro|TIMER_STATUS_CCVBV1
DECL|TIMER_STATUS_CCVBV2_DEFAULT|macro|TIMER_STATUS_CCVBV2_DEFAULT
DECL|TIMER_STATUS_CCVBV2|macro|TIMER_STATUS_CCVBV2
DECL|TIMER_STATUS_DIR_DEFAULT|macro|TIMER_STATUS_DIR_DEFAULT
DECL|TIMER_STATUS_DIR_DOWN|macro|TIMER_STATUS_DIR_DOWN
DECL|TIMER_STATUS_DIR_UP|macro|TIMER_STATUS_DIR_UP
DECL|TIMER_STATUS_DIR|macro|TIMER_STATUS_DIR
DECL|TIMER_STATUS_ICV0_DEFAULT|macro|TIMER_STATUS_ICV0_DEFAULT
DECL|TIMER_STATUS_ICV0|macro|TIMER_STATUS_ICV0
DECL|TIMER_STATUS_ICV1_DEFAULT|macro|TIMER_STATUS_ICV1_DEFAULT
DECL|TIMER_STATUS_ICV1|macro|TIMER_STATUS_ICV1
DECL|TIMER_STATUS_ICV2_DEFAULT|macro|TIMER_STATUS_ICV2_DEFAULT
DECL|TIMER_STATUS_ICV2|macro|TIMER_STATUS_ICV2
DECL|TIMER_STATUS_RUNNING_DEFAULT|macro|TIMER_STATUS_RUNNING_DEFAULT
DECL|TIMER_STATUS_RUNNING|macro|TIMER_STATUS_RUNNING
DECL|TIMER_STATUS_TOPBV_DEFAULT|macro|TIMER_STATUS_TOPBV_DEFAULT
DECL|TIMER_STATUS_TOPBV|macro|TIMER_STATUS_TOPBV
DECL|TIMER_TOPB_TOPB_DEFAULT|macro|TIMER_TOPB_TOPB_DEFAULT
DECL|TIMER_TOP_TOP_DEFAULT|macro|TIMER_TOP_TOP_DEFAULT
DECL|TIMER_TypeDef|typedef|} TIMER_TypeDef; /** @} */
DECL|TOPB|member|__IOM uint32_t TOPB; /**< Counter Top Value Buffer Register */
DECL|TOP|member|__IOM uint32_t TOP; /**< Counter Top Value Register */
DECL|_TIMER_CC_CCVB_CCVB_DEFAULT|macro|_TIMER_CC_CCVB_CCVB_DEFAULT
DECL|_TIMER_CC_CCVB_CCVB_MASK|macro|_TIMER_CC_CCVB_CCVB_MASK
DECL|_TIMER_CC_CCVB_CCVB_SHIFT|macro|_TIMER_CC_CCVB_CCVB_SHIFT
DECL|_TIMER_CC_CCVB_MASK|macro|_TIMER_CC_CCVB_MASK
DECL|_TIMER_CC_CCVB_RESETVALUE|macro|_TIMER_CC_CCVB_RESETVALUE
DECL|_TIMER_CC_CCVP_CCVP_DEFAULT|macro|_TIMER_CC_CCVP_CCVP_DEFAULT
DECL|_TIMER_CC_CCVP_CCVP_MASK|macro|_TIMER_CC_CCVP_CCVP_MASK
DECL|_TIMER_CC_CCVP_CCVP_SHIFT|macro|_TIMER_CC_CCVP_CCVP_SHIFT
DECL|_TIMER_CC_CCVP_MASK|macro|_TIMER_CC_CCVP_MASK
DECL|_TIMER_CC_CCVP_RESETVALUE|macro|_TIMER_CC_CCVP_RESETVALUE
DECL|_TIMER_CC_CCV_CCV_DEFAULT|macro|_TIMER_CC_CCV_CCV_DEFAULT
DECL|_TIMER_CC_CCV_CCV_MASK|macro|_TIMER_CC_CCV_CCV_MASK
DECL|_TIMER_CC_CCV_CCV_SHIFT|macro|_TIMER_CC_CCV_CCV_SHIFT
DECL|_TIMER_CC_CCV_MASK|macro|_TIMER_CC_CCV_MASK
DECL|_TIMER_CC_CCV_RESETVALUE|macro|_TIMER_CC_CCV_RESETVALUE
DECL|_TIMER_CC_CTRL_CMOA_CLEAR|macro|_TIMER_CC_CTRL_CMOA_CLEAR
DECL|_TIMER_CC_CTRL_CMOA_DEFAULT|macro|_TIMER_CC_CTRL_CMOA_DEFAULT
DECL|_TIMER_CC_CTRL_CMOA_MASK|macro|_TIMER_CC_CTRL_CMOA_MASK
DECL|_TIMER_CC_CTRL_CMOA_NONE|macro|_TIMER_CC_CTRL_CMOA_NONE
DECL|_TIMER_CC_CTRL_CMOA_SET|macro|_TIMER_CC_CTRL_CMOA_SET
DECL|_TIMER_CC_CTRL_CMOA_SHIFT|macro|_TIMER_CC_CTRL_CMOA_SHIFT
DECL|_TIMER_CC_CTRL_CMOA_TOGGLE|macro|_TIMER_CC_CTRL_CMOA_TOGGLE
DECL|_TIMER_CC_CTRL_COFOA_CLEAR|macro|_TIMER_CC_CTRL_COFOA_CLEAR
DECL|_TIMER_CC_CTRL_COFOA_DEFAULT|macro|_TIMER_CC_CTRL_COFOA_DEFAULT
DECL|_TIMER_CC_CTRL_COFOA_MASK|macro|_TIMER_CC_CTRL_COFOA_MASK
DECL|_TIMER_CC_CTRL_COFOA_NONE|macro|_TIMER_CC_CTRL_COFOA_NONE
DECL|_TIMER_CC_CTRL_COFOA_SET|macro|_TIMER_CC_CTRL_COFOA_SET
DECL|_TIMER_CC_CTRL_COFOA_SHIFT|macro|_TIMER_CC_CTRL_COFOA_SHIFT
DECL|_TIMER_CC_CTRL_COFOA_TOGGLE|macro|_TIMER_CC_CTRL_COFOA_TOGGLE
DECL|_TIMER_CC_CTRL_COIST_DEFAULT|macro|_TIMER_CC_CTRL_COIST_DEFAULT
DECL|_TIMER_CC_CTRL_COIST_MASK|macro|_TIMER_CC_CTRL_COIST_MASK
DECL|_TIMER_CC_CTRL_COIST_SHIFT|macro|_TIMER_CC_CTRL_COIST_SHIFT
DECL|_TIMER_CC_CTRL_CUFOA_CLEAR|macro|_TIMER_CC_CTRL_CUFOA_CLEAR
DECL|_TIMER_CC_CTRL_CUFOA_DEFAULT|macro|_TIMER_CC_CTRL_CUFOA_DEFAULT
DECL|_TIMER_CC_CTRL_CUFOA_MASK|macro|_TIMER_CC_CTRL_CUFOA_MASK
DECL|_TIMER_CC_CTRL_CUFOA_NONE|macro|_TIMER_CC_CTRL_CUFOA_NONE
DECL|_TIMER_CC_CTRL_CUFOA_SET|macro|_TIMER_CC_CTRL_CUFOA_SET
DECL|_TIMER_CC_CTRL_CUFOA_SHIFT|macro|_TIMER_CC_CTRL_CUFOA_SHIFT
DECL|_TIMER_CC_CTRL_CUFOA_TOGGLE|macro|_TIMER_CC_CTRL_CUFOA_TOGGLE
DECL|_TIMER_CC_CTRL_FILT_DEFAULT|macro|_TIMER_CC_CTRL_FILT_DEFAULT
DECL|_TIMER_CC_CTRL_FILT_DISABLE|macro|_TIMER_CC_CTRL_FILT_DISABLE
DECL|_TIMER_CC_CTRL_FILT_ENABLE|macro|_TIMER_CC_CTRL_FILT_ENABLE
DECL|_TIMER_CC_CTRL_FILT_MASK|macro|_TIMER_CC_CTRL_FILT_MASK
DECL|_TIMER_CC_CTRL_FILT_SHIFT|macro|_TIMER_CC_CTRL_FILT_SHIFT
DECL|_TIMER_CC_CTRL_ICEDGE_BOTH|macro|_TIMER_CC_CTRL_ICEDGE_BOTH
DECL|_TIMER_CC_CTRL_ICEDGE_DEFAULT|macro|_TIMER_CC_CTRL_ICEDGE_DEFAULT
DECL|_TIMER_CC_CTRL_ICEDGE_FALLING|macro|_TIMER_CC_CTRL_ICEDGE_FALLING
DECL|_TIMER_CC_CTRL_ICEDGE_MASK|macro|_TIMER_CC_CTRL_ICEDGE_MASK
DECL|_TIMER_CC_CTRL_ICEDGE_NONE|macro|_TIMER_CC_CTRL_ICEDGE_NONE
DECL|_TIMER_CC_CTRL_ICEDGE_RISING|macro|_TIMER_CC_CTRL_ICEDGE_RISING
DECL|_TIMER_CC_CTRL_ICEDGE_SHIFT|macro|_TIMER_CC_CTRL_ICEDGE_SHIFT
DECL|_TIMER_CC_CTRL_ICEVCTRL_DEFAULT|macro|_TIMER_CC_CTRL_ICEVCTRL_DEFAULT
DECL|_TIMER_CC_CTRL_ICEVCTRL_EVERYEDGE|macro|_TIMER_CC_CTRL_ICEVCTRL_EVERYEDGE
DECL|_TIMER_CC_CTRL_ICEVCTRL_EVERYSECONDEDGE|macro|_TIMER_CC_CTRL_ICEVCTRL_EVERYSECONDEDGE
DECL|_TIMER_CC_CTRL_ICEVCTRL_FALLING|macro|_TIMER_CC_CTRL_ICEVCTRL_FALLING
DECL|_TIMER_CC_CTRL_ICEVCTRL_MASK|macro|_TIMER_CC_CTRL_ICEVCTRL_MASK
DECL|_TIMER_CC_CTRL_ICEVCTRL_RISING|macro|_TIMER_CC_CTRL_ICEVCTRL_RISING
DECL|_TIMER_CC_CTRL_ICEVCTRL_SHIFT|macro|_TIMER_CC_CTRL_ICEVCTRL_SHIFT
DECL|_TIMER_CC_CTRL_INSEL_DEFAULT|macro|_TIMER_CC_CTRL_INSEL_DEFAULT
DECL|_TIMER_CC_CTRL_INSEL_MASK|macro|_TIMER_CC_CTRL_INSEL_MASK
DECL|_TIMER_CC_CTRL_INSEL_PIN|macro|_TIMER_CC_CTRL_INSEL_PIN
DECL|_TIMER_CC_CTRL_INSEL_PRS|macro|_TIMER_CC_CTRL_INSEL_PRS
DECL|_TIMER_CC_CTRL_INSEL_SHIFT|macro|_TIMER_CC_CTRL_INSEL_SHIFT
DECL|_TIMER_CC_CTRL_MASK|macro|_TIMER_CC_CTRL_MASK
DECL|_TIMER_CC_CTRL_MODE_DEFAULT|macro|_TIMER_CC_CTRL_MODE_DEFAULT
DECL|_TIMER_CC_CTRL_MODE_INPUTCAPTURE|macro|_TIMER_CC_CTRL_MODE_INPUTCAPTURE
DECL|_TIMER_CC_CTRL_MODE_MASK|macro|_TIMER_CC_CTRL_MODE_MASK
DECL|_TIMER_CC_CTRL_MODE_OFF|macro|_TIMER_CC_CTRL_MODE_OFF
DECL|_TIMER_CC_CTRL_MODE_OUTPUTCOMPARE|macro|_TIMER_CC_CTRL_MODE_OUTPUTCOMPARE
DECL|_TIMER_CC_CTRL_MODE_PWM|macro|_TIMER_CC_CTRL_MODE_PWM
DECL|_TIMER_CC_CTRL_MODE_SHIFT|macro|_TIMER_CC_CTRL_MODE_SHIFT
DECL|_TIMER_CC_CTRL_OUTINV_DEFAULT|macro|_TIMER_CC_CTRL_OUTINV_DEFAULT
DECL|_TIMER_CC_CTRL_OUTINV_MASK|macro|_TIMER_CC_CTRL_OUTINV_MASK
DECL|_TIMER_CC_CTRL_OUTINV_SHIFT|macro|_TIMER_CC_CTRL_OUTINV_SHIFT
DECL|_TIMER_CC_CTRL_PRSSEL_DEFAULT|macro|_TIMER_CC_CTRL_PRSSEL_DEFAULT
DECL|_TIMER_CC_CTRL_PRSSEL_MASK|macro|_TIMER_CC_CTRL_PRSSEL_MASK
DECL|_TIMER_CC_CTRL_PRSSEL_PRSCH0|macro|_TIMER_CC_CTRL_PRSSEL_PRSCH0
DECL|_TIMER_CC_CTRL_PRSSEL_PRSCH10|macro|_TIMER_CC_CTRL_PRSSEL_PRSCH10
DECL|_TIMER_CC_CTRL_PRSSEL_PRSCH11|macro|_TIMER_CC_CTRL_PRSSEL_PRSCH11
DECL|_TIMER_CC_CTRL_PRSSEL_PRSCH1|macro|_TIMER_CC_CTRL_PRSSEL_PRSCH1
DECL|_TIMER_CC_CTRL_PRSSEL_PRSCH2|macro|_TIMER_CC_CTRL_PRSSEL_PRSCH2
DECL|_TIMER_CC_CTRL_PRSSEL_PRSCH3|macro|_TIMER_CC_CTRL_PRSSEL_PRSCH3
DECL|_TIMER_CC_CTRL_PRSSEL_PRSCH4|macro|_TIMER_CC_CTRL_PRSSEL_PRSCH4
DECL|_TIMER_CC_CTRL_PRSSEL_PRSCH5|macro|_TIMER_CC_CTRL_PRSSEL_PRSCH5
DECL|_TIMER_CC_CTRL_PRSSEL_PRSCH6|macro|_TIMER_CC_CTRL_PRSSEL_PRSCH6
DECL|_TIMER_CC_CTRL_PRSSEL_PRSCH7|macro|_TIMER_CC_CTRL_PRSSEL_PRSCH7
DECL|_TIMER_CC_CTRL_PRSSEL_PRSCH8|macro|_TIMER_CC_CTRL_PRSSEL_PRSCH8
DECL|_TIMER_CC_CTRL_PRSSEL_PRSCH9|macro|_TIMER_CC_CTRL_PRSSEL_PRSCH9
DECL|_TIMER_CC_CTRL_PRSSEL_SHIFT|macro|_TIMER_CC_CTRL_PRSSEL_SHIFT
DECL|_TIMER_CC_CTRL_RESETVALUE|macro|_TIMER_CC_CTRL_RESETVALUE
DECL|_TIMER_CMD_MASK|macro|_TIMER_CMD_MASK
DECL|_TIMER_CMD_RESETVALUE|macro|_TIMER_CMD_RESETVALUE
DECL|_TIMER_CMD_START_DEFAULT|macro|_TIMER_CMD_START_DEFAULT
DECL|_TIMER_CMD_START_MASK|macro|_TIMER_CMD_START_MASK
DECL|_TIMER_CMD_START_SHIFT|macro|_TIMER_CMD_START_SHIFT
DECL|_TIMER_CMD_STOP_DEFAULT|macro|_TIMER_CMD_STOP_DEFAULT
DECL|_TIMER_CMD_STOP_MASK|macro|_TIMER_CMD_STOP_MASK
DECL|_TIMER_CMD_STOP_SHIFT|macro|_TIMER_CMD_STOP_SHIFT
DECL|_TIMER_CNT_CNT_DEFAULT|macro|_TIMER_CNT_CNT_DEFAULT
DECL|_TIMER_CNT_CNT_MASK|macro|_TIMER_CNT_CNT_MASK
DECL|_TIMER_CNT_CNT_SHIFT|macro|_TIMER_CNT_CNT_SHIFT
DECL|_TIMER_CNT_MASK|macro|_TIMER_CNT_MASK
DECL|_TIMER_CNT_RESETVALUE|macro|_TIMER_CNT_RESETVALUE
DECL|_TIMER_CTRL_ATI_DEFAULT|macro|_TIMER_CTRL_ATI_DEFAULT
DECL|_TIMER_CTRL_ATI_MASK|macro|_TIMER_CTRL_ATI_MASK
DECL|_TIMER_CTRL_ATI_SHIFT|macro|_TIMER_CTRL_ATI_SHIFT
DECL|_TIMER_CTRL_CLKSEL_CC1|macro|_TIMER_CTRL_CLKSEL_CC1
DECL|_TIMER_CTRL_CLKSEL_DEFAULT|macro|_TIMER_CTRL_CLKSEL_DEFAULT
DECL|_TIMER_CTRL_CLKSEL_MASK|macro|_TIMER_CTRL_CLKSEL_MASK
DECL|_TIMER_CTRL_CLKSEL_PRESCHFPERCLK|macro|_TIMER_CTRL_CLKSEL_PRESCHFPERCLK
DECL|_TIMER_CTRL_CLKSEL_SHIFT|macro|_TIMER_CTRL_CLKSEL_SHIFT
DECL|_TIMER_CTRL_CLKSEL_TIMEROUF|macro|_TIMER_CTRL_CLKSEL_TIMEROUF
DECL|_TIMER_CTRL_DEBUGRUN_DEFAULT|macro|_TIMER_CTRL_DEBUGRUN_DEFAULT
DECL|_TIMER_CTRL_DEBUGRUN_MASK|macro|_TIMER_CTRL_DEBUGRUN_MASK
DECL|_TIMER_CTRL_DEBUGRUN_SHIFT|macro|_TIMER_CTRL_DEBUGRUN_SHIFT
DECL|_TIMER_CTRL_DMACLRACT_DEFAULT|macro|_TIMER_CTRL_DMACLRACT_DEFAULT
DECL|_TIMER_CTRL_DMACLRACT_MASK|macro|_TIMER_CTRL_DMACLRACT_MASK
DECL|_TIMER_CTRL_DMACLRACT_SHIFT|macro|_TIMER_CTRL_DMACLRACT_SHIFT
DECL|_TIMER_CTRL_FALLA_DEFAULT|macro|_TIMER_CTRL_FALLA_DEFAULT
DECL|_TIMER_CTRL_FALLA_MASK|macro|_TIMER_CTRL_FALLA_MASK
DECL|_TIMER_CTRL_FALLA_NONE|macro|_TIMER_CTRL_FALLA_NONE
DECL|_TIMER_CTRL_FALLA_RELOADSTART|macro|_TIMER_CTRL_FALLA_RELOADSTART
DECL|_TIMER_CTRL_FALLA_SHIFT|macro|_TIMER_CTRL_FALLA_SHIFT
DECL|_TIMER_CTRL_FALLA_START|macro|_TIMER_CTRL_FALLA_START
DECL|_TIMER_CTRL_FALLA_STOP|macro|_TIMER_CTRL_FALLA_STOP
DECL|_TIMER_CTRL_MASK|macro|_TIMER_CTRL_MASK
DECL|_TIMER_CTRL_MODE_DEFAULT|macro|_TIMER_CTRL_MODE_DEFAULT
DECL|_TIMER_CTRL_MODE_DOWN|macro|_TIMER_CTRL_MODE_DOWN
DECL|_TIMER_CTRL_MODE_MASK|macro|_TIMER_CTRL_MODE_MASK
DECL|_TIMER_CTRL_MODE_QDEC|macro|_TIMER_CTRL_MODE_QDEC
DECL|_TIMER_CTRL_MODE_SHIFT|macro|_TIMER_CTRL_MODE_SHIFT
DECL|_TIMER_CTRL_MODE_UPDOWN|macro|_TIMER_CTRL_MODE_UPDOWN
DECL|_TIMER_CTRL_MODE_UP|macro|_TIMER_CTRL_MODE_UP
DECL|_TIMER_CTRL_OSMEN_DEFAULT|macro|_TIMER_CTRL_OSMEN_DEFAULT
DECL|_TIMER_CTRL_OSMEN_MASK|macro|_TIMER_CTRL_OSMEN_MASK
DECL|_TIMER_CTRL_OSMEN_SHIFT|macro|_TIMER_CTRL_OSMEN_SHIFT
DECL|_TIMER_CTRL_PRESC_DEFAULT|macro|_TIMER_CTRL_PRESC_DEFAULT
DECL|_TIMER_CTRL_PRESC_DIV1024|macro|_TIMER_CTRL_PRESC_DIV1024
DECL|_TIMER_CTRL_PRESC_DIV128|macro|_TIMER_CTRL_PRESC_DIV128
DECL|_TIMER_CTRL_PRESC_DIV16|macro|_TIMER_CTRL_PRESC_DIV16
DECL|_TIMER_CTRL_PRESC_DIV1|macro|_TIMER_CTRL_PRESC_DIV1
DECL|_TIMER_CTRL_PRESC_DIV256|macro|_TIMER_CTRL_PRESC_DIV256
DECL|_TIMER_CTRL_PRESC_DIV2|macro|_TIMER_CTRL_PRESC_DIV2
DECL|_TIMER_CTRL_PRESC_DIV32|macro|_TIMER_CTRL_PRESC_DIV32
DECL|_TIMER_CTRL_PRESC_DIV4|macro|_TIMER_CTRL_PRESC_DIV4
DECL|_TIMER_CTRL_PRESC_DIV512|macro|_TIMER_CTRL_PRESC_DIV512
DECL|_TIMER_CTRL_PRESC_DIV64|macro|_TIMER_CTRL_PRESC_DIV64
DECL|_TIMER_CTRL_PRESC_DIV8|macro|_TIMER_CTRL_PRESC_DIV8
DECL|_TIMER_CTRL_PRESC_MASK|macro|_TIMER_CTRL_PRESC_MASK
DECL|_TIMER_CTRL_PRESC_SHIFT|macro|_TIMER_CTRL_PRESC_SHIFT
DECL|_TIMER_CTRL_QDM_DEFAULT|macro|_TIMER_CTRL_QDM_DEFAULT
DECL|_TIMER_CTRL_QDM_MASK|macro|_TIMER_CTRL_QDM_MASK
DECL|_TIMER_CTRL_QDM_SHIFT|macro|_TIMER_CTRL_QDM_SHIFT
DECL|_TIMER_CTRL_QDM_X2|macro|_TIMER_CTRL_QDM_X2
DECL|_TIMER_CTRL_QDM_X4|macro|_TIMER_CTRL_QDM_X4
DECL|_TIMER_CTRL_RESETVALUE|macro|_TIMER_CTRL_RESETVALUE
DECL|_TIMER_CTRL_RISEA_DEFAULT|macro|_TIMER_CTRL_RISEA_DEFAULT
DECL|_TIMER_CTRL_RISEA_MASK|macro|_TIMER_CTRL_RISEA_MASK
DECL|_TIMER_CTRL_RISEA_NONE|macro|_TIMER_CTRL_RISEA_NONE
DECL|_TIMER_CTRL_RISEA_RELOADSTART|macro|_TIMER_CTRL_RISEA_RELOADSTART
DECL|_TIMER_CTRL_RISEA_SHIFT|macro|_TIMER_CTRL_RISEA_SHIFT
DECL|_TIMER_CTRL_RISEA_START|macro|_TIMER_CTRL_RISEA_START
DECL|_TIMER_CTRL_RISEA_STOP|macro|_TIMER_CTRL_RISEA_STOP
DECL|_TIMER_CTRL_RSSCOIST_DEFAULT|macro|_TIMER_CTRL_RSSCOIST_DEFAULT
DECL|_TIMER_CTRL_RSSCOIST_MASK|macro|_TIMER_CTRL_RSSCOIST_MASK
DECL|_TIMER_CTRL_RSSCOIST_SHIFT|macro|_TIMER_CTRL_RSSCOIST_SHIFT
DECL|_TIMER_CTRL_SYNC_DEFAULT|macro|_TIMER_CTRL_SYNC_DEFAULT
DECL|_TIMER_CTRL_SYNC_MASK|macro|_TIMER_CTRL_SYNC_MASK
DECL|_TIMER_CTRL_SYNC_SHIFT|macro|_TIMER_CTRL_SYNC_SHIFT
DECL|_TIMER_CTRL_X2CNT_DEFAULT|macro|_TIMER_CTRL_X2CNT_DEFAULT
DECL|_TIMER_CTRL_X2CNT_MASK|macro|_TIMER_CTRL_X2CNT_MASK
DECL|_TIMER_CTRL_X2CNT_SHIFT|macro|_TIMER_CTRL_X2CNT_SHIFT
DECL|_TIMER_DTCTRL_DTCINV_DEFAULT|macro|_TIMER_DTCTRL_DTCINV_DEFAULT
DECL|_TIMER_DTCTRL_DTCINV_MASK|macro|_TIMER_DTCTRL_DTCINV_MASK
DECL|_TIMER_DTCTRL_DTCINV_SHIFT|macro|_TIMER_DTCTRL_DTCINV_SHIFT
DECL|_TIMER_DTCTRL_DTDAS_DEFAULT|macro|_TIMER_DTCTRL_DTDAS_DEFAULT
DECL|_TIMER_DTCTRL_DTDAS_MASK|macro|_TIMER_DTCTRL_DTDAS_MASK
DECL|_TIMER_DTCTRL_DTDAS_NORESTART|macro|_TIMER_DTCTRL_DTDAS_NORESTART
DECL|_TIMER_DTCTRL_DTDAS_RESTART|macro|_TIMER_DTCTRL_DTDAS_RESTART
DECL|_TIMER_DTCTRL_DTDAS_SHIFT|macro|_TIMER_DTCTRL_DTDAS_SHIFT
DECL|_TIMER_DTCTRL_DTEN_DEFAULT|macro|_TIMER_DTCTRL_DTEN_DEFAULT
DECL|_TIMER_DTCTRL_DTEN_MASK|macro|_TIMER_DTCTRL_DTEN_MASK
DECL|_TIMER_DTCTRL_DTEN_SHIFT|macro|_TIMER_DTCTRL_DTEN_SHIFT
DECL|_TIMER_DTCTRL_DTIPOL_DEFAULT|macro|_TIMER_DTCTRL_DTIPOL_DEFAULT
DECL|_TIMER_DTCTRL_DTIPOL_MASK|macro|_TIMER_DTCTRL_DTIPOL_MASK
DECL|_TIMER_DTCTRL_DTIPOL_SHIFT|macro|_TIMER_DTCTRL_DTIPOL_SHIFT
DECL|_TIMER_DTCTRL_DTPRSEN_DEFAULT|macro|_TIMER_DTCTRL_DTPRSEN_DEFAULT
DECL|_TIMER_DTCTRL_DTPRSEN_MASK|macro|_TIMER_DTCTRL_DTPRSEN_MASK
DECL|_TIMER_DTCTRL_DTPRSEN_SHIFT|macro|_TIMER_DTCTRL_DTPRSEN_SHIFT
DECL|_TIMER_DTCTRL_DTPRSSEL_DEFAULT|macro|_TIMER_DTCTRL_DTPRSSEL_DEFAULT
DECL|_TIMER_DTCTRL_DTPRSSEL_MASK|macro|_TIMER_DTCTRL_DTPRSSEL_MASK
DECL|_TIMER_DTCTRL_DTPRSSEL_PRSCH0|macro|_TIMER_DTCTRL_DTPRSSEL_PRSCH0
DECL|_TIMER_DTCTRL_DTPRSSEL_PRSCH10|macro|_TIMER_DTCTRL_DTPRSSEL_PRSCH10
DECL|_TIMER_DTCTRL_DTPRSSEL_PRSCH11|macro|_TIMER_DTCTRL_DTPRSSEL_PRSCH11
DECL|_TIMER_DTCTRL_DTPRSSEL_PRSCH1|macro|_TIMER_DTCTRL_DTPRSSEL_PRSCH1
DECL|_TIMER_DTCTRL_DTPRSSEL_PRSCH2|macro|_TIMER_DTCTRL_DTPRSSEL_PRSCH2
DECL|_TIMER_DTCTRL_DTPRSSEL_PRSCH3|macro|_TIMER_DTCTRL_DTPRSSEL_PRSCH3
DECL|_TIMER_DTCTRL_DTPRSSEL_PRSCH4|macro|_TIMER_DTCTRL_DTPRSSEL_PRSCH4
DECL|_TIMER_DTCTRL_DTPRSSEL_PRSCH5|macro|_TIMER_DTCTRL_DTPRSSEL_PRSCH5
DECL|_TIMER_DTCTRL_DTPRSSEL_PRSCH6|macro|_TIMER_DTCTRL_DTPRSSEL_PRSCH6
DECL|_TIMER_DTCTRL_DTPRSSEL_PRSCH7|macro|_TIMER_DTCTRL_DTPRSSEL_PRSCH7
DECL|_TIMER_DTCTRL_DTPRSSEL_PRSCH8|macro|_TIMER_DTCTRL_DTPRSSEL_PRSCH8
DECL|_TIMER_DTCTRL_DTPRSSEL_PRSCH9|macro|_TIMER_DTCTRL_DTPRSSEL_PRSCH9
DECL|_TIMER_DTCTRL_DTPRSSEL_SHIFT|macro|_TIMER_DTCTRL_DTPRSSEL_SHIFT
DECL|_TIMER_DTCTRL_MASK|macro|_TIMER_DTCTRL_MASK
DECL|_TIMER_DTCTRL_RESETVALUE|macro|_TIMER_DTCTRL_RESETVALUE
DECL|_TIMER_DTFAULTC_DTDBGFC_DEFAULT|macro|_TIMER_DTFAULTC_DTDBGFC_DEFAULT
DECL|_TIMER_DTFAULTC_DTDBGFC_MASK|macro|_TIMER_DTFAULTC_DTDBGFC_MASK
DECL|_TIMER_DTFAULTC_DTDBGFC_SHIFT|macro|_TIMER_DTFAULTC_DTDBGFC_SHIFT
DECL|_TIMER_DTFAULTC_DTPRS0FC_DEFAULT|macro|_TIMER_DTFAULTC_DTPRS0FC_DEFAULT
DECL|_TIMER_DTFAULTC_DTPRS0FC_MASK|macro|_TIMER_DTFAULTC_DTPRS0FC_MASK
DECL|_TIMER_DTFAULTC_DTPRS0FC_SHIFT|macro|_TIMER_DTFAULTC_DTPRS0FC_SHIFT
DECL|_TIMER_DTFAULTC_DTPRS1FC_DEFAULT|macro|_TIMER_DTFAULTC_DTPRS1FC_DEFAULT
DECL|_TIMER_DTFAULTC_DTPRS1FC_MASK|macro|_TIMER_DTFAULTC_DTPRS1FC_MASK
DECL|_TIMER_DTFAULTC_DTPRS1FC_SHIFT|macro|_TIMER_DTFAULTC_DTPRS1FC_SHIFT
DECL|_TIMER_DTFAULTC_MASK|macro|_TIMER_DTFAULTC_MASK
DECL|_TIMER_DTFAULTC_RESETVALUE|macro|_TIMER_DTFAULTC_RESETVALUE
DECL|_TIMER_DTFAULTC_TLOCKUPFC_DEFAULT|macro|_TIMER_DTFAULTC_TLOCKUPFC_DEFAULT
DECL|_TIMER_DTFAULTC_TLOCKUPFC_MASK|macro|_TIMER_DTFAULTC_TLOCKUPFC_MASK
DECL|_TIMER_DTFAULTC_TLOCKUPFC_SHIFT|macro|_TIMER_DTFAULTC_TLOCKUPFC_SHIFT
DECL|_TIMER_DTFAULT_DTDBGF_DEFAULT|macro|_TIMER_DTFAULT_DTDBGF_DEFAULT
DECL|_TIMER_DTFAULT_DTDBGF_MASK|macro|_TIMER_DTFAULT_DTDBGF_MASK
DECL|_TIMER_DTFAULT_DTDBGF_SHIFT|macro|_TIMER_DTFAULT_DTDBGF_SHIFT
DECL|_TIMER_DTFAULT_DTLOCKUPF_DEFAULT|macro|_TIMER_DTFAULT_DTLOCKUPF_DEFAULT
DECL|_TIMER_DTFAULT_DTLOCKUPF_MASK|macro|_TIMER_DTFAULT_DTLOCKUPF_MASK
DECL|_TIMER_DTFAULT_DTLOCKUPF_SHIFT|macro|_TIMER_DTFAULT_DTLOCKUPF_SHIFT
DECL|_TIMER_DTFAULT_DTPRS0F_DEFAULT|macro|_TIMER_DTFAULT_DTPRS0F_DEFAULT
DECL|_TIMER_DTFAULT_DTPRS0F_MASK|macro|_TIMER_DTFAULT_DTPRS0F_MASK
DECL|_TIMER_DTFAULT_DTPRS0F_SHIFT|macro|_TIMER_DTFAULT_DTPRS0F_SHIFT
DECL|_TIMER_DTFAULT_DTPRS1F_DEFAULT|macro|_TIMER_DTFAULT_DTPRS1F_DEFAULT
DECL|_TIMER_DTFAULT_DTPRS1F_MASK|macro|_TIMER_DTFAULT_DTPRS1F_MASK
DECL|_TIMER_DTFAULT_DTPRS1F_SHIFT|macro|_TIMER_DTFAULT_DTPRS1F_SHIFT
DECL|_TIMER_DTFAULT_MASK|macro|_TIMER_DTFAULT_MASK
DECL|_TIMER_DTFAULT_RESETVALUE|macro|_TIMER_DTFAULT_RESETVALUE
DECL|_TIMER_DTFC_DTDBGFEN_DEFAULT|macro|_TIMER_DTFC_DTDBGFEN_DEFAULT
DECL|_TIMER_DTFC_DTDBGFEN_MASK|macro|_TIMER_DTFC_DTDBGFEN_MASK
DECL|_TIMER_DTFC_DTDBGFEN_SHIFT|macro|_TIMER_DTFC_DTDBGFEN_SHIFT
DECL|_TIMER_DTFC_DTFA_CLEAR|macro|_TIMER_DTFC_DTFA_CLEAR
DECL|_TIMER_DTFC_DTFA_DEFAULT|macro|_TIMER_DTFC_DTFA_DEFAULT
DECL|_TIMER_DTFC_DTFA_INACTIVE|macro|_TIMER_DTFC_DTFA_INACTIVE
DECL|_TIMER_DTFC_DTFA_MASK|macro|_TIMER_DTFC_DTFA_MASK
DECL|_TIMER_DTFC_DTFA_NONE|macro|_TIMER_DTFC_DTFA_NONE
DECL|_TIMER_DTFC_DTFA_SHIFT|macro|_TIMER_DTFC_DTFA_SHIFT
DECL|_TIMER_DTFC_DTFA_TRISTATE|macro|_TIMER_DTFC_DTFA_TRISTATE
DECL|_TIMER_DTFC_DTLOCKUPFEN_DEFAULT|macro|_TIMER_DTFC_DTLOCKUPFEN_DEFAULT
DECL|_TIMER_DTFC_DTLOCKUPFEN_MASK|macro|_TIMER_DTFC_DTLOCKUPFEN_MASK
DECL|_TIMER_DTFC_DTLOCKUPFEN_SHIFT|macro|_TIMER_DTFC_DTLOCKUPFEN_SHIFT
DECL|_TIMER_DTFC_DTPRS0FEN_DEFAULT|macro|_TIMER_DTFC_DTPRS0FEN_DEFAULT
DECL|_TIMER_DTFC_DTPRS0FEN_MASK|macro|_TIMER_DTFC_DTPRS0FEN_MASK
DECL|_TIMER_DTFC_DTPRS0FEN_SHIFT|macro|_TIMER_DTFC_DTPRS0FEN_SHIFT
DECL|_TIMER_DTFC_DTPRS0FSEL_DEFAULT|macro|_TIMER_DTFC_DTPRS0FSEL_DEFAULT
DECL|_TIMER_DTFC_DTPRS0FSEL_MASK|macro|_TIMER_DTFC_DTPRS0FSEL_MASK
DECL|_TIMER_DTFC_DTPRS0FSEL_PRSCH0|macro|_TIMER_DTFC_DTPRS0FSEL_PRSCH0
DECL|_TIMER_DTFC_DTPRS0FSEL_PRSCH1|macro|_TIMER_DTFC_DTPRS0FSEL_PRSCH1
DECL|_TIMER_DTFC_DTPRS0FSEL_PRSCH2|macro|_TIMER_DTFC_DTPRS0FSEL_PRSCH2
DECL|_TIMER_DTFC_DTPRS0FSEL_PRSCH3|macro|_TIMER_DTFC_DTPRS0FSEL_PRSCH3
DECL|_TIMER_DTFC_DTPRS0FSEL_PRSCH4|macro|_TIMER_DTFC_DTPRS0FSEL_PRSCH4
DECL|_TIMER_DTFC_DTPRS0FSEL_PRSCH5|macro|_TIMER_DTFC_DTPRS0FSEL_PRSCH5
DECL|_TIMER_DTFC_DTPRS0FSEL_PRSCH6|macro|_TIMER_DTFC_DTPRS0FSEL_PRSCH6
DECL|_TIMER_DTFC_DTPRS0FSEL_PRSCH7|macro|_TIMER_DTFC_DTPRS0FSEL_PRSCH7
DECL|_TIMER_DTFC_DTPRS0FSEL_SHIFT|macro|_TIMER_DTFC_DTPRS0FSEL_SHIFT
DECL|_TIMER_DTFC_DTPRS1FEN_DEFAULT|macro|_TIMER_DTFC_DTPRS1FEN_DEFAULT
DECL|_TIMER_DTFC_DTPRS1FEN_MASK|macro|_TIMER_DTFC_DTPRS1FEN_MASK
DECL|_TIMER_DTFC_DTPRS1FEN_SHIFT|macro|_TIMER_DTFC_DTPRS1FEN_SHIFT
DECL|_TIMER_DTFC_DTPRS1FSEL_DEFAULT|macro|_TIMER_DTFC_DTPRS1FSEL_DEFAULT
DECL|_TIMER_DTFC_DTPRS1FSEL_MASK|macro|_TIMER_DTFC_DTPRS1FSEL_MASK
DECL|_TIMER_DTFC_DTPRS1FSEL_PRSCH0|macro|_TIMER_DTFC_DTPRS1FSEL_PRSCH0
DECL|_TIMER_DTFC_DTPRS1FSEL_PRSCH1|macro|_TIMER_DTFC_DTPRS1FSEL_PRSCH1
DECL|_TIMER_DTFC_DTPRS1FSEL_PRSCH2|macro|_TIMER_DTFC_DTPRS1FSEL_PRSCH2
DECL|_TIMER_DTFC_DTPRS1FSEL_PRSCH3|macro|_TIMER_DTFC_DTPRS1FSEL_PRSCH3
DECL|_TIMER_DTFC_DTPRS1FSEL_PRSCH4|macro|_TIMER_DTFC_DTPRS1FSEL_PRSCH4
DECL|_TIMER_DTFC_DTPRS1FSEL_PRSCH5|macro|_TIMER_DTFC_DTPRS1FSEL_PRSCH5
DECL|_TIMER_DTFC_DTPRS1FSEL_PRSCH6|macro|_TIMER_DTFC_DTPRS1FSEL_PRSCH6
DECL|_TIMER_DTFC_DTPRS1FSEL_PRSCH7|macro|_TIMER_DTFC_DTPRS1FSEL_PRSCH7
DECL|_TIMER_DTFC_DTPRS1FSEL_SHIFT|macro|_TIMER_DTFC_DTPRS1FSEL_SHIFT
DECL|_TIMER_DTFC_MASK|macro|_TIMER_DTFC_MASK
DECL|_TIMER_DTFC_RESETVALUE|macro|_TIMER_DTFC_RESETVALUE
DECL|_TIMER_DTLOCK_LOCKKEY_DEFAULT|macro|_TIMER_DTLOCK_LOCKKEY_DEFAULT
DECL|_TIMER_DTLOCK_LOCKKEY_LOCKED|macro|_TIMER_DTLOCK_LOCKKEY_LOCKED
DECL|_TIMER_DTLOCK_LOCKKEY_LOCK|macro|_TIMER_DTLOCK_LOCKKEY_LOCK
DECL|_TIMER_DTLOCK_LOCKKEY_MASK|macro|_TIMER_DTLOCK_LOCKKEY_MASK
DECL|_TIMER_DTLOCK_LOCKKEY_SHIFT|macro|_TIMER_DTLOCK_LOCKKEY_SHIFT
DECL|_TIMER_DTLOCK_LOCKKEY_UNLOCKED|macro|_TIMER_DTLOCK_LOCKKEY_UNLOCKED
DECL|_TIMER_DTLOCK_LOCKKEY_UNLOCK|macro|_TIMER_DTLOCK_LOCKKEY_UNLOCK
DECL|_TIMER_DTLOCK_MASK|macro|_TIMER_DTLOCK_MASK
DECL|_TIMER_DTLOCK_RESETVALUE|macro|_TIMER_DTLOCK_RESETVALUE
DECL|_TIMER_DTOGEN_DTOGCC0EN_DEFAULT|macro|_TIMER_DTOGEN_DTOGCC0EN_DEFAULT
DECL|_TIMER_DTOGEN_DTOGCC0EN_MASK|macro|_TIMER_DTOGEN_DTOGCC0EN_MASK
DECL|_TIMER_DTOGEN_DTOGCC0EN_SHIFT|macro|_TIMER_DTOGEN_DTOGCC0EN_SHIFT
DECL|_TIMER_DTOGEN_DTOGCC1EN_DEFAULT|macro|_TIMER_DTOGEN_DTOGCC1EN_DEFAULT
DECL|_TIMER_DTOGEN_DTOGCC1EN_MASK|macro|_TIMER_DTOGEN_DTOGCC1EN_MASK
DECL|_TIMER_DTOGEN_DTOGCC1EN_SHIFT|macro|_TIMER_DTOGEN_DTOGCC1EN_SHIFT
DECL|_TIMER_DTOGEN_DTOGCC2EN_DEFAULT|macro|_TIMER_DTOGEN_DTOGCC2EN_DEFAULT
DECL|_TIMER_DTOGEN_DTOGCC2EN_MASK|macro|_TIMER_DTOGEN_DTOGCC2EN_MASK
DECL|_TIMER_DTOGEN_DTOGCC2EN_SHIFT|macro|_TIMER_DTOGEN_DTOGCC2EN_SHIFT
DECL|_TIMER_DTOGEN_DTOGCDTI0EN_DEFAULT|macro|_TIMER_DTOGEN_DTOGCDTI0EN_DEFAULT
DECL|_TIMER_DTOGEN_DTOGCDTI0EN_MASK|macro|_TIMER_DTOGEN_DTOGCDTI0EN_MASK
DECL|_TIMER_DTOGEN_DTOGCDTI0EN_SHIFT|macro|_TIMER_DTOGEN_DTOGCDTI0EN_SHIFT
DECL|_TIMER_DTOGEN_DTOGCDTI1EN_DEFAULT|macro|_TIMER_DTOGEN_DTOGCDTI1EN_DEFAULT
DECL|_TIMER_DTOGEN_DTOGCDTI1EN_MASK|macro|_TIMER_DTOGEN_DTOGCDTI1EN_MASK
DECL|_TIMER_DTOGEN_DTOGCDTI1EN_SHIFT|macro|_TIMER_DTOGEN_DTOGCDTI1EN_SHIFT
DECL|_TIMER_DTOGEN_DTOGCDTI2EN_DEFAULT|macro|_TIMER_DTOGEN_DTOGCDTI2EN_DEFAULT
DECL|_TIMER_DTOGEN_DTOGCDTI2EN_MASK|macro|_TIMER_DTOGEN_DTOGCDTI2EN_MASK
DECL|_TIMER_DTOGEN_DTOGCDTI2EN_SHIFT|macro|_TIMER_DTOGEN_DTOGCDTI2EN_SHIFT
DECL|_TIMER_DTOGEN_MASK|macro|_TIMER_DTOGEN_MASK
DECL|_TIMER_DTOGEN_RESETVALUE|macro|_TIMER_DTOGEN_RESETVALUE
DECL|_TIMER_DTTIME_DTFALLT_DEFAULT|macro|_TIMER_DTTIME_DTFALLT_DEFAULT
DECL|_TIMER_DTTIME_DTFALLT_MASK|macro|_TIMER_DTTIME_DTFALLT_MASK
DECL|_TIMER_DTTIME_DTFALLT_SHIFT|macro|_TIMER_DTTIME_DTFALLT_SHIFT
DECL|_TIMER_DTTIME_DTPRESC_DEFAULT|macro|_TIMER_DTTIME_DTPRESC_DEFAULT
DECL|_TIMER_DTTIME_DTPRESC_DIV1024|macro|_TIMER_DTTIME_DTPRESC_DIV1024
DECL|_TIMER_DTTIME_DTPRESC_DIV128|macro|_TIMER_DTTIME_DTPRESC_DIV128
DECL|_TIMER_DTTIME_DTPRESC_DIV16|macro|_TIMER_DTTIME_DTPRESC_DIV16
DECL|_TIMER_DTTIME_DTPRESC_DIV1|macro|_TIMER_DTTIME_DTPRESC_DIV1
DECL|_TIMER_DTTIME_DTPRESC_DIV256|macro|_TIMER_DTTIME_DTPRESC_DIV256
DECL|_TIMER_DTTIME_DTPRESC_DIV2|macro|_TIMER_DTTIME_DTPRESC_DIV2
DECL|_TIMER_DTTIME_DTPRESC_DIV32|macro|_TIMER_DTTIME_DTPRESC_DIV32
DECL|_TIMER_DTTIME_DTPRESC_DIV4|macro|_TIMER_DTTIME_DTPRESC_DIV4
DECL|_TIMER_DTTIME_DTPRESC_DIV512|macro|_TIMER_DTTIME_DTPRESC_DIV512
DECL|_TIMER_DTTIME_DTPRESC_DIV64|macro|_TIMER_DTTIME_DTPRESC_DIV64
DECL|_TIMER_DTTIME_DTPRESC_DIV8|macro|_TIMER_DTTIME_DTPRESC_DIV8
DECL|_TIMER_DTTIME_DTPRESC_MASK|macro|_TIMER_DTTIME_DTPRESC_MASK
DECL|_TIMER_DTTIME_DTPRESC_SHIFT|macro|_TIMER_DTTIME_DTPRESC_SHIFT
DECL|_TIMER_DTTIME_DTRISET_DEFAULT|macro|_TIMER_DTTIME_DTRISET_DEFAULT
DECL|_TIMER_DTTIME_DTRISET_MASK|macro|_TIMER_DTTIME_DTRISET_MASK
DECL|_TIMER_DTTIME_DTRISET_SHIFT|macro|_TIMER_DTTIME_DTRISET_SHIFT
DECL|_TIMER_DTTIME_MASK|macro|_TIMER_DTTIME_MASK
DECL|_TIMER_DTTIME_RESETVALUE|macro|_TIMER_DTTIME_RESETVALUE
DECL|_TIMER_IEN_CC0_DEFAULT|macro|_TIMER_IEN_CC0_DEFAULT
DECL|_TIMER_IEN_CC0_MASK|macro|_TIMER_IEN_CC0_MASK
DECL|_TIMER_IEN_CC0_SHIFT|macro|_TIMER_IEN_CC0_SHIFT
DECL|_TIMER_IEN_CC1_DEFAULT|macro|_TIMER_IEN_CC1_DEFAULT
DECL|_TIMER_IEN_CC1_MASK|macro|_TIMER_IEN_CC1_MASK
DECL|_TIMER_IEN_CC1_SHIFT|macro|_TIMER_IEN_CC1_SHIFT
DECL|_TIMER_IEN_CC2_DEFAULT|macro|_TIMER_IEN_CC2_DEFAULT
DECL|_TIMER_IEN_CC2_MASK|macro|_TIMER_IEN_CC2_MASK
DECL|_TIMER_IEN_CC2_SHIFT|macro|_TIMER_IEN_CC2_SHIFT
DECL|_TIMER_IEN_ICBOF0_DEFAULT|macro|_TIMER_IEN_ICBOF0_DEFAULT
DECL|_TIMER_IEN_ICBOF0_MASK|macro|_TIMER_IEN_ICBOF0_MASK
DECL|_TIMER_IEN_ICBOF0_SHIFT|macro|_TIMER_IEN_ICBOF0_SHIFT
DECL|_TIMER_IEN_ICBOF1_DEFAULT|macro|_TIMER_IEN_ICBOF1_DEFAULT
DECL|_TIMER_IEN_ICBOF1_MASK|macro|_TIMER_IEN_ICBOF1_MASK
DECL|_TIMER_IEN_ICBOF1_SHIFT|macro|_TIMER_IEN_ICBOF1_SHIFT
DECL|_TIMER_IEN_ICBOF2_DEFAULT|macro|_TIMER_IEN_ICBOF2_DEFAULT
DECL|_TIMER_IEN_ICBOF2_MASK|macro|_TIMER_IEN_ICBOF2_MASK
DECL|_TIMER_IEN_ICBOF2_SHIFT|macro|_TIMER_IEN_ICBOF2_SHIFT
DECL|_TIMER_IEN_MASK|macro|_TIMER_IEN_MASK
DECL|_TIMER_IEN_OF_DEFAULT|macro|_TIMER_IEN_OF_DEFAULT
DECL|_TIMER_IEN_OF_MASK|macro|_TIMER_IEN_OF_MASK
DECL|_TIMER_IEN_OF_SHIFT|macro|_TIMER_IEN_OF_SHIFT
DECL|_TIMER_IEN_RESETVALUE|macro|_TIMER_IEN_RESETVALUE
DECL|_TIMER_IEN_UF_DEFAULT|macro|_TIMER_IEN_UF_DEFAULT
DECL|_TIMER_IEN_UF_MASK|macro|_TIMER_IEN_UF_MASK
DECL|_TIMER_IEN_UF_SHIFT|macro|_TIMER_IEN_UF_SHIFT
DECL|_TIMER_IFC_CC0_DEFAULT|macro|_TIMER_IFC_CC0_DEFAULT
DECL|_TIMER_IFC_CC0_MASK|macro|_TIMER_IFC_CC0_MASK
DECL|_TIMER_IFC_CC0_SHIFT|macro|_TIMER_IFC_CC0_SHIFT
DECL|_TIMER_IFC_CC1_DEFAULT|macro|_TIMER_IFC_CC1_DEFAULT
DECL|_TIMER_IFC_CC1_MASK|macro|_TIMER_IFC_CC1_MASK
DECL|_TIMER_IFC_CC1_SHIFT|macro|_TIMER_IFC_CC1_SHIFT
DECL|_TIMER_IFC_CC2_DEFAULT|macro|_TIMER_IFC_CC2_DEFAULT
DECL|_TIMER_IFC_CC2_MASK|macro|_TIMER_IFC_CC2_MASK
DECL|_TIMER_IFC_CC2_SHIFT|macro|_TIMER_IFC_CC2_SHIFT
DECL|_TIMER_IFC_ICBOF0_DEFAULT|macro|_TIMER_IFC_ICBOF0_DEFAULT
DECL|_TIMER_IFC_ICBOF0_MASK|macro|_TIMER_IFC_ICBOF0_MASK
DECL|_TIMER_IFC_ICBOF0_SHIFT|macro|_TIMER_IFC_ICBOF0_SHIFT
DECL|_TIMER_IFC_ICBOF1_DEFAULT|macro|_TIMER_IFC_ICBOF1_DEFAULT
DECL|_TIMER_IFC_ICBOF1_MASK|macro|_TIMER_IFC_ICBOF1_MASK
DECL|_TIMER_IFC_ICBOF1_SHIFT|macro|_TIMER_IFC_ICBOF1_SHIFT
DECL|_TIMER_IFC_ICBOF2_DEFAULT|macro|_TIMER_IFC_ICBOF2_DEFAULT
DECL|_TIMER_IFC_ICBOF2_MASK|macro|_TIMER_IFC_ICBOF2_MASK
DECL|_TIMER_IFC_ICBOF2_SHIFT|macro|_TIMER_IFC_ICBOF2_SHIFT
DECL|_TIMER_IFC_MASK|macro|_TIMER_IFC_MASK
DECL|_TIMER_IFC_OF_DEFAULT|macro|_TIMER_IFC_OF_DEFAULT
DECL|_TIMER_IFC_OF_MASK|macro|_TIMER_IFC_OF_MASK
DECL|_TIMER_IFC_OF_SHIFT|macro|_TIMER_IFC_OF_SHIFT
DECL|_TIMER_IFC_RESETVALUE|macro|_TIMER_IFC_RESETVALUE
DECL|_TIMER_IFC_UF_DEFAULT|macro|_TIMER_IFC_UF_DEFAULT
DECL|_TIMER_IFC_UF_MASK|macro|_TIMER_IFC_UF_MASK
DECL|_TIMER_IFC_UF_SHIFT|macro|_TIMER_IFC_UF_SHIFT
DECL|_TIMER_IFS_CC0_DEFAULT|macro|_TIMER_IFS_CC0_DEFAULT
DECL|_TIMER_IFS_CC0_MASK|macro|_TIMER_IFS_CC0_MASK
DECL|_TIMER_IFS_CC0_SHIFT|macro|_TIMER_IFS_CC0_SHIFT
DECL|_TIMER_IFS_CC1_DEFAULT|macro|_TIMER_IFS_CC1_DEFAULT
DECL|_TIMER_IFS_CC1_MASK|macro|_TIMER_IFS_CC1_MASK
DECL|_TIMER_IFS_CC1_SHIFT|macro|_TIMER_IFS_CC1_SHIFT
DECL|_TIMER_IFS_CC2_DEFAULT|macro|_TIMER_IFS_CC2_DEFAULT
DECL|_TIMER_IFS_CC2_MASK|macro|_TIMER_IFS_CC2_MASK
DECL|_TIMER_IFS_CC2_SHIFT|macro|_TIMER_IFS_CC2_SHIFT
DECL|_TIMER_IFS_ICBOF0_DEFAULT|macro|_TIMER_IFS_ICBOF0_DEFAULT
DECL|_TIMER_IFS_ICBOF0_MASK|macro|_TIMER_IFS_ICBOF0_MASK
DECL|_TIMER_IFS_ICBOF0_SHIFT|macro|_TIMER_IFS_ICBOF0_SHIFT
DECL|_TIMER_IFS_ICBOF1_DEFAULT|macro|_TIMER_IFS_ICBOF1_DEFAULT
DECL|_TIMER_IFS_ICBOF1_MASK|macro|_TIMER_IFS_ICBOF1_MASK
DECL|_TIMER_IFS_ICBOF1_SHIFT|macro|_TIMER_IFS_ICBOF1_SHIFT
DECL|_TIMER_IFS_ICBOF2_DEFAULT|macro|_TIMER_IFS_ICBOF2_DEFAULT
DECL|_TIMER_IFS_ICBOF2_MASK|macro|_TIMER_IFS_ICBOF2_MASK
DECL|_TIMER_IFS_ICBOF2_SHIFT|macro|_TIMER_IFS_ICBOF2_SHIFT
DECL|_TIMER_IFS_MASK|macro|_TIMER_IFS_MASK
DECL|_TIMER_IFS_OF_DEFAULT|macro|_TIMER_IFS_OF_DEFAULT
DECL|_TIMER_IFS_OF_MASK|macro|_TIMER_IFS_OF_MASK
DECL|_TIMER_IFS_OF_SHIFT|macro|_TIMER_IFS_OF_SHIFT
DECL|_TIMER_IFS_RESETVALUE|macro|_TIMER_IFS_RESETVALUE
DECL|_TIMER_IFS_UF_DEFAULT|macro|_TIMER_IFS_UF_DEFAULT
DECL|_TIMER_IFS_UF_MASK|macro|_TIMER_IFS_UF_MASK
DECL|_TIMER_IFS_UF_SHIFT|macro|_TIMER_IFS_UF_SHIFT
DECL|_TIMER_IF_CC0_DEFAULT|macro|_TIMER_IF_CC0_DEFAULT
DECL|_TIMER_IF_CC0_MASK|macro|_TIMER_IF_CC0_MASK
DECL|_TIMER_IF_CC0_SHIFT|macro|_TIMER_IF_CC0_SHIFT
DECL|_TIMER_IF_CC1_DEFAULT|macro|_TIMER_IF_CC1_DEFAULT
DECL|_TIMER_IF_CC1_MASK|macro|_TIMER_IF_CC1_MASK
DECL|_TIMER_IF_CC1_SHIFT|macro|_TIMER_IF_CC1_SHIFT
DECL|_TIMER_IF_CC2_DEFAULT|macro|_TIMER_IF_CC2_DEFAULT
DECL|_TIMER_IF_CC2_MASK|macro|_TIMER_IF_CC2_MASK
DECL|_TIMER_IF_CC2_SHIFT|macro|_TIMER_IF_CC2_SHIFT
DECL|_TIMER_IF_ICBOF0_DEFAULT|macro|_TIMER_IF_ICBOF0_DEFAULT
DECL|_TIMER_IF_ICBOF0_MASK|macro|_TIMER_IF_ICBOF0_MASK
DECL|_TIMER_IF_ICBOF0_SHIFT|macro|_TIMER_IF_ICBOF0_SHIFT
DECL|_TIMER_IF_ICBOF1_DEFAULT|macro|_TIMER_IF_ICBOF1_DEFAULT
DECL|_TIMER_IF_ICBOF1_MASK|macro|_TIMER_IF_ICBOF1_MASK
DECL|_TIMER_IF_ICBOF1_SHIFT|macro|_TIMER_IF_ICBOF1_SHIFT
DECL|_TIMER_IF_ICBOF2_DEFAULT|macro|_TIMER_IF_ICBOF2_DEFAULT
DECL|_TIMER_IF_ICBOF2_MASK|macro|_TIMER_IF_ICBOF2_MASK
DECL|_TIMER_IF_ICBOF2_SHIFT|macro|_TIMER_IF_ICBOF2_SHIFT
DECL|_TIMER_IF_MASK|macro|_TIMER_IF_MASK
DECL|_TIMER_IF_OF_DEFAULT|macro|_TIMER_IF_OF_DEFAULT
DECL|_TIMER_IF_OF_MASK|macro|_TIMER_IF_OF_MASK
DECL|_TIMER_IF_OF_SHIFT|macro|_TIMER_IF_OF_SHIFT
DECL|_TIMER_IF_RESETVALUE|macro|_TIMER_IF_RESETVALUE
DECL|_TIMER_IF_UF_DEFAULT|macro|_TIMER_IF_UF_DEFAULT
DECL|_TIMER_IF_UF_MASK|macro|_TIMER_IF_UF_MASK
DECL|_TIMER_IF_UF_SHIFT|macro|_TIMER_IF_UF_SHIFT
DECL|_TIMER_ROUTE_CC0PEN_DEFAULT|macro|_TIMER_ROUTE_CC0PEN_DEFAULT
DECL|_TIMER_ROUTE_CC0PEN_MASK|macro|_TIMER_ROUTE_CC0PEN_MASK
DECL|_TIMER_ROUTE_CC0PEN_SHIFT|macro|_TIMER_ROUTE_CC0PEN_SHIFT
DECL|_TIMER_ROUTE_CC1PEN_DEFAULT|macro|_TIMER_ROUTE_CC1PEN_DEFAULT
DECL|_TIMER_ROUTE_CC1PEN_MASK|macro|_TIMER_ROUTE_CC1PEN_MASK
DECL|_TIMER_ROUTE_CC1PEN_SHIFT|macro|_TIMER_ROUTE_CC1PEN_SHIFT
DECL|_TIMER_ROUTE_CC2PEN_DEFAULT|macro|_TIMER_ROUTE_CC2PEN_DEFAULT
DECL|_TIMER_ROUTE_CC2PEN_MASK|macro|_TIMER_ROUTE_CC2PEN_MASK
DECL|_TIMER_ROUTE_CC2PEN_SHIFT|macro|_TIMER_ROUTE_CC2PEN_SHIFT
DECL|_TIMER_ROUTE_CDTI0PEN_DEFAULT|macro|_TIMER_ROUTE_CDTI0PEN_DEFAULT
DECL|_TIMER_ROUTE_CDTI0PEN_MASK|macro|_TIMER_ROUTE_CDTI0PEN_MASK
DECL|_TIMER_ROUTE_CDTI0PEN_SHIFT|macro|_TIMER_ROUTE_CDTI0PEN_SHIFT
DECL|_TIMER_ROUTE_CDTI1PEN_DEFAULT|macro|_TIMER_ROUTE_CDTI1PEN_DEFAULT
DECL|_TIMER_ROUTE_CDTI1PEN_MASK|macro|_TIMER_ROUTE_CDTI1PEN_MASK
DECL|_TIMER_ROUTE_CDTI1PEN_SHIFT|macro|_TIMER_ROUTE_CDTI1PEN_SHIFT
DECL|_TIMER_ROUTE_CDTI2PEN_DEFAULT|macro|_TIMER_ROUTE_CDTI2PEN_DEFAULT
DECL|_TIMER_ROUTE_CDTI2PEN_MASK|macro|_TIMER_ROUTE_CDTI2PEN_MASK
DECL|_TIMER_ROUTE_CDTI2PEN_SHIFT|macro|_TIMER_ROUTE_CDTI2PEN_SHIFT
DECL|_TIMER_ROUTE_LOCATION_DEFAULT|macro|_TIMER_ROUTE_LOCATION_DEFAULT
DECL|_TIMER_ROUTE_LOCATION_LOC0|macro|_TIMER_ROUTE_LOCATION_LOC0
DECL|_TIMER_ROUTE_LOCATION_LOC1|macro|_TIMER_ROUTE_LOCATION_LOC1
DECL|_TIMER_ROUTE_LOCATION_LOC2|macro|_TIMER_ROUTE_LOCATION_LOC2
DECL|_TIMER_ROUTE_LOCATION_LOC3|macro|_TIMER_ROUTE_LOCATION_LOC3
DECL|_TIMER_ROUTE_LOCATION_LOC4|macro|_TIMER_ROUTE_LOCATION_LOC4
DECL|_TIMER_ROUTE_LOCATION_LOC5|macro|_TIMER_ROUTE_LOCATION_LOC5
DECL|_TIMER_ROUTE_LOCATION_MASK|macro|_TIMER_ROUTE_LOCATION_MASK
DECL|_TIMER_ROUTE_LOCATION_SHIFT|macro|_TIMER_ROUTE_LOCATION_SHIFT
DECL|_TIMER_ROUTE_MASK|macro|_TIMER_ROUTE_MASK
DECL|_TIMER_ROUTE_RESETVALUE|macro|_TIMER_ROUTE_RESETVALUE
DECL|_TIMER_STATUS_CCPOL0_DEFAULT|macro|_TIMER_STATUS_CCPOL0_DEFAULT
DECL|_TIMER_STATUS_CCPOL0_HIGHFALL|macro|_TIMER_STATUS_CCPOL0_HIGHFALL
DECL|_TIMER_STATUS_CCPOL0_LOWRISE|macro|_TIMER_STATUS_CCPOL0_LOWRISE
DECL|_TIMER_STATUS_CCPOL0_MASK|macro|_TIMER_STATUS_CCPOL0_MASK
DECL|_TIMER_STATUS_CCPOL0_SHIFT|macro|_TIMER_STATUS_CCPOL0_SHIFT
DECL|_TIMER_STATUS_CCPOL1_DEFAULT|macro|_TIMER_STATUS_CCPOL1_DEFAULT
DECL|_TIMER_STATUS_CCPOL1_HIGHFALL|macro|_TIMER_STATUS_CCPOL1_HIGHFALL
DECL|_TIMER_STATUS_CCPOL1_LOWRISE|macro|_TIMER_STATUS_CCPOL1_LOWRISE
DECL|_TIMER_STATUS_CCPOL1_MASK|macro|_TIMER_STATUS_CCPOL1_MASK
DECL|_TIMER_STATUS_CCPOL1_SHIFT|macro|_TIMER_STATUS_CCPOL1_SHIFT
DECL|_TIMER_STATUS_CCPOL2_DEFAULT|macro|_TIMER_STATUS_CCPOL2_DEFAULT
DECL|_TIMER_STATUS_CCPOL2_HIGHFALL|macro|_TIMER_STATUS_CCPOL2_HIGHFALL
DECL|_TIMER_STATUS_CCPOL2_LOWRISE|macro|_TIMER_STATUS_CCPOL2_LOWRISE
DECL|_TIMER_STATUS_CCPOL2_MASK|macro|_TIMER_STATUS_CCPOL2_MASK
DECL|_TIMER_STATUS_CCPOL2_SHIFT|macro|_TIMER_STATUS_CCPOL2_SHIFT
DECL|_TIMER_STATUS_CCVBV0_DEFAULT|macro|_TIMER_STATUS_CCVBV0_DEFAULT
DECL|_TIMER_STATUS_CCVBV0_MASK|macro|_TIMER_STATUS_CCVBV0_MASK
DECL|_TIMER_STATUS_CCVBV0_SHIFT|macro|_TIMER_STATUS_CCVBV0_SHIFT
DECL|_TIMER_STATUS_CCVBV1_DEFAULT|macro|_TIMER_STATUS_CCVBV1_DEFAULT
DECL|_TIMER_STATUS_CCVBV1_MASK|macro|_TIMER_STATUS_CCVBV1_MASK
DECL|_TIMER_STATUS_CCVBV1_SHIFT|macro|_TIMER_STATUS_CCVBV1_SHIFT
DECL|_TIMER_STATUS_CCVBV2_DEFAULT|macro|_TIMER_STATUS_CCVBV2_DEFAULT
DECL|_TIMER_STATUS_CCVBV2_MASK|macro|_TIMER_STATUS_CCVBV2_MASK
DECL|_TIMER_STATUS_CCVBV2_SHIFT|macro|_TIMER_STATUS_CCVBV2_SHIFT
DECL|_TIMER_STATUS_DIR_DEFAULT|macro|_TIMER_STATUS_DIR_DEFAULT
DECL|_TIMER_STATUS_DIR_DOWN|macro|_TIMER_STATUS_DIR_DOWN
DECL|_TIMER_STATUS_DIR_MASK|macro|_TIMER_STATUS_DIR_MASK
DECL|_TIMER_STATUS_DIR_SHIFT|macro|_TIMER_STATUS_DIR_SHIFT
DECL|_TIMER_STATUS_DIR_UP|macro|_TIMER_STATUS_DIR_UP
DECL|_TIMER_STATUS_ICV0_DEFAULT|macro|_TIMER_STATUS_ICV0_DEFAULT
DECL|_TIMER_STATUS_ICV0_MASK|macro|_TIMER_STATUS_ICV0_MASK
DECL|_TIMER_STATUS_ICV0_SHIFT|macro|_TIMER_STATUS_ICV0_SHIFT
DECL|_TIMER_STATUS_ICV1_DEFAULT|macro|_TIMER_STATUS_ICV1_DEFAULT
DECL|_TIMER_STATUS_ICV1_MASK|macro|_TIMER_STATUS_ICV1_MASK
DECL|_TIMER_STATUS_ICV1_SHIFT|macro|_TIMER_STATUS_ICV1_SHIFT
DECL|_TIMER_STATUS_ICV2_DEFAULT|macro|_TIMER_STATUS_ICV2_DEFAULT
DECL|_TIMER_STATUS_ICV2_MASK|macro|_TIMER_STATUS_ICV2_MASK
DECL|_TIMER_STATUS_ICV2_SHIFT|macro|_TIMER_STATUS_ICV2_SHIFT
DECL|_TIMER_STATUS_MASK|macro|_TIMER_STATUS_MASK
DECL|_TIMER_STATUS_RESETVALUE|macro|_TIMER_STATUS_RESETVALUE
DECL|_TIMER_STATUS_RUNNING_DEFAULT|macro|_TIMER_STATUS_RUNNING_DEFAULT
DECL|_TIMER_STATUS_RUNNING_MASK|macro|_TIMER_STATUS_RUNNING_MASK
DECL|_TIMER_STATUS_RUNNING_SHIFT|macro|_TIMER_STATUS_RUNNING_SHIFT
DECL|_TIMER_STATUS_TOPBV_DEFAULT|macro|_TIMER_STATUS_TOPBV_DEFAULT
DECL|_TIMER_STATUS_TOPBV_MASK|macro|_TIMER_STATUS_TOPBV_MASK
DECL|_TIMER_STATUS_TOPBV_SHIFT|macro|_TIMER_STATUS_TOPBV_SHIFT
DECL|_TIMER_TOPB_MASK|macro|_TIMER_TOPB_MASK
DECL|_TIMER_TOPB_RESETVALUE|macro|_TIMER_TOPB_RESETVALUE
DECL|_TIMER_TOPB_TOPB_DEFAULT|macro|_TIMER_TOPB_TOPB_DEFAULT
DECL|_TIMER_TOPB_TOPB_MASK|macro|_TIMER_TOPB_TOPB_MASK
DECL|_TIMER_TOPB_TOPB_SHIFT|macro|_TIMER_TOPB_TOPB_SHIFT
DECL|_TIMER_TOP_MASK|macro|_TIMER_TOP_MASK
DECL|_TIMER_TOP_RESETVALUE|macro|_TIMER_TOP_RESETVALUE
DECL|_TIMER_TOP_TOP_DEFAULT|macro|_TIMER_TOP_TOP_DEFAULT
DECL|_TIMER_TOP_TOP_MASK|macro|_TIMER_TOP_TOP_MASK
DECL|_TIMER_TOP_TOP_SHIFT|macro|_TIMER_TOP_TOP_SHIFT
