

================================================================
== Vitis HLS Report for 'drop_optional_ip_header_512_s'
================================================================
* Date:           Sat Mar 18 14:38:29 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.114 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%doh_state_load = load i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:69]   --->   Operation 3 'load' 'doh_state_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.65ns)   --->   "%switch_ln69 = switch i3 %doh_state_load, void, i3 6, void, i3 1, void, i3 2, void, i3 3, void, i3 5, void, i3 4, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:69]   --->   Operation 4 'switch' 'switch_ln69' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.51ns)   --->   "%store_ln179 = store i3 0, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:179]   --->   Operation 5 'store' 'store_ln179' <Predicate = (doh_state_load == 4)> <Delay = 0.51>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_60_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %rxEng_dataBuffer0, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 6 'nbreadreq' 'tmp_60_i' <Predicate = (doh_state_load == 5)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %tmp_60_i, void %._crit_edge12.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:152]   --->   Operation 7 'br' 'br_ln152' <Predicate = (doh_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer0_read_3 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 8 'read' 'rxEng_dataBuffer0_read_3' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%currWord_data_V_7 = trunc i577 %rxEng_dataBuffer0_read_3" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 9 'trunc' 'currWord_data_V_7' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%currWord_keep_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i577.i32.i32, i577 %rxEng_dataBuffer0_read_3, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 10 'partselect' 'currWord_keep_V_1' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%currWord_last_V_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %rxEng_dataBuffer0_read_3, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 11 'bitselect' 'currWord_last_V_10' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln674_8 = trunc i577 %rxEng_dataBuffer0_read_3"   --->   Operation 12 'trunc' 'trunc_ln674_8' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_583_i = partselect i20 @_ssdm_op_PartSelect.i20.i577.i32.i32, i577 %rxEng_dataBuffer0_read_3, i32 512, i32 531"   --->   Operation 13 'partselect' 'p_Result_583_i' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_334 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %rxEng_dataBuffer0_read_3, i32 532"   --->   Operation 14 'bitselect' 'tmp_334' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %tmp_334, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:162]   --->   Operation 15 'br' 'br_ln162' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.51ns)   --->   "%store_ln164 = store i3 0, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:164]   --->   Operation 16 'store' 'store_ln164' <Predicate = (doh_state_load == 5 & tmp_60_i & !tmp_334)> <Delay = 0.51>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln165 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:165]   --->   Operation 17 'br' 'br_ln165' <Predicate = (doh_state_load == 5 & tmp_60_i & !tmp_334)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %currWord_last_V_10, void %._crit_edge13.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:166]   --->   Operation 18 'br' 'br_ln166' <Predicate = (doh_state_load == 5 & tmp_60_i & tmp_334)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.51ns)   --->   "%store_ln168 = store i3 6, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:168]   --->   Operation 19 'store' 'store_ln168' <Predicate = (doh_state_load == 5 & tmp_60_i & tmp_334 & currWord_last_V_10)> <Delay = 0.51>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln169 = br void %._crit_edge13.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:169]   --->   Operation 20 'br' 'br_ln169' <Predicate = (doh_state_load == 5 & tmp_60_i & tmp_334 & currWord_last_V_10)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = (doh_state_load == 5 & tmp_60_i & tmp_334)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln170 = br void %._crit_edge12.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:170]   --->   Operation 22 'br' 'br_ln170' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln171 = br void %drop_optional_ip_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:171]   --->   Operation 23 'br' 'br_ln171' <Predicate = (doh_state_load == 5)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_59_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %rxEng_dataBuffer0, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 24 'nbreadreq' 'tmp_59_i' <Predicate = (doh_state_load == 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %tmp_59_i, void %._crit_edge10.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:131]   --->   Operation 25 'br' 'br_ln131' <Predicate = (doh_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer0_read_2 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'read' 'rxEng_dataBuffer0_read_2' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%currWord_data_V = trunc i577 %rxEng_dataBuffer0_read_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'trunc' 'currWord_data_V' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%currWord_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i577.i32.i32, i577 %rxEng_dataBuffer0_read_2, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'partselect' 'currWord_keep_V' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%currWord_last_V_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %rxEng_dataBuffer0_read_2, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'bitselect' 'currWord_last_V_9' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i577 %rxEng_dataBuffer0_read_2"   --->   Operation 30 'trunc' 'trunc_ln674' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_578_i = partselect i4 @_ssdm_op_PartSelect.i4.i577.i32.i32, i577 %rxEng_dataBuffer0_read_2, i32 512, i32 515"   --->   Operation 31 'partselect' 'p_Result_578_i' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %rxEng_dataBuffer0_read_2, i32 516"   --->   Operation 32 'bitselect' 'tmp' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %tmp, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:141]   --->   Operation 33 'br' 'br_ln141' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.51ns)   --->   "%store_ln143 = store i3 0, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:143]   --->   Operation 34 'store' 'store_ln143' <Predicate = (doh_state_load == 3 & tmp_59_i & !tmp)> <Delay = 0.51>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln144 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:144]   --->   Operation 35 'br' 'br_ln144' <Predicate = (doh_state_load == 3 & tmp_59_i & !tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %currWord_last_V_9, void %._crit_edge11.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:145]   --->   Operation 36 'br' 'br_ln145' <Predicate = (doh_state_load == 3 & tmp_59_i & tmp)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.51ns)   --->   "%store_ln147 = store i3 4, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:147]   --->   Operation 37 'store' 'store_ln147' <Predicate = (doh_state_load == 3 & tmp_59_i & tmp & currWord_last_V_9)> <Delay = 0.51>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln148 = br void %._crit_edge11.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:148]   --->   Operation 38 'br' 'br_ln148' <Predicate = (doh_state_load == 3 & tmp_59_i & tmp & currWord_last_V_9)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 39 'br' 'br_ln0' <Predicate = (doh_state_load == 3 & tmp_59_i & tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln149 = br void %._crit_edge10.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:149]   --->   Operation 40 'br' 'br_ln149' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln150 = br void %drop_optional_ip_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:150]   --->   Operation 41 'br' 'br_ln150' <Predicate = (doh_state_load == 3)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_58_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %rxEng_dataBuffer0, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 42 'nbreadreq' 'tmp_58_i' <Predicate = (doh_state_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %tmp_58_i, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:120]   --->   Operation 43 'br' 'br_ln120' <Predicate = (doh_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer0_read_1 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 44 'read' 'rxEng_dataBuffer0_read_1' <Predicate = (doh_state_load == 2 & tmp_58_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %rxEng_dataBuffer0_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 45 'bitselect' 'currWord_last_V' <Predicate = (doh_state_load == 2 & tmp_58_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %currWord_last_V, void %._crit_edge9.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:124]   --->   Operation 46 'br' 'br_ln124' <Predicate = (doh_state_load == 2 & tmp_58_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.51ns)   --->   "%store_ln126 = store i3 0, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:126]   --->   Operation 47 'store' 'store_ln126' <Predicate = (doh_state_load == 2 & tmp_58_i & currWord_last_V)> <Delay = 0.51>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln127 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:127]   --->   Operation 48 'br' 'br_ln127' <Predicate = (doh_state_load == 2 & tmp_58_i & currWord_last_V)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln128 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:128]   --->   Operation 49 'br' 'br_ln128' <Predicate = (doh_state_load == 2 & tmp_58_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln129 = br void %drop_optional_ip_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:129]   --->   Operation 50 'br' 'br_ln129' <Predicate = (doh_state_load == 2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_i_340 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %rxEng_dataBuffer0, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 51 'nbreadreq' 'tmp_i_340' <Predicate = (doh_state_load == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %tmp_i_340, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:106]   --->   Operation 52 'br' 'br_ln106' <Predicate = (doh_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer0_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 53 'read' 'rxEng_dataBuffer0_read' <Predicate = (doh_state_load == 1 & tmp_i_340)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i577 %rxEng_dataBuffer0_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 54 'trunc' 'trunc_ln144' <Predicate = (doh_state_load == 1 & tmp_i_340)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln144_s = partselect i64 @_ssdm_op_PartSelect.i64.i577.i32.i32, i577 %rxEng_dataBuffer0_read, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 55 'partselect' 'trunc_ln144_s' <Predicate = (doh_state_load == 1 & tmp_i_340)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%length_V_load = load i4 %length_V"   --->   Operation 56 'load' 'length_V_load' <Predicate = (doh_state_load == 1 & tmp_i_340)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln886 = add i4 %length_V_load, i4 14"   --->   Operation 57 'add' 'add_ln886' <Predicate = (doh_state_load == 1 & tmp_i_340)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln886 = store i4 %add_ln886, i4 %length_V"   --->   Operation 58 'store' 'store_ln886' <Predicate = (doh_state_load == 1 & tmp_i_340)> <Delay = 0.38>
ST_1 : Operation 59 [1/1] (0.49ns)   --->   "%switch_ln110 = switch i4 %length_V_load, void %._crit_edge7.i, i4 3, void, i4 2, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:110]   --->   Operation 59 'switch' 'switch_ln110' <Predicate = (doh_state_load == 1 & tmp_i_340)> <Delay = 0.49>
ST_1 : Operation 60 [1/1] (0.51ns)   --->   "%store_ln115 = store i3 2, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:115]   --->   Operation 60 'store' 'store_ln115' <Predicate = (doh_state_load == 1 & tmp_i_340 & length_V_load == 2)> <Delay = 0.51>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln116 = br void %._crit_edge7.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:116]   --->   Operation 61 'br' 'br_ln116' <Predicate = (doh_state_load == 1 & tmp_i_340 & length_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.51ns)   --->   "%store_ln112 = store i3 3, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:112]   --->   Operation 62 'store' 'store_ln112' <Predicate = (doh_state_load == 1 & tmp_i_340 & length_V_load == 3)> <Delay = 0.51>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln113 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:113]   --->   Operation 63 'br' 'br_ln113' <Predicate = (doh_state_load == 1 & tmp_i_340 & length_V_load == 3)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 64 'br' 'br_ln0' <Predicate = (doh_state_load == 1 & tmp_i_340 & length_V_load != 3)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln117 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:117]   --->   Operation 65 'br' 'br_ln117' <Predicate = (doh_state_load == 1 & tmp_i_340)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln118 = br void %drop_optional_ip_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:118]   --->   Operation 66 'br' 'br_ln118' <Predicate = (doh_state_load == 1)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.51ns)   --->   "%store_ln188 = store i3 0, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:188]   --->   Operation 67 'store' 'store_ln188' <Predicate = (doh_state_load == 6)> <Delay = 0.51>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i4P0A, i4 %rx_process2dropLengthFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 68 'nbreadreq' 'tmp_i' <Predicate = (doh_state_load == 7) | (doh_state_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_i, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:72]   --->   Operation 69 'br' 'br_ln72' <Predicate = (doh_state_load == 7) | (doh_state_load == 0)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_61_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %rxEng_dataBuffer0, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 70 'nbreadreq' 'tmp_61_i' <Predicate = (doh_state_load == 7 & tmp_i) | (doh_state_load == 0 & tmp_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %tmp_61_i, void %._crit_edge3.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:72]   --->   Operation 71 'br' 'br_ln72' <Predicate = (doh_state_load == 7 & tmp_i) | (doh_state_load == 0 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.16ns)   --->   "%rx_process2dropLengthFifo_read = read i4 @_ssdm_op_Read.ap_fifo.volatile.i4P0A, i4 %rx_process2dropLengthFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 72 'read' 'rx_process2dropLengthFifo_read' <Predicate = (doh_state_load == 7 & tmp_i & tmp_61_i) | (doh_state_load == 0 & tmp_i & tmp_61_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln144 = store i4 %rx_process2dropLengthFifo_read, i4 %length_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 73 'store' 'store_ln144' <Predicate = (doh_state_load == 7 & tmp_i & tmp_61_i) | (doh_state_load == 0 & tmp_i & tmp_61_i)> <Delay = 0.38>
ST_1 : Operation 74 [1/1] (0.65ns)   --->   "%icmp_ln1064 = icmp_eq  i4 %rx_process2dropLengthFifo_read, i4 5"   --->   Operation 74 'icmp' 'icmp_ln1064' <Predicate = (doh_state_load == 7 & tmp_i & tmp_61_i) | (doh_state_load == 0 & tmp_i & tmp_61_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln1064, void %._crit_edge5.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:93]   --->   Operation 75 'br' 'br_ln93' <Predicate = (doh_state_load == 7 & tmp_i & tmp_61_i) | (doh_state_load == 0 & tmp_i & tmp_61_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.16ns)   --->   "%rxEng_dataBuffer0_read_4 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %rxEng_dataBuffer0" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 76 'read' 'rxEng_dataBuffer0_read_4' <Predicate = (doh_state_load == 7 & tmp_i & tmp_61_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_61_i & icmp_ln1064)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 8> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln144_24 = trunc i577 %rxEng_dataBuffer0_read_4" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 77 'trunc' 'trunc_ln144_24' <Predicate = (doh_state_load == 7 & tmp_i & tmp_61_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_61_i & icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln144_61 = partselect i64 @_ssdm_op_PartSelect.i64.i577.i32.i32, i577 %rxEng_dataBuffer0_read_4, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 78 'partselect' 'trunc_ln144_61' <Predicate = (doh_state_load == 7 & tmp_i & tmp_61_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_61_i & icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_335 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %rxEng_dataBuffer0_read_4, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 79 'bitselect' 'tmp_335' <Predicate = (doh_state_load == 7 & tmp_i & tmp_61_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_61_i & icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.27ns)   --->   "%select_ln97 = select i1 %tmp_335, i3 6, i3 5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:97]   --->   Operation 80 'select' 'select_ln97' <Predicate = (doh_state_load == 7 & tmp_i & tmp_61_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_61_i & icmp_ln1064)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.51ns)   --->   "%store_ln97 = store i3 %select_ln97, i3 %doh_state" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:97]   --->   Operation 81 'store' 'store_ln97' <Predicate = (doh_state_load == 7 & tmp_i & tmp_61_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_61_i & icmp_ln1064)> <Delay = 0.51>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln103 = br void %._crit_edge3.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:103]   --->   Operation 82 'br' 'br_ln103' <Predicate = (doh_state_load == 7 & tmp_i & tmp_61_i) | (doh_state_load == 0 & tmp_i & tmp_61_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln104 = br void %drop_optional_ip_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:104]   --->   Operation 83 'br' 'br_ln104' <Predicate = (doh_state_load == 7) | (doh_state_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %rxEng_dataBuffer4, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %rx_process2dropLengthFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %rxEng_dataBuffer0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specpipeline_ln54 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:54]   --->   Operation 96 'specpipeline' 'specpipeline_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_Val2_s = load i512 %prevWord_data_V_2"   --->   Operation 97 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_Val2_62 = load i64 %prevWord_keep_V_5"   --->   Operation 98 'load' 'p_Val2_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_574_i = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %p_Val2_s, i32 32, i32 511"   --->   Operation 99 'partselect' 'p_Result_574_i' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_575_i = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %p_Val2_62, i32 4, i32 63"   --->   Operation 100 'partselect' 'p_Result_575_i' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln173_s = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i5.i60.i32.i480, i5 16, i60 %p_Result_575_i, i32 0, i480 %p_Result_574_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 101 'bitconcatenate' 'or_ln173_s' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln173_57 = zext i577 %or_ln173_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 102 'zext' 'zext_ln173_57' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4, i1024 %zext_ln173_57" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 103 'write' 'write_ln173' <Predicate = (doh_state_load == 4)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln180 = br void %drop_optional_ip_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:180]   --->   Operation 104 'br' 'br_ln180' <Predicate = (doh_state_load == 4)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_580_i = partselect i352 @_ssdm_op_PartSelect.i352.i512.i32.i32, i512 %p_Val2_s, i32 160, i32 511"   --->   Operation 105 'partselect' 'p_Result_580_i' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_Result_581_i = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %p_Val2_62, i32 20, i32 63"   --->   Operation 106 'partselect' 'p_Result_581_i' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.12ns)   --->   "%xor_ln173_1 = xor i1 %tmp_334, i1 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 107 'xor' 'xor_ln173_1' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln173_59 = zext i1 %xor_ln173_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 108 'zext' 'zext_ln173_59' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_012 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i436.i12.i20.i44.i160.i352, i436 0, i12 %zext_ln173_59, i20 %p_Result_583_i, i44 %p_Result_581_i, i160 %trunc_ln674_8, i352 %p_Result_580_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 109 'bitconcatenate' 'p_012' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4, i1024 %p_012" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 110 'write' 'write_ln173' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_2 : Operation 111 [1/1] (0.45ns)   --->   "%store_ln161 = store i512 %currWord_data_V_7, i512 %prevWord_data_V_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:161]   --->   Operation 111 'store' 'store_ln161' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 0.45>
ST_2 : Operation 112 [1/1] (0.45ns)   --->   "%store_ln161 = store i64 %currWord_keep_V_1, i64 %prevWord_keep_V_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:161]   --->   Operation 112 'store' 'store_ln161' <Predicate = (doh_state_load == 5 & tmp_60_i)> <Delay = 0.45>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i480 @_ssdm_op_PartSelect.i480.i512.i32.i32, i512 %p_Val2_s, i32 32, i32 511"   --->   Operation 113 'partselect' 'p_Result_i' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_576_i = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %p_Val2_62, i32 4, i32 63"   --->   Operation 114 'partselect' 'p_Result_576_i' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.12ns)   --->   "%xor_ln173 = xor i1 %tmp, i1 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 115 'xor' 'xor_ln173' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln173_58 = zext i1 %xor_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 116 'zext' 'zext_ln173_58' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_013 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i420.i28.i4.i60.i32.i480, i420 0, i28 %zext_ln173_58, i4 %p_Result_578_i, i60 %p_Result_576_i, i32 %trunc_ln674, i480 %p_Result_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 117 'bitconcatenate' 'p_013' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4, i1024 %p_013" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 118 'write' 'write_ln173' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_2 : Operation 119 [1/1] (0.45ns)   --->   "%store_ln140 = store i512 %currWord_data_V, i512 %prevWord_data_V_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:140]   --->   Operation 119 'store' 'store_ln140' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 0.45>
ST_2 : Operation 120 [1/1] (0.45ns)   --->   "%store_ln140 = store i64 %currWord_keep_V, i64 %prevWord_keep_V_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:140]   --->   Operation 120 'store' 'store_ln140' <Predicate = (doh_state_load == 3 & tmp_59_i)> <Delay = 0.45>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%p_014 = zext i577 %rxEng_dataBuffer0_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 121 'zext' 'p_014' <Predicate = (doh_state_load == 2 & tmp_58_i)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4, i1024 %p_014" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 122 'write' 'write_ln173' <Predicate = (doh_state_load == 2 & tmp_58_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_2 : Operation 123 [1/1] (0.45ns)   --->   "%store_ln144 = store i512 %trunc_ln144, i512 %prevWord_data_V_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 123 'store' 'store_ln144' <Predicate = (doh_state_load == 1 & tmp_i_340)> <Delay = 0.45>
ST_2 : Operation 124 [1/1] (0.45ns)   --->   "%store_ln144 = store i64 %trunc_ln144_s, i64 %prevWord_keep_V_5" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 124 'store' 'store_ln144' <Predicate = (doh_state_load == 1 & tmp_i_340)> <Delay = 0.45>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_i_341 = partselect i352 @_ssdm_op_PartSelect.i352.i512.i32.i32, i512 %p_Val2_s, i32 160, i32 511"   --->   Operation 125 'partselect' 'p_Result_i_341' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_573_i = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %p_Val2_62, i32 20, i32 63"   --->   Operation 126 'partselect' 'p_Result_573_i' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i21.i44.i160.i352, i21 1048576, i44 %p_Result_573_i, i160 0, i352 %p_Result_i_341" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 127 'bitconcatenate' 'or_ln' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i577 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 128 'zext' 'zext_ln173' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %rxEng_dataBuffer4, i1024 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 129 'write' 'write_ln173' <Predicate = (doh_state_load == 6)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 8> <FIFO>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln189 = br void %drop_optional_ip_header<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:189]   --->   Operation 130 'br' 'br_ln189' <Predicate = (doh_state_load == 6)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.45ns)   --->   "%store_ln144 = store i512 %trunc_ln144_24, i512 %prevWord_data_V_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 131 'store' 'store_ln144' <Predicate = (doh_state_load == 7 & tmp_i & tmp_61_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_61_i & icmp_ln1064)> <Delay = 0.45>
ST_2 : Operation 132 [1/1] (0.45ns)   --->   "%store_ln144 = store i64 %trunc_ln144_61, i64 %prevWord_keep_V_5" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 132 'store' 'store_ln144' <Predicate = (doh_state_load == 7 & tmp_i & tmp_61_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_61_i & icmp_ln1064)> <Delay = 0.45>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln101 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:101]   --->   Operation 133 'br' 'br_ln101' <Predicate = (doh_state_load == 7 & tmp_i & tmp_61_i & icmp_ln1064) | (doh_state_load == 0 & tmp_i & tmp_61_i & icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 3.11ns
The critical path consists of the following:
	fifo read operation ('rxEng_dataBuffer0_read_4', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'rxEng_dataBuffer0' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [162]  (1.17 ns)
	'select' operation ('select_ln97', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:97) [168]  (0.278 ns)
	'store' operation ('store_ln97', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:97) of variable 'select_ln97', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/rx_engine/../../ipv4/ipv4.hpp:97 on static variable 'doh_state' [169]  (0.518 ns)
	blocking operation 1.15 ns on control path)

 <State 2>: 1.29ns
The critical path consists of the following:
	'xor' operation ('xor_ln173_1', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [46]  (0.122 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'rxEng_dataBuffer4' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [49]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
