/*
 * Copyright 1997-2016 Freescale Semiconductor, Inc.
 * Copyright 2016-2025 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/*!
 * @file S32K566_K566_GPR0.h
 * @version 2.2
 * @date 2025-10-16
 * @brief Peripheral Access Layer for S32K566_K566_GPR0
 *
 * This file contains register definitions and macros for easy access to their
 * bit fields.
 *
 * This file assumes LITTLE endian system.
 */

/**
* @page misra_violations MISRA-C:2012 violations
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.3, local typedef not referenced
* The SoC header defines typedef for all modules.
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.5, local macro not referenced
* The SoC header defines macros for all modules and registers.
*
* @section [global]
* Violates MISRA 2012 Advisory Directive 4.9, Function-like macro
* These are generated macros used for accessing the bit-fields from registers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.1, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.2, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.4, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.5, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 21.1, defined macro '__I' is reserved to the compiler
* This type qualifier is needed to ensure correct I/O access and addressing.
*/

/* Prevention from multiple including the same memory map */
#if !defined(S32K566_K566_GPR0_H_)  /* Check if memory map has not been already included */
#define S32K566_K566_GPR0_H_

#include "S32K566_COMMON.h"

/* ----------------------------------------------------------------------------
   -- K566_GPR0 Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup K566_GPR0_Peripheral_Access_Layer K566_GPR0 Peripheral Access Layer
 * @{
 */

/** K566_GPR0 - Register Layout Typedef */
typedef struct K566_GPR0_Struct {
  uint8_t RESERVED_0[4112];
  __IO uint32_t GPR_RWD_4;                         /**< Read Write DEST 4, offset: 0x1010 */
  uint8_t RESERVED_1[2028];
  __I  uint32_t GPR_ROD_0;                         /**< Read Only DEST 0, offset: 0x1800 */
  uint8_t RESERVED_2[4];
  __IO uint32_t GPR_ROD_2;                         /**< Read Only DEST 2, offset: 0x1808 */
  uint8_t RESERVED_3[2036];
  __IO uint32_t GPR_RWF_0;                         /**< Read Write FUNC 0, offset: 0x2000 */
  __IO uint32_t GPR_RWF_1;                         /**< Read Write FUNC 1, offset: 0x2004 */
  __IO uint32_t GPR_RWF_2;                         /**< Read Write FUNC 2, offset: 0x2008 */
  __IO uint32_t GPR_RWF_3;                         /**< Read Write FUNC 3, offset: 0x200C */
  __IO uint32_t GPR_RWF_4;                         /**< Read Write FUNC 4, offset: 0x2010 */
  __IO uint32_t GPR_RWF_5;                         /**< Read Write FUNC 5, offset: 0x2014 */
  __IO uint32_t GPR_RWF_6;                         /**< Read Write FUNC 6, offset: 0x2018 */
  uint8_t RESERVED_4[2020];
  __I  uint32_t GPR_ROF_0;                         /**< Read Only FUNC 0, offset: 0x2800 */
  __I  uint32_t GPR_ROF_1;                         /**< Read Only FUNC 1, offset: 0x2804 */
} K566_GPR0_Type, *K566_GPR0_MemMapPtr;

/** Number of instances of the K566_GPR0 module. */
#define K566_GPR0_INSTANCE_COUNT                 (1u)

/* K566_GPR0 - Peripheral instance base addresses */
/** Peripheral GPR_0 base address */
#define IP_GPR_0_BASE                            (0x40000000u)
/** Peripheral GPR_0 base pointer */
#define IP_GPR_0                                 ((K566_GPR0_Type *)IP_GPR_0_BASE)
/** Array initializer of K566_GPR0 peripheral base addresses */
#define IP_K566_GPR0_BASE_ADDRS                  { IP_GPR_0_BASE }
/** Array initializer of K566_GPR0 peripheral base pointers */
#define IP_K566_GPR0_BASE_PTRS                   { IP_GPR_0 }

/* ----------------------------------------------------------------------------
   -- K566_GPR0 Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup K566_GPR0_Register_Masks K566_GPR0 Register Masks
 * @{
 */

/*! @name GPR_RWD_4 - Read Write DEST 4 */
/*! @{ */

#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN0_MASK  (0x1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN0_SHIFT (0U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN0_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN0(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN0_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN0_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN1_MASK  (0x2U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN1_SHIFT (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN1_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN1(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN1_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN1_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN2_MASK  (0x4U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN2_SHIFT (2U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN2_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN2(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN2_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN2_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN3_MASK  (0x8U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN3_SHIFT (3U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN3_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN3(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN3_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN3_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN4_MASK  (0x10U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN4_SHIFT (4U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN4_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN4(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN4_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN4_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN5_MASK  (0x20U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN5_SHIFT (5U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN5_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN5(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN5_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN5_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN6_MASK  (0x40U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN6_SHIFT (6U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN6_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN6(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN6_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN6_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN7_MASK  (0x80U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN7_SHIFT (7U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN7_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN7(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN7_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN7_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN8_MASK  (0x100U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN8_SHIFT (8U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN8_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN8(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN8_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN8_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN9_MASK  (0x200U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN9_SHIFT (9U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN9_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN9(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN9_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN9_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN10_MASK (0x400U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN10_SHIFT (10U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN10_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN10(x)   (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN10_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN10_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN11_MASK (0x800U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN11_SHIFT (11U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN11_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN11(x)   (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN11_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN11_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN12_MASK (0x1000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN12_SHIFT (12U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN12_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN12(x)   (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN12_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN12_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN13_MASK (0x2000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN13_SHIFT (13U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN13_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN13(x)   (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN13_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_A_EN13_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN0_MASK  (0x4000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN0_SHIFT (14U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN0_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN0(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN0_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN0_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN1_MASK  (0x8000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN1_SHIFT (15U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN1_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN1(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN1_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN1_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN2_MASK  (0x10000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN2_SHIFT (16U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN2_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN2(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN2_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN2_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN3_MASK  (0x20000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN3_SHIFT (17U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN3_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN3(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN3_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN3_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN4_MASK  (0x40000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN4_SHIFT (18U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN4_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN4(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN4_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN4_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN5_MASK  (0x80000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN5_SHIFT (19U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN5_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN5(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN5_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN5_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN6_MASK  (0x100000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN6_SHIFT (20U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN6_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN6(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN6_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN6_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN7_MASK  (0x200000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN7_SHIFT (21U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN7_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN7(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN7_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN7_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN8_MASK  (0x400000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN8_SHIFT (22U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN8_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN8(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN8_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN8_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN9_MASK  (0x800000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN9_SHIFT (23U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN9_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN9(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN9_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN9_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN10_MASK (0x1000000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN10_SHIFT (24U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN10_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN10(x)   (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN10_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN10_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN11_MASK (0x2000000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN11_SHIFT (25U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN11_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN11(x)   (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN11_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN11_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN12_MASK (0x4000000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN12_SHIFT (26U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN12_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN12(x)   (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN12_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN12_MASK)

#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN13_MASK (0x8000000U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN13_SHIFT (27U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN13_WIDTH (1U)
#define K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN13(x)   (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN13_SHIFT)) & K566_GPR0_GPR_RWD_4_FAULT_CH_B_EN13_MASK)
/*! @} */

/*! @name GPR_ROD_0 - Read Only DEST 0 */
/*! @{ */

#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE0_MASK (0x1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE0_SHIFT (0U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE0_WIDTH (1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE0(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE0_SHIFT)) & K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE0_MASK)

#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE1_MASK (0x2U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE1_SHIFT (1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE1_WIDTH (1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE1(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE1_SHIFT)) & K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE1_MASK)

#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE2_MASK (0x4U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE2_SHIFT (2U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE2_WIDTH (1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE2(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE2_SHIFT)) & K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE2_MASK)

#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE3_MASK (0x8U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE3_SHIFT (3U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE3_WIDTH (1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE3(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE3_SHIFT)) & K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE3_MASK)

#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE4_MASK (0x10U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE4_SHIFT (4U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE4_WIDTH (1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE4(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE4_SHIFT)) & K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE4_MASK)

#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE5_MASK (0x20U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE5_SHIFT (5U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE5_WIDTH (1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE5(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE5_SHIFT)) & K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE5_MASK)

#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE6_MASK (0x40U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE6_SHIFT (6U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE6_WIDTH (1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE6(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE6_SHIFT)) & K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE6_MASK)

#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE7_MASK (0x80U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE7_SHIFT (7U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE7_WIDTH (1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE7(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE7_SHIFT)) & K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE7_MASK)

#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE8_MASK (0x100U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE8_SHIFT (8U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE8_WIDTH (1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE8(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE8_SHIFT)) & K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE8_MASK)

#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE9_MASK (0x200U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE9_SHIFT (9U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE9_WIDTH (1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE9(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE9_SHIFT)) & K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE9_MASK)

#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE10_MASK (0x400U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE10_SHIFT (10U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE10_WIDTH (1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE10(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE10_SHIFT)) & K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE10_MASK)

#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE11_MASK (0x800U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE11_SHIFT (11U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE11_WIDTH (1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE11(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE11_SHIFT)) & K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE11_MASK)

#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE12_MASK (0x1000U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE12_SHIFT (12U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE12_WIDTH (1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE12(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE12_SHIFT)) & K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE12_MASK)

#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE13_MASK (0x2000U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE13_SHIFT (13U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE13_WIDTH (1U)
#define K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE13(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE13_SHIFT)) & K566_GPR0_GPR_ROD_0_CURRENT_INJ_ACTIVE13_MASK)
/*! @} */

/*! @name GPR_ROD_2 - Read Only DEST 2 */
/*! @{ */

#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE0_MASK (0x4000U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE0_SHIFT (14U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE0_WIDTH (1U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE0(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE0_SHIFT)) & K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE0_MASK)

#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE1_MASK (0x8000U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE1_SHIFT (15U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE1_WIDTH (1U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE1(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE1_SHIFT)) & K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE1_MASK)

#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE2_MASK (0x10000U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE2_SHIFT (16U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE2_WIDTH (1U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE2(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE2_SHIFT)) & K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE2_MASK)

#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE3_MASK (0x20000U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE3_SHIFT (17U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE3_WIDTH (1U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE3(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE3_SHIFT)) & K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE3_MASK)

#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE4_MASK (0x40000U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE4_SHIFT (18U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE4_WIDTH (1U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE4(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE4_SHIFT)) & K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE4_MASK)

#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE5_MASK (0x80000U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE5_SHIFT (19U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE5_WIDTH (1U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE5(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE5_SHIFT)) & K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE5_MASK)

#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE6_MASK (0x100000U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE6_SHIFT (20U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE6_WIDTH (1U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE6(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE6_SHIFT)) & K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE6_MASK)

#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE7_MASK (0x200000U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE7_SHIFT (21U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE7_WIDTH (1U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE7(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE7_SHIFT)) & K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE7_MASK)

#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE8_MASK (0x400000U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE8_SHIFT (22U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE8_WIDTH (1U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE8(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE8_SHIFT)) & K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE8_MASK)

#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE9_MASK (0x800000U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE9_SHIFT (23U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE9_WIDTH (1U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE9(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE9_SHIFT)) & K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE9_MASK)

#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE10_MASK (0x1000000U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE10_SHIFT (24U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE10_WIDTH (1U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE10(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE10_SHIFT)) & K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE10_MASK)

#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE11_MASK (0x2000000U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE11_SHIFT (25U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE11_WIDTH (1U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE11(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE11_SHIFT)) & K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE11_MASK)

#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE12_MASK (0x4000000U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE12_SHIFT (26U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE12_WIDTH (1U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE12(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE12_SHIFT)) & K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE12_MASK)

#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE13_MASK (0x8000000U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE13_SHIFT (27U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE13_WIDTH (1U)
#define K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE13(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE13_SHIFT)) & K566_GPR0_GPR_ROD_2_CURRENT_INJ_COMPLETE13_MASK)
/*! @} */

/*! @name GPR_RWF_0 - Read Write FUNC 0 */
/*! @{ */

#define K566_GPR0_GPR_RWF_0_ETH0_REVMII_SEL_MASK (0x1U)
#define K566_GPR0_GPR_RWF_0_ETH0_REVMII_SEL_SHIFT (0U)
#define K566_GPR0_GPR_RWF_0_ETH0_REVMII_SEL_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_REVMII_SEL(x)   (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_REVMII_SEL_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_REVMII_SEL_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_REVMII_RATE_MASK (0x2U)
#define K566_GPR0_GPR_RWF_0_ETH0_REVMII_RATE_SHIFT (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_REVMII_RATE_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_REVMII_RATE(x)  (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_REVMII_RATE_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_REVMII_RATE_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_RGMII_DELAY0_MASK (0x4U)
#define K566_GPR0_GPR_RWF_0_ETH0_RGMII_DELAY0_SHIFT (2U)
#define K566_GPR0_GPR_RWF_0_ETH0_RGMII_DELAY0_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_RGMII_DELAY0(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_RGMII_DELAY0_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_RGMII_DELAY0_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_RGMII_DELAY1_MASK (0x8U)
#define K566_GPR0_GPR_RWF_0_ETH0_RGMII_DELAY1_SHIFT (3U)
#define K566_GPR0_GPR_RWF_0_ETH0_RGMII_DELAY1_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_RGMII_DELAY1(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_RGMII_DELAY1_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_RGMII_DELAY1_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_TX_DELAY_TUNE_MASK (0x1F0U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_DELAY_TUNE_SHIFT (4U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_DELAY_TUNE_WIDTH (5U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_DELAY_TUNE(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_TX_DELAY_TUNE_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_TX_DELAY_TUNE_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_TX_PD_MASK      (0x200U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_PD_SHIFT     (9U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_PD_WIDTH     (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_PD(x)        (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_TX_PD_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_TX_PD_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_TX_BYPASS_DLL_MASK (0x400U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_BYPASS_DLL_SHIFT (10U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_BYPASS_DLL_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_BYPASS_DLL(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_TX_BYPASS_DLL_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_TX_BYPASS_DLL_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_TX_STABLE_OVERRIDE_MASK (0x800U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_STABLE_OVERRIDE_SHIFT (11U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_STABLE_OVERRIDE_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_STABLE_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_TX_STABLE_OVERRIDE_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_TX_STABLE_OVERRIDE_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_TX_CLK_PRESENT_CLR_MASK (0x1000U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_CLK_PRESENT_CLR_SHIFT (12U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_CLK_PRESENT_CLR_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_CLK_PRESENT_CLR(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_TX_CLK_PRESENT_CLR_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_TX_CLK_PRESENT_CLR_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_TX_LOCK_ERR_CLR_MASK (0x2000U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_LOCK_ERR_CLR_SHIFT (13U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_LOCK_ERR_CLR_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_LOCK_ERR_CLR(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_TX_LOCK_ERR_CLR_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_TX_LOCK_ERR_CLR_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_TX_EN_REQ_MASK  (0x4000U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_EN_REQ_SHIFT (14U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_EN_REQ_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_EN_REQ(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_TX_EN_REQ_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_TX_EN_REQ_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_TX_COUNTER_RST_MASK (0x8000U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_COUNTER_RST_SHIFT (15U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_COUNTER_RST_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_TX_COUNTER_RST(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_TX_COUNTER_RST_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_TX_COUNTER_RST_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_RX_DELAY_TUNE_MASK (0x1F0000U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_DELAY_TUNE_SHIFT (16U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_DELAY_TUNE_WIDTH (5U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_DELAY_TUNE(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_RX_DELAY_TUNE_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_RX_DELAY_TUNE_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_RX_PD_MASK      (0x200000U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_PD_SHIFT     (21U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_PD_WIDTH     (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_PD(x)        (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_RX_PD_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_RX_PD_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_RX_BYPASS_DLL_MASK (0x400000U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_BYPASS_DLL_SHIFT (22U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_BYPASS_DLL_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_BYPASS_DLL(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_RX_BYPASS_DLL_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_RX_BYPASS_DLL_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_RX_STABLE_OVERRIDE_MASK (0x800000U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_STABLE_OVERRIDE_SHIFT (23U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_STABLE_OVERRIDE_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_STABLE_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_RX_STABLE_OVERRIDE_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_RX_STABLE_OVERRIDE_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_RX_CLK_PRESENT_CLR_MASK (0x1000000U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_CLK_PRESENT_CLR_SHIFT (24U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_CLK_PRESENT_CLR_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_CLK_PRESENT_CLR(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_RX_CLK_PRESENT_CLR_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_RX_CLK_PRESENT_CLR_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_RX_LOCK_ERR_CLR_MASK (0x2000000U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_LOCK_ERR_CLR_SHIFT (25U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_LOCK_ERR_CLR_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_LOCK_ERR_CLR(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_RX_LOCK_ERR_CLR_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_RX_LOCK_ERR_CLR_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_RX_EN_REQ_MASK  (0x4000000U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_EN_REQ_SHIFT (26U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_EN_REQ_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_EN_REQ(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_RX_EN_REQ_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_RX_EN_REQ_MASK)

#define K566_GPR0_GPR_RWF_0_ETH0_RX_COUNTER_RST_MASK (0x8000000U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_COUNTER_RST_SHIFT (27U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_COUNTER_RST_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_ETH0_RX_COUNTER_RST(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_ETH0_RX_COUNTER_RST_SHIFT)) & K566_GPR0_GPR_RWF_0_ETH0_RX_COUNTER_RST_MASK)

#define K566_GPR0_GPR_RWF_0_CANXL_PS1_WAIT_MASK  (0x80000000U)
#define K566_GPR0_GPR_RWF_0_CANXL_PS1_WAIT_SHIFT (31U)
#define K566_GPR0_GPR_RWF_0_CANXL_PS1_WAIT_WIDTH (1U)
#define K566_GPR0_GPR_RWF_0_CANXL_PS1_WAIT(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_0_CANXL_PS1_WAIT_SHIFT)) & K566_GPR0_GPR_RWF_0_CANXL_PS1_WAIT_MASK)
/*! @} */

/*! @name GPR_RWF_1 - Read Write FUNC 1 */
/*! @{ */

#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC0_MASK     (0xFU)
#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC0_SHIFT    (0U)
#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC0_WIDTH    (4U)
#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC0(x)       (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_1_IO_VAR_MAC0_SHIFT)) & K566_GPR0_GPR_RWF_1_IO_VAR_MAC0_MASK)

#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC1_MASK     (0xF0U)
#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC1_SHIFT    (4U)
#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC1_WIDTH    (4U)
#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC1(x)       (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_1_IO_VAR_MAC1_SHIFT)) & K566_GPR0_GPR_RWF_1_IO_VAR_MAC1_MASK)

#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC2_MASK     (0xF00U)
#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC2_SHIFT    (8U)
#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC2_WIDTH    (4U)
#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC2(x)       (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_1_IO_VAR_MAC2_SHIFT)) & K566_GPR0_GPR_RWF_1_IO_VAR_MAC2_MASK)

#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC3_MASK     (0xF000U)
#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC3_SHIFT    (12U)
#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC3_WIDTH    (4U)
#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC3(x)       (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_1_IO_VAR_MAC3_SHIFT)) & K566_GPR0_GPR_RWF_1_IO_VAR_MAC3_MASK)

#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC4_MASK     (0xF0000U)
#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC4_SHIFT    (16U)
#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC4_WIDTH    (4U)
#define K566_GPR0_GPR_RWF_1_IO_VAR_MAC4(x)       (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_1_IO_VAR_MAC4_SHIFT)) & K566_GPR0_GPR_RWF_1_IO_VAR_MAC4_MASK)

#define K566_GPR0_GPR_RWF_1_MPLLA_OWORD_CLK_MUX_SEL_MASK (0x100000U)
#define K566_GPR0_GPR_RWF_1_MPLLA_OWORD_CLK_MUX_SEL_SHIFT (20U)
#define K566_GPR0_GPR_RWF_1_MPLLA_OWORD_CLK_MUX_SEL_WIDTH (1U)
#define K566_GPR0_GPR_RWF_1_MPLLA_OWORD_CLK_MUX_SEL(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_1_MPLLA_OWORD_CLK_MUX_SEL_SHIFT)) & K566_GPR0_GPR_RWF_1_MPLLA_OWORD_CLK_MUX_SEL_MASK)

#define K566_GPR0_GPR_RWF_1_MPLLB_OWORD_CLK_MUX_SEL_MASK (0x200000U)
#define K566_GPR0_GPR_RWF_1_MPLLB_OWORD_CLK_MUX_SEL_SHIFT (21U)
#define K566_GPR0_GPR_RWF_1_MPLLB_OWORD_CLK_MUX_SEL_WIDTH (1U)
#define K566_GPR0_GPR_RWF_1_MPLLB_OWORD_CLK_MUX_SEL(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_1_MPLLB_OWORD_CLK_MUX_SEL_SHIFT)) & K566_GPR0_GPR_RWF_1_MPLLB_OWORD_CLK_MUX_SEL_MASK)

#define K566_GPR0_GPR_RWF_1_REF_DIG_CLK_MUX_SEL_MASK (0x400000U)
#define K566_GPR0_GPR_RWF_1_REF_DIG_CLK_MUX_SEL_SHIFT (22U)
#define K566_GPR0_GPR_RWF_1_REF_DIG_CLK_MUX_SEL_WIDTH (1U)
#define K566_GPR0_GPR_RWF_1_REF_DIG_CLK_MUX_SEL(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_1_REF_DIG_CLK_MUX_SEL_SHIFT)) & K566_GPR0_GPR_RWF_1_REF_DIG_CLK_MUX_SEL_MASK)

#define K566_GPR0_GPR_RWF_1_HSPI_CURR_INJ_CLEAR_MASK (0x80000000U)
#define K566_GPR0_GPR_RWF_1_HSPI_CURR_INJ_CLEAR_SHIFT (31U)
#define K566_GPR0_GPR_RWF_1_HSPI_CURR_INJ_CLEAR_WIDTH (1U)
#define K566_GPR0_GPR_RWF_1_HSPI_CURR_INJ_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_1_HSPI_CURR_INJ_CLEAR_SHIFT)) & K566_GPR0_GPR_RWF_1_HSPI_CURR_INJ_CLEAR_MASK)
/*! @} */

/*! @name GPR_RWF_2 - Read Write FUNC 2 */
/*! @{ */

#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC0_MASK (0xFU)
#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC0_SHIFT (0U)
#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC0_WIDTH (4U)
#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC0(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC0_SHIFT)) & K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC0_MASK)

#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC1_MASK (0xF0U)
#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC1_SHIFT (4U)
#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC1_WIDTH (4U)
#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC1(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC1_SHIFT)) & K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC1_MASK)

#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC2_MASK (0xF00U)
#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC2_SHIFT (8U)
#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC2_WIDTH (4U)
#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC2(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC2_SHIFT)) & K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC2_MASK)

#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC3_MASK (0xF000U)
#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC3_SHIFT (12U)
#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC3_WIDTH (4U)
#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC3(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC3_SHIFT)) & K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC3_MASK)

#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC4_MASK (0xF0000U)
#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC4_SHIFT (16U)
#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC4_WIDTH (4U)
#define K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC4(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC4_SHIFT)) & K566_GPR0_GPR_RWF_2_MII_PROTOCOL_MAC4_MASK)
/*! @} */

/*! @name GPR_RWF_3 - Read Write FUNC 3 */
/*! @{ */

#define K566_GPR0_GPR_RWF_3_PCS_PROTOCOL_MAC0_MASK (0x3U)
#define K566_GPR0_GPR_RWF_3_PCS_PROTOCOL_MAC0_SHIFT (0U)
#define K566_GPR0_GPR_RWF_3_PCS_PROTOCOL_MAC0_WIDTH (2U)
#define K566_GPR0_GPR_RWF_3_PCS_PROTOCOL_MAC0(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_PCS_PROTOCOL_MAC0_SHIFT)) & K566_GPR0_GPR_RWF_3_PCS_PROTOCOL_MAC0_MASK)

#define K566_GPR0_GPR_RWF_3_PCS_PROTOCOL_MAC1_MASK (0xCU)
#define K566_GPR0_GPR_RWF_3_PCS_PROTOCOL_MAC1_SHIFT (2U)
#define K566_GPR0_GPR_RWF_3_PCS_PROTOCOL_MAC1_WIDTH (2U)
#define K566_GPR0_GPR_RWF_3_PCS_PROTOCOL_MAC1(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_PCS_PROTOCOL_MAC1_SHIFT)) & K566_GPR0_GPR_RWF_3_PCS_PROTOCOL_MAC1_MASK)

#define K566_GPR0_GPR_RWF_3_RTIS_REQ_MASK        (0x3FF0U)
#define K566_GPR0_GPR_RWF_3_RTIS_REQ_SHIFT       (4U)
#define K566_GPR0_GPR_RWF_3_RTIS_REQ_WIDTH       (10U)
#define K566_GPR0_GPR_RWF_3_RTIS_REQ(x)          (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_RTIS_REQ_SHIFT)) & K566_GPR0_GPR_RWF_3_RTIS_REQ_MASK)

#define K566_GPR0_GPR_RWF_3_CFG_IERB_LOCK_MASK   (0x8000U)
#define K566_GPR0_GPR_RWF_3_CFG_IERB_LOCK_SHIFT  (15U)
#define K566_GPR0_GPR_RWF_3_CFG_IERB_LOCK_WIDTH  (1U)
#define K566_GPR0_GPR_RWF_3_CFG_IERB_LOCK(x)     (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_CFG_IERB_LOCK_SHIFT)) & K566_GPR0_GPR_RWF_3_CFG_IERB_LOCK_MASK)

#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY0_MASK (0x10000U)
#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY0_SHIFT (16U)
#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY0_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY0(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY0_SHIFT)) & K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY0_MASK)

#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY1_MASK (0x20000U)
#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY1_SHIFT (17U)
#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY1_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY1(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY1_SHIFT)) & K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY1_MASK)

#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY2_MASK (0x40000U)
#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY2_SHIFT (18U)
#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY2_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY2(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY2_SHIFT)) & K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY2_MASK)

#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY3_MASK (0x80000U)
#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY3_SHIFT (19U)
#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY3_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY3(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY3_SHIFT)) & K566_GPR0_GPR_RWF_3_ENABLE_10BASET_PHY3_MASK)

#define K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY1_MASK  (0x100000U)
#define K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY1_SHIFT (20U)
#define K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY1_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY1(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY1_SHIFT)) & K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY1_MASK)

#define K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY2_MASK  (0x200000U)
#define K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY2_SHIFT (21U)
#define K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY2_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY2(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY2_SHIFT)) & K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY2_MASK)

#define K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY3_MASK  (0x400000U)
#define K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY3_SHIFT (22U)
#define K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY3_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY3(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY3_SHIFT)) & K566_GPR0_GPR_RWF_3_PHY0_MASK_PHY3_MASK)

#define K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY0_MASK  (0x800000U)
#define K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY0_SHIFT (23U)
#define K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY0_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY0(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY0_SHIFT)) & K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY0_MASK)

#define K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY2_MASK  (0x1000000U)
#define K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY2_SHIFT (24U)
#define K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY2_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY2(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY2_SHIFT)) & K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY2_MASK)

#define K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY3_MASK  (0x2000000U)
#define K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY3_SHIFT (25U)
#define K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY3_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY3(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY3_SHIFT)) & K566_GPR0_GPR_RWF_3_PHY1_MASK_PHY3_MASK)

#define K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY0_MASK  (0x4000000U)
#define K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY0_SHIFT (26U)
#define K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY0_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY0(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY0_SHIFT)) & K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY0_MASK)

#define K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY1_MASK  (0x8000000U)
#define K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY1_SHIFT (27U)
#define K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY1_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY1(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY1_SHIFT)) & K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY1_MASK)

#define K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY3_MASK  (0x10000000U)
#define K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY3_SHIFT (28U)
#define K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY3_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY3(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY3_SHIFT)) & K566_GPR0_GPR_RWF_3_PHY2_MASK_PHY3_MASK)

#define K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY0_MASK  (0x20000000U)
#define K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY0_SHIFT (29U)
#define K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY0_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY0(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY0_SHIFT)) & K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY0_MASK)

#define K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY1_MASK  (0x40000000U)
#define K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY1_SHIFT (30U)
#define K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY1_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY1(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY1_SHIFT)) & K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY1_MASK)

#define K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY2_MASK  (0x80000000U)
#define K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY2_SHIFT (31U)
#define K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY2_WIDTH (1U)
#define K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY2(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY2_SHIFT)) & K566_GPR0_GPR_RWF_3_PHY3_MASK_PHY2_MASK)
/*! @} */

/*! @name GPR_RWF_4 - Read Write FUNC 4 */
/*! @{ */

#define K566_GPR0_GPR_RWF_4_ETH1_REVMII_SEL_MASK (0x1U)
#define K566_GPR0_GPR_RWF_4_ETH1_REVMII_SEL_SHIFT (0U)
#define K566_GPR0_GPR_RWF_4_ETH1_REVMII_SEL_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_REVMII_SEL(x)   (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_REVMII_SEL_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_REVMII_SEL_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_REVMII_RATE_MASK (0x2U)
#define K566_GPR0_GPR_RWF_4_ETH1_REVMII_RATE_SHIFT (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_REVMII_RATE_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_REVMII_RATE(x)  (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_REVMII_RATE_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_REVMII_RATE_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_RGMII_DELAY0_MASK (0x4U)
#define K566_GPR0_GPR_RWF_4_ETH1_RGMII_DELAY0_SHIFT (2U)
#define K566_GPR0_GPR_RWF_4_ETH1_RGMII_DELAY0_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_RGMII_DELAY0(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_RGMII_DELAY0_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_RGMII_DELAY0_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_RGMII_DELAY1_MASK (0x8U)
#define K566_GPR0_GPR_RWF_4_ETH1_RGMII_DELAY1_SHIFT (3U)
#define K566_GPR0_GPR_RWF_4_ETH1_RGMII_DELAY1_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_RGMII_DELAY1(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_RGMII_DELAY1_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_RGMII_DELAY1_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_TX_DELAY_TUNE_MASK (0x1F0U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_DELAY_TUNE_SHIFT (4U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_DELAY_TUNE_WIDTH (5U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_DELAY_TUNE(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_TX_DELAY_TUNE_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_TX_DELAY_TUNE_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_TX_PD_MASK      (0x200U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_PD_SHIFT     (9U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_PD_WIDTH     (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_PD(x)        (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_TX_PD_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_TX_PD_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_TX_BYPASS_DLL_MASK (0x400U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_BYPASS_DLL_SHIFT (10U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_BYPASS_DLL_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_BYPASS_DLL(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_TX_BYPASS_DLL_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_TX_BYPASS_DLL_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_TX_STABLE_OVERRIDE_MASK (0x800U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_STABLE_OVERRIDE_SHIFT (11U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_STABLE_OVERRIDE_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_STABLE_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_TX_STABLE_OVERRIDE_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_TX_STABLE_OVERRIDE_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_TX_CLK_PRESENT_CLR_MASK (0x1000U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_CLK_PRESENT_CLR_SHIFT (12U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_CLK_PRESENT_CLR_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_CLK_PRESENT_CLR(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_TX_CLK_PRESENT_CLR_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_TX_CLK_PRESENT_CLR_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_TX_LOCK_ERR_CLR_MASK (0x2000U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_LOCK_ERR_CLR_SHIFT (13U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_LOCK_ERR_CLR_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_LOCK_ERR_CLR(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_TX_LOCK_ERR_CLR_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_TX_LOCK_ERR_CLR_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_TX_EN_REQ_MASK  (0x4000U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_EN_REQ_SHIFT (14U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_EN_REQ_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_EN_REQ(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_TX_EN_REQ_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_TX_EN_REQ_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_TX_COUNTER_RST_MASK (0x8000U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_COUNTER_RST_SHIFT (15U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_COUNTER_RST_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_TX_COUNTER_RST(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_TX_COUNTER_RST_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_TX_COUNTER_RST_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_RX_DELAY_TUNE_MASK (0x1F0000U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_DELAY_TUNE_SHIFT (16U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_DELAY_TUNE_WIDTH (5U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_DELAY_TUNE(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_RX_DELAY_TUNE_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_RX_DELAY_TUNE_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_RX_PD_MASK      (0x200000U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_PD_SHIFT     (21U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_PD_WIDTH     (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_PD(x)        (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_RX_PD_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_RX_PD_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_RX_BYPASS_DLL_MASK (0x400000U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_BYPASS_DLL_SHIFT (22U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_BYPASS_DLL_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_BYPASS_DLL(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_RX_BYPASS_DLL_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_RX_BYPASS_DLL_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_RX_STABLE_OVERRIDE_MASK (0x800000U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_STABLE_OVERRIDE_SHIFT (23U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_STABLE_OVERRIDE_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_STABLE_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_RX_STABLE_OVERRIDE_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_RX_STABLE_OVERRIDE_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_RX_CLK_PRESENT_CLR_MASK (0x1000000U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_CLK_PRESENT_CLR_SHIFT (24U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_CLK_PRESENT_CLR_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_CLK_PRESENT_CLR(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_RX_CLK_PRESENT_CLR_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_RX_CLK_PRESENT_CLR_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_RX_LOCK_ERR_CLR_MASK (0x2000000U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_LOCK_ERR_CLR_SHIFT (25U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_LOCK_ERR_CLR_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_LOCK_ERR_CLR(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_RX_LOCK_ERR_CLR_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_RX_LOCK_ERR_CLR_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_RX_EN_REQ_MASK  (0x4000000U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_EN_REQ_SHIFT (26U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_EN_REQ_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_EN_REQ(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_RX_EN_REQ_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_RX_EN_REQ_MASK)

#define K566_GPR0_GPR_RWF_4_ETH1_RX_COUNTER_RST_MASK (0x8000000U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_COUNTER_RST_SHIFT (27U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_COUNTER_RST_WIDTH (1U)
#define K566_GPR0_GPR_RWF_4_ETH1_RX_COUNTER_RST(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_4_ETH1_RX_COUNTER_RST_SHIFT)) & K566_GPR0_GPR_RWF_4_ETH1_RX_COUNTER_RST_MASK)
/*! @} */

/*! @name GPR_RWF_5 - Read Write FUNC 5 */
/*! @{ */

#define K566_GPR0_GPR_RWF_5_ETH2_REVMII_SEL_MASK (0x1U)
#define K566_GPR0_GPR_RWF_5_ETH2_REVMII_SEL_SHIFT (0U)
#define K566_GPR0_GPR_RWF_5_ETH2_REVMII_SEL_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_REVMII_SEL(x)   (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_REVMII_SEL_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_REVMII_SEL_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_REVMII_RATE_MASK (0x2U)
#define K566_GPR0_GPR_RWF_5_ETH2_REVMII_RATE_SHIFT (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_REVMII_RATE_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_REVMII_RATE(x)  (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_REVMII_RATE_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_REVMII_RATE_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_RGMII_DELAY0_MASK (0x4U)
#define K566_GPR0_GPR_RWF_5_ETH2_RGMII_DELAY0_SHIFT (2U)
#define K566_GPR0_GPR_RWF_5_ETH2_RGMII_DELAY0_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_RGMII_DELAY0(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_RGMII_DELAY0_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_RGMII_DELAY0_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_RGMII_DELAY1_MASK (0x8U)
#define K566_GPR0_GPR_RWF_5_ETH2_RGMII_DELAY1_SHIFT (3U)
#define K566_GPR0_GPR_RWF_5_ETH2_RGMII_DELAY1_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_RGMII_DELAY1(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_RGMII_DELAY1_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_RGMII_DELAY1_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_TX_DELAY_TUNE_MASK (0x1F0U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_DELAY_TUNE_SHIFT (4U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_DELAY_TUNE_WIDTH (5U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_DELAY_TUNE(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_TX_DELAY_TUNE_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_TX_DELAY_TUNE_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_TX_PD_MASK      (0x200U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_PD_SHIFT     (9U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_PD_WIDTH     (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_PD(x)        (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_TX_PD_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_TX_PD_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_TX_BYPASS_DLL_MASK (0x400U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_BYPASS_DLL_SHIFT (10U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_BYPASS_DLL_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_BYPASS_DLL(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_TX_BYPASS_DLL_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_TX_BYPASS_DLL_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_TX_STABLE_OVERRIDE_MASK (0x800U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_STABLE_OVERRIDE_SHIFT (11U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_STABLE_OVERRIDE_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_STABLE_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_TX_STABLE_OVERRIDE_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_TX_STABLE_OVERRIDE_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_TX_CLK_PRESENT_CLR_MASK (0x1000U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_CLK_PRESENT_CLR_SHIFT (12U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_CLK_PRESENT_CLR_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_CLK_PRESENT_CLR(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_TX_CLK_PRESENT_CLR_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_TX_CLK_PRESENT_CLR_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_TX_LOCK_ERR_CLR_MASK (0x2000U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_LOCK_ERR_CLR_SHIFT (13U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_LOCK_ERR_CLR_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_LOCK_ERR_CLR(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_TX_LOCK_ERR_CLR_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_TX_LOCK_ERR_CLR_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_TX_EN_REQ_MASK  (0x4000U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_EN_REQ_SHIFT (14U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_EN_REQ_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_EN_REQ(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_TX_EN_REQ_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_TX_EN_REQ_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_TX_COUNTER_RST_MASK (0x8000U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_COUNTER_RST_SHIFT (15U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_COUNTER_RST_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_TX_COUNTER_RST(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_TX_COUNTER_RST_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_TX_COUNTER_RST_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_RX_DELAY_TUNE_MASK (0x1F0000U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_DELAY_TUNE_SHIFT (16U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_DELAY_TUNE_WIDTH (5U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_DELAY_TUNE(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_RX_DELAY_TUNE_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_RX_DELAY_TUNE_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_RX_PD_MASK      (0x200000U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_PD_SHIFT     (21U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_PD_WIDTH     (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_PD(x)        (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_RX_PD_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_RX_PD_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_RX_BYPASS_DLL_MASK (0x400000U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_BYPASS_DLL_SHIFT (22U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_BYPASS_DLL_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_BYPASS_DLL(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_RX_BYPASS_DLL_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_RX_BYPASS_DLL_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_RX_STABLE_OVERRIDE_MASK (0x800000U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_STABLE_OVERRIDE_SHIFT (23U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_STABLE_OVERRIDE_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_STABLE_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_RX_STABLE_OVERRIDE_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_RX_STABLE_OVERRIDE_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_RX_CLK_PRESENT_CLR_MASK (0x1000000U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_CLK_PRESENT_CLR_SHIFT (24U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_CLK_PRESENT_CLR_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_CLK_PRESENT_CLR(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_RX_CLK_PRESENT_CLR_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_RX_CLK_PRESENT_CLR_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_RX_LOCK_ERR_CLR_MASK (0x2000000U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_LOCK_ERR_CLR_SHIFT (25U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_LOCK_ERR_CLR_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_LOCK_ERR_CLR(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_RX_LOCK_ERR_CLR_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_RX_LOCK_ERR_CLR_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_RX_EN_REQ_MASK  (0x4000000U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_EN_REQ_SHIFT (26U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_EN_REQ_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_EN_REQ(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_RX_EN_REQ_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_RX_EN_REQ_MASK)

#define K566_GPR0_GPR_RWF_5_ETH2_RX_COUNTER_RST_MASK (0x8000000U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_COUNTER_RST_SHIFT (27U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_COUNTER_RST_WIDTH (1U)
#define K566_GPR0_GPR_RWF_5_ETH2_RX_COUNTER_RST(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_5_ETH2_RX_COUNTER_RST_SHIFT)) & K566_GPR0_GPR_RWF_5_ETH2_RX_COUNTER_RST_MASK)
/*! @} */

/*! @name GPR_RWF_6 - Read Write FUNC 6 */
/*! @{ */

#define K566_GPR0_GPR_RWF_6_TS_SEL_MASK          (0x1U)
#define K566_GPR0_GPR_RWF_6_TS_SEL_SHIFT         (0U)
#define K566_GPR0_GPR_RWF_6_TS_SEL_WIDTH         (1U)
#define K566_GPR0_GPR_RWF_6_TS_SEL(x)            (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_6_TS_SEL_SHIFT)) & K566_GPR0_GPR_RWF_6_TS_SEL_MASK)

#define K566_GPR0_GPR_RWF_6_TS_EN_MASK           (0x2U)
#define K566_GPR0_GPR_RWF_6_TS_EN_SHIFT          (1U)
#define K566_GPR0_GPR_RWF_6_TS_EN_WIDTH          (1U)
#define K566_GPR0_GPR_RWF_6_TS_EN(x)             (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_6_TS_EN_SHIFT)) & K566_GPR0_GPR_RWF_6_TS_EN_MASK)

#define K566_GPR0_GPR_RWF_6_ENET0_TX_ALT_HARD_EN_MASK (0x8U)
#define K566_GPR0_GPR_RWF_6_ENET0_TX_ALT_HARD_EN_SHIFT (3U)
#define K566_GPR0_GPR_RWF_6_ENET0_TX_ALT_HARD_EN_WIDTH (1U)
#define K566_GPR0_GPR_RWF_6_ENET0_TX_ALT_HARD_EN(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_6_ENET0_TX_ALT_HARD_EN_SHIFT)) & K566_GPR0_GPR_RWF_6_ENET0_TX_ALT_HARD_EN_MASK)

#define K566_GPR0_GPR_RWF_6_ENET1_TX_ALT_HARD_EN_MASK (0x20U)
#define K566_GPR0_GPR_RWF_6_ENET1_TX_ALT_HARD_EN_SHIFT (5U)
#define K566_GPR0_GPR_RWF_6_ENET1_TX_ALT_HARD_EN_WIDTH (1U)
#define K566_GPR0_GPR_RWF_6_ENET1_TX_ALT_HARD_EN(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_6_ENET1_TX_ALT_HARD_EN_SHIFT)) & K566_GPR0_GPR_RWF_6_ENET1_TX_ALT_HARD_EN_MASK)

#define K566_GPR0_GPR_RWF_6_ENET2_TX_ALT_HARD_EN_MASK (0x80U)
#define K566_GPR0_GPR_RWF_6_ENET2_TX_ALT_HARD_EN_SHIFT (7U)
#define K566_GPR0_GPR_RWF_6_ENET2_TX_ALT_HARD_EN_WIDTH (1U)
#define K566_GPR0_GPR_RWF_6_ENET2_TX_ALT_HARD_EN(x) (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_RWF_6_ENET2_TX_ALT_HARD_EN_SHIFT)) & K566_GPR0_GPR_RWF_6_ENET2_TX_ALT_HARD_EN_MASK)
/*! @} */

/*! @name GPR_ROF_0 - Read Only FUNC 0 */
/*! @{ */

#define K566_GPR0_GPR_ROF_0_RTIS_ACK_MASK        (0x3FFU)
#define K566_GPR0_GPR_ROF_0_RTIS_ACK_SHIFT       (0U)
#define K566_GPR0_GPR_ROF_0_RTIS_ACK_WIDTH       (10U)
#define K566_GPR0_GPR_ROF_0_RTIS_ACK(x)          (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_0_RTIS_ACK_SHIFT)) & K566_GPR0_GPR_ROF_0_RTIS_ACK_MASK)
/*! @} */

/*! @name GPR_ROF_1 - Read Only FUNC 1 */
/*! @{ */

#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT0_MASK   (0x1U)
#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT0_SHIFT  (0U)
#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT0_WIDTH  (1U)
#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT0(x)     (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH0_TX_STAT0_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH0_TX_STAT0_MASK)

#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT2_MASK   (0x4U)
#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT2_SHIFT  (2U)
#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT2_WIDTH  (1U)
#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT2(x)     (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH0_TX_STAT2_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH0_TX_STAT2_MASK)

#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT3_MASK   (0x8U)
#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT3_SHIFT  (3U)
#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT3_WIDTH  (1U)
#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT3(x)     (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH0_TX_STAT3_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH0_TX_STAT3_MASK)

#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT4_MASK   (0x10U)
#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT4_SHIFT  (4U)
#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT4_WIDTH  (1U)
#define K566_GPR0_GPR_ROF_1_ETH0_TX_STAT4(x)     (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH0_TX_STAT4_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH0_TX_STAT4_MASK)

#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT5_MASK   (0x20U)
#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT5_SHIFT  (5U)
#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT5_WIDTH  (1U)
#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT5(x)     (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH0_RX_STAT5_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH0_RX_STAT5_MASK)

#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT7_MASK   (0x80U)
#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT7_SHIFT  (7U)
#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT7_WIDTH  (1U)
#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT7(x)     (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH0_RX_STAT7_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH0_RX_STAT7_MASK)

#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT8_MASK   (0x100U)
#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT8_SHIFT  (8U)
#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT8_WIDTH  (1U)
#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT8(x)     (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH0_RX_STAT8_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH0_RX_STAT8_MASK)

#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT9_MASK   (0x200U)
#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT9_SHIFT  (9U)
#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT9_WIDTH  (1U)
#define K566_GPR0_GPR_ROF_1_ETH0_RX_STAT9(x)     (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH0_RX_STAT9_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH0_RX_STAT9_MASK)

#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT10_MASK  (0x400U)
#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT10_SHIFT (10U)
#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT10_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT10(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH1_TX_STAT10_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH1_TX_STAT10_MASK)

#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT12_MASK  (0x1000U)
#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT12_SHIFT (12U)
#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT12_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT12(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH1_TX_STAT12_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH1_TX_STAT12_MASK)

#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT13_MASK  (0x2000U)
#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT13_SHIFT (13U)
#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT13_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT13(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH1_TX_STAT13_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH1_TX_STAT13_MASK)

#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT14_MASK  (0x4000U)
#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT14_SHIFT (14U)
#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT14_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH1_TX_STAT14(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH1_TX_STAT14_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH1_TX_STAT14_MASK)

#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT15_MASK  (0x8000U)
#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT15_SHIFT (15U)
#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT15_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT15(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH1_RX_STAT15_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH1_RX_STAT15_MASK)

#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT17_MASK  (0x20000U)
#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT17_SHIFT (17U)
#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT17_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT17(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH1_RX_STAT17_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH1_RX_STAT17_MASK)

#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT18_MASK  (0x40000U)
#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT18_SHIFT (18U)
#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT18_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT18(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH1_RX_STAT18_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH1_RX_STAT18_MASK)

#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT19_MASK  (0x80000U)
#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT19_SHIFT (19U)
#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT19_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH1_RX_STAT19(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH1_RX_STAT19_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH1_RX_STAT19_MASK)

#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT20_MASK  (0x100000U)
#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT20_SHIFT (20U)
#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT20_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT20(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH2_TX_STAT20_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH2_TX_STAT20_MASK)

#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT22_MASK  (0x400000U)
#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT22_SHIFT (22U)
#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT22_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT22(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH2_TX_STAT22_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH2_TX_STAT22_MASK)

#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT23_MASK  (0x800000U)
#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT23_SHIFT (23U)
#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT23_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT23(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH2_TX_STAT23_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH2_TX_STAT23_MASK)

#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT24_MASK  (0x1000000U)
#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT24_SHIFT (24U)
#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT24_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH2_TX_STAT24(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH2_TX_STAT24_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH2_TX_STAT24_MASK)

#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT25_MASK  (0x2000000U)
#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT25_SHIFT (25U)
#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT25_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT25(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH2_RX_STAT25_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH2_RX_STAT25_MASK)

#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT27_MASK  (0x8000000U)
#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT27_SHIFT (27U)
#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT27_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT27(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH2_RX_STAT27_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH2_RX_STAT27_MASK)

#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT28_MASK  (0x10000000U)
#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT28_SHIFT (28U)
#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT28_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT28(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH2_RX_STAT28_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH2_RX_STAT28_MASK)

#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT29_MASK  (0x20000000U)
#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT29_SHIFT (29U)
#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT29_WIDTH (1U)
#define K566_GPR0_GPR_ROF_1_ETH2_RX_STAT29(x)    (((uint32_t)(((uint32_t)(x)) << K566_GPR0_GPR_ROF_1_ETH2_RX_STAT29_SHIFT)) & K566_GPR0_GPR_ROF_1_ETH2_RX_STAT29_MASK)
/*! @} */

/*!
 * @}
 */ /* end of group K566_GPR0_Register_Masks */

/*!
 * @}
 */ /* end of group K566_GPR0_Peripheral_Access_Layer */

#endif  /* #if !defined(S32K566_K566_GPR0_H_) */
