$date
	Wed Sep 29 17:43:39 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$scope module moduloTP $end
$var wire 1 ! clk $end
$var wire 7 " entrada [6:0] $end
$var reg 2 # ALUOp [1:0] $end
$var reg 1 $ ALUSrc $end
$var reg 1 % Branch $end
$var reg 1 & MemRead $end
$var reg 1 ' MemWrite $end
$var reg 1 ( MemtoReg $end
$var reg 1 ) RegWrite $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0(
0'
0&
0%
0$
b10 #
b110011 "
0!
$end
#1
1!
#2
0!
#3
1!
#4
0!
#5
b0 #
1&
1(
1$
1!
b11 "
#6
0!
#7
1!
#8
0!
#9
1!
#10
1'
0&
0)
0(
0!
b100011 "
#11
1!
#12
0!
#13
1!
#14
0!
#15
b1 #
1%
0'
0$
1!
b1100011 "
#16
0!
#17
1!
#18
0!
#19
1!
#20
0!
