set_property SRC_FILE_INFO {cfile:/home/fpga/FPGA/Vivado/MEMORY/MEMORY.srcs/constrs_1/new/ram_constraints.xdc rfile:../../../MEMORY.srcs/constrs_1/new/ram_constraints.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:1 export:INPUT save:INPUT read:READ} [current_design]
set_property FIXED_ROUTE {} [get_nets <const1>]
