{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504703283561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504703283562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  6 15:08:03 2017 " "Processing started: Wed Sep  6 15:08:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504703283562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1504703283562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off status_reg -c status_reg " "Command: quartus_eda --read_settings_files=off --write_settings_files=off status_reg -c status_reg" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1504703283562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1504703283927 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "status_reg_6_1200mv_85c_slow.vho /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/ simulation " "Generated file status_reg_6_1200mv_85c_slow.vho in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504703284195 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "status_reg_6_1200mv_0c_slow.vho /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/ simulation " "Generated file status_reg_6_1200mv_0c_slow.vho in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504703284213 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "status_reg_min_1200mv_0c_fast.vho /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/ simulation " "Generated file status_reg_min_1200mv_0c_fast.vho in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504703284232 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "status_reg.vho /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/ simulation " "Generated file status_reg.vho in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504703284253 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "status_reg_6_1200mv_85c_vhd_slow.sdo /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/ simulation " "Generated file status_reg_6_1200mv_85c_vhd_slow.sdo in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504703284275 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "status_reg_6_1200mv_0c_vhd_slow.sdo /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/ simulation " "Generated file status_reg_6_1200mv_0c_vhd_slow.sdo in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504703284293 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "status_reg_min_1200mv_0c_vhd_fast.sdo /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/ simulation " "Generated file status_reg_min_1200mv_0c_vhd_fast.sdo in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504703284310 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "status_reg_vhd.sdo /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/ simulation " "Generated file status_reg_vhd.sdo in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504703284328 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_6_1200mv_85c_board_slow.mod /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_6_1200mv_85c_board_slow.data " "Generated files \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_6_1200mv_85c_board_slow.mod\" and \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_6_1200mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1504703284330 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_6_1200mv_0c_board_slow.mod /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_6_1200mv_0c_board_slow.data " "Generated files \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_6_1200mv_0c_board_slow.mod\" and \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_6_1200mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1504703284330 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_min_1200mv_0c_board_fast.mod /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_min_1200mv_0c_board_fast.data " "Generated files \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_min_1200mv_0c_board_fast.mod\" and \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_min_1200mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1504703284331 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_board.mod /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_board.data " "Generated files \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_board.mod\" and \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/timing/stamp//status_reg_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1504703284331 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1047 " "Peak virtual memory: 1047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504703284359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  6 15:08:04 2017 " "Processing ended: Wed Sep  6 15:08:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504703284359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504703284359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504703284359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1504703284359 ""}
