Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,4104
design__inferred_latch__count,0
design__instance__count,1839
design__instance__area,22455
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0006238192436285317
power__switching__total,0.000635486445389688
power__leakage__total,0.0000025137062493740814
power__total,0.0012618195032700896
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26187416865109786
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26016645130189753
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11137774351382711
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.803368616592127
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.111378
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.511200
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2737932458248119
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.27286687570686513
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6082274855923578
timing__setup__ws__corner:nom_slow_1p08V_125C,11.143256410788748
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.608227
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.446924
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2655145900518019
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2641366367058172
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29722330993242185
timing__setup__ws__corner:nom_typ_1p20V_25C,12.818368951324379
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.297223
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.389027
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26187416865109786
clock__skew__worst_setup,0.26016645130189753
timing__hold__ws,0.11137774351382711
timing__setup__ws,11.143256410788748
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111378
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.446924
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1839
design__instance__area__stdcell,22455
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.37357
design__instance__utilization__stdcell,0.37357
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,2
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,56
design__instance__area__class:inverter,322.963
design__instance__count__class:sequential_cell,98
design__instance__area__class:sequential_cell,4623.09
design__instance__count__class:multi_input_combinational_cell,1401
design__instance__area__class:multi_input_combinational_cell,13947.3
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,259
design__instance__area__class:timing_repair_buffer,3353.01
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,48625.4
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,6
design__instance__area__class:clock_inverter,32.6592
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,105
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,1950
route__net__special,2
route__drc_errors__iter:0,1672
route__wirelength__iter:0,56370
route__drc_errors__iter:1,1026
route__wirelength__iter:1,55556
route__drc_errors__iter:2,898
route__wirelength__iter:2,55619
route__drc_errors__iter:3,275
route__wirelength__iter:3,55145
route__drc_errors__iter:4,16
route__wirelength__iter:4,55117
route__drc_errors__iter:5,0
route__wirelength__iter:5,55103
route__drc_errors,0
route__wirelength,55103
route__vias,13329
route__vias__singlecut,13329
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,334.805
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,90
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,90
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,90
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,90
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000215238
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000293663
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000653242
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000293663
design_powergrid__voltage__worst,0.0000293663
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000293663
design_powergrid__drop__worst__net:VPWR,0.0000215238
design_powergrid__voltage__worst__net:VGND,0.0000293663
design_powergrid__drop__worst__net:VGND,0.0000293663
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000073400000000000000278401433850827828564433730207383632659912109375
ir__drop__worst,0.0000215000000000000008270294171719427822608849965035915374755859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
