$date
	Thu Sep  6 16:20:02 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_tb $end
$scope module half_adder_tb $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # carry $end
$var wire 1 $ sum $end
$scope module h1 $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # res $end
$var wire 1 % temp $end
$scope module nand_temp $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 & c $end
$var wire 1 % f $end
$var wire 1 ' gnd $end
$var wire 1 ( vdd $end
$upscope $end
$scope module not_temp $end
$var wire 1 % a $end
$var wire 1 # f $end
$var wire 1 ) gnd $end
$var wire 1 * vdd $end
$upscope $end
$upscope $end
$scope module h2 $end
$var wire 1 + Gnd $end
$var wire 1 , Vdd $end
$var wire 1 ! a $end
$var wire 1 - a_comp $end
$var wire 1 " b $end
$var wire 1 . b_comp $end
$var wire 1 $ f $end
$var wire 1 / m $end
$var wire 1 0 temp $end
$var wire 1 1 x $end
$var wire 1 2 y $end
$scope module not_temp1 $end
$var wire 1 ! a $end
$var wire 1 - f $end
$var wire 1 3 gnd $end
$var wire 1 4 vdd $end
$upscope $end
$scope module not_temp2 $end
$var wire 1 " a $end
$var wire 1 . f $end
$var wire 1 5 gnd $end
$var wire 1 6 vdd $end
$upscope $end
$scope module not_temp3 $end
$var wire 1 0 a $end
$var wire 1 $ f $end
$var wire 1 7 gnd $end
$var wire 1 8 vdd $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
18
07
16
05
14
03
02
z1
10
1/
1.
1-
1,
0+
1*
0)
1(
0'
z&
1%
0$
0#
0"
0!
$end
#10
1$
00
z/
0-
1!
#20
0&
01
z2
0.
1"
1$
00
1/
1-
0!
#30
1#
0%
0$
10
0-
1!
