
Robot3_F103RB_origin.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006618  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08006724  08006724  00016724  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080067a4  080067a4  000167a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080067a8  080067a8  000167a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000024  20000000  080067ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000284  20000024  080067d0  00020024  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200002a8  080067d0  000202a8  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
  9 .debug_line   0000790a  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0001833c  00000000  00000000  00027957  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000030f4  00000000  00000000  0003fc93  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000e58  00000000  00000000  00042d88  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d00  00000000  00000000  00043be0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00004311  00000000  00000000  000448e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00048bf1  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00003994  00000000  00000000  00048c70  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000024 	.word	0x20000024
 8000128:	00000000 	.word	0x00000000
 800012c:	0800670c 	.word	0x0800670c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000028 	.word	0x20000028
 8000148:	0800670c 	.word	0x0800670c

0800014c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800014c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800014e:	e003      	b.n	8000158 <LoopCopyDataInit>

08000150 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000150:	4b0b      	ldr	r3, [pc, #44]	; (8000180 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000152:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000154:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000156:	3104      	adds	r1, #4

08000158 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000158:	480a      	ldr	r0, [pc, #40]	; (8000184 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800015a:	4b0b      	ldr	r3, [pc, #44]	; (8000188 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800015c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800015e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000160:	d3f6      	bcc.n	8000150 <CopyDataInit>
  ldr r2, =_sbss
 8000162:	4a0a      	ldr	r2, [pc, #40]	; (800018c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000164:	e002      	b.n	800016c <LoopFillZerobss>

08000166 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000166:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000168:	f842 3b04 	str.w	r3, [r2], #4

0800016c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800016c:	4b08      	ldr	r3, [pc, #32]	; (8000190 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800016e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000170:	d3f9      	bcc.n	8000166 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000172:	f002 faa9 	bl	80026c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000176:	f006 faa5 	bl	80066c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800017a:	f000 f9ed 	bl	8000558 <main>
  bx lr
 800017e:	4770      	bx	lr
  ldr r3, =_sidata
 8000180:	080067ac 	.word	0x080067ac
  ldr r0, =_sdata
 8000184:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000188:	20000024 	.word	0x20000024
  ldr r2, =_sbss
 800018c:	20000024 	.word	0x20000024
  ldr r3, = _ebss
 8000190:	200002a8 	.word	0x200002a8

08000194 <BusFault_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000194:	e7fe      	b.n	8000194 <BusFault_Handler>
	...

08000198 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000198:	b580      	push	{r7, lr}
 800019a:	b08a      	sub	sp, #40	; 0x28
 800019c:	af00      	add	r7, sp, #0
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig;
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 800019e:	4b48      	ldr	r3, [pc, #288]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001a0:	4a48      	ldr	r2, [pc, #288]	; (80002c4 <MX_ADC1_Init+0x12c>)
 80001a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80001a4:	4b46      	ldr	r3, [pc, #280]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80001aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001ac:	4b44      	ldr	r3, [pc, #272]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001ae:	2200      	movs	r2, #0
 80001b0:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80001b2:	4b43      	ldr	r3, [pc, #268]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001b4:	2200      	movs	r2, #0
 80001b6:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80001b8:	4b41      	ldr	r3, [pc, #260]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001ba:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80001be:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80001c0:	4b3f      	ldr	r3, [pc, #252]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001c2:	2200      	movs	r2, #0
 80001c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 80001c6:	4b3e      	ldr	r3, [pc, #248]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001c8:	2205      	movs	r2, #5
 80001ca:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80001cc:	483c      	ldr	r0, [pc, #240]	; (80002c0 <MX_ADC1_Init+0x128>)
 80001ce:	f002 fb1f 	bl	8002810 <HAL_ADC_Init>
 80001d2:	4603      	mov	r3, r0
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d003      	beq.n	80001e0 <MX_ADC1_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 80001d8:	2146      	movs	r1, #70	; 0x46
 80001da:	483b      	ldr	r0, [pc, #236]	; (80002c8 <MX_ADC1_Init+0x130>)
 80001dc:	f001 fe66 	bl	8001eac <_Error_Handler>
  }

    /**Configure Analog WatchDog 1 
    */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 80001e0:	4b3a      	ldr	r3, [pc, #232]	; (80002cc <MX_ADC1_Init+0x134>)
 80001e2:	613b      	str	r3, [r7, #16]
  AnalogWDGConfig.HighThreshold = 4095;
 80001e4:	f640 73ff 	movw	r3, #4095	; 0xfff
 80001e8:	61fb      	str	r3, [r7, #28]
  AnalogWDGConfig.LowThreshold = 2455;
 80001ea:	f640 1397 	movw	r3, #2455	; 0x997
 80001ee:	623b      	str	r3, [r7, #32]
  AnalogWDGConfig.Channel = ADC_CHANNEL_15;
 80001f0:	230f      	movs	r3, #15
 80001f2:	617b      	str	r3, [r7, #20]
  AnalogWDGConfig.ITMode = ENABLE;
 80001f4:	2301      	movs	r3, #1
 80001f6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 80001f8:	f107 0310 	add.w	r3, r7, #16
 80001fc:	4619      	mov	r1, r3
 80001fe:	4830      	ldr	r0, [pc, #192]	; (80002c0 <MX_ADC1_Init+0x128>)
 8000200:	f002 ff84 	bl	800310c <HAL_ADC_AnalogWDGConfig>
 8000204:	4603      	mov	r3, r0
 8000206:	2b00      	cmp	r3, #0
 8000208:	d003      	beq.n	8000212 <MX_ADC1_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800020a:	2152      	movs	r1, #82	; 0x52
 800020c:	482e      	ldr	r0, [pc, #184]	; (80002c8 <MX_ADC1_Init+0x130>)
 800020e:	f001 fe4d 	bl	8001eac <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_9;
 8000212:	2309      	movs	r3, #9
 8000214:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000216:	2301      	movs	r3, #1
 8000218:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800021a:	2307      	movs	r3, #7
 800021c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800021e:	1d3b      	adds	r3, r7, #4
 8000220:	4619      	mov	r1, r3
 8000222:	4827      	ldr	r0, [pc, #156]	; (80002c0 <MX_ADC1_Init+0x128>)
 8000224:	f002 fe7a 	bl	8002f1c <HAL_ADC_ConfigChannel>
 8000228:	4603      	mov	r3, r0
 800022a:	2b00      	cmp	r3, #0
 800022c:	d003      	beq.n	8000236 <MX_ADC1_Init+0x9e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800022e:	215c      	movs	r1, #92	; 0x5c
 8000230:	4825      	ldr	r0, [pc, #148]	; (80002c8 <MX_ADC1_Init+0x130>)
 8000232:	f001 fe3b 	bl	8001eac <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_12;
 8000236:	230c      	movs	r3, #12
 8000238:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800023a:	2302      	movs	r3, #2
 800023c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800023e:	1d3b      	adds	r3, r7, #4
 8000240:	4619      	mov	r1, r3
 8000242:	481f      	ldr	r0, [pc, #124]	; (80002c0 <MX_ADC1_Init+0x128>)
 8000244:	f002 fe6a 	bl	8002f1c <HAL_ADC_ConfigChannel>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d003      	beq.n	8000256 <MX_ADC1_Init+0xbe>
  {
    _Error_Handler(__FILE__, __LINE__);
 800024e:	2165      	movs	r1, #101	; 0x65
 8000250:	481d      	ldr	r0, [pc, #116]	; (80002c8 <MX_ADC1_Init+0x130>)
 8000252:	f001 fe2b 	bl	8001eac <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_13;
 8000256:	230d      	movs	r3, #13
 8000258:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800025a:	2303      	movs	r3, #3
 800025c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800025e:	1d3b      	adds	r3, r7, #4
 8000260:	4619      	mov	r1, r3
 8000262:	4817      	ldr	r0, [pc, #92]	; (80002c0 <MX_ADC1_Init+0x128>)
 8000264:	f002 fe5a 	bl	8002f1c <HAL_ADC_ConfigChannel>
 8000268:	4603      	mov	r3, r0
 800026a:	2b00      	cmp	r3, #0
 800026c:	d003      	beq.n	8000276 <MX_ADC1_Init+0xde>
  {
    _Error_Handler(__FILE__, __LINE__);
 800026e:	216e      	movs	r1, #110	; 0x6e
 8000270:	4815      	ldr	r0, [pc, #84]	; (80002c8 <MX_ADC1_Init+0x130>)
 8000272:	f001 fe1b 	bl	8001eac <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_14;
 8000276:	230e      	movs	r3, #14
 8000278:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800027a:	2304      	movs	r3, #4
 800027c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800027e:	1d3b      	adds	r3, r7, #4
 8000280:	4619      	mov	r1, r3
 8000282:	480f      	ldr	r0, [pc, #60]	; (80002c0 <MX_ADC1_Init+0x128>)
 8000284:	f002 fe4a 	bl	8002f1c <HAL_ADC_ConfigChannel>
 8000288:	4603      	mov	r3, r0
 800028a:	2b00      	cmp	r3, #0
 800028c:	d003      	beq.n	8000296 <MX_ADC1_Init+0xfe>
  {
    _Error_Handler(__FILE__, __LINE__);
 800028e:	2177      	movs	r1, #119	; 0x77
 8000290:	480d      	ldr	r0, [pc, #52]	; (80002c8 <MX_ADC1_Init+0x130>)
 8000292:	f001 fe0b 	bl	8001eac <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_15;
 8000296:	230f      	movs	r3, #15
 8000298:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800029a:	2305      	movs	r3, #5
 800029c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800029e:	1d3b      	adds	r3, r7, #4
 80002a0:	4619      	mov	r1, r3
 80002a2:	4807      	ldr	r0, [pc, #28]	; (80002c0 <MX_ADC1_Init+0x128>)
 80002a4:	f002 fe3a 	bl	8002f1c <HAL_ADC_ConfigChannel>
 80002a8:	4603      	mov	r3, r0
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d003      	beq.n	80002b6 <MX_ADC1_Init+0x11e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80002ae:	2180      	movs	r1, #128	; 0x80
 80002b0:	4805      	ldr	r0, [pc, #20]	; (80002c8 <MX_ADC1_Init+0x130>)
 80002b2:	f001 fdfb 	bl	8001eac <_Error_Handler>
  }

}
 80002b6:	bf00      	nop
 80002b8:	3728      	adds	r7, #40	; 0x28
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bd80      	pop	{r7, pc}
 80002be:	bf00      	nop
 80002c0:	2000008c 	.word	0x2000008c
 80002c4:	40012400 	.word	0x40012400
 80002c8:	08006724 	.word	0x08006724
 80002cc:	00800200 	.word	0x00800200

080002d0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b088      	sub	sp, #32
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a28      	ldr	r2, [pc, #160]	; (8000380 <HAL_ADC_MspInit+0xb0>)
 80002de:	4293      	cmp	r3, r2
 80002e0:	d149      	bne.n	8000376 <HAL_ADC_MspInit+0xa6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80002e2:	4a28      	ldr	r2, [pc, #160]	; (8000384 <HAL_ADC_MspInit+0xb4>)
 80002e4:	4b27      	ldr	r3, [pc, #156]	; (8000384 <HAL_ADC_MspInit+0xb4>)
 80002e6:	699b      	ldr	r3, [r3, #24]
 80002e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002ec:	6193      	str	r3, [r2, #24]
 80002ee:	4b25      	ldr	r3, [pc, #148]	; (8000384 <HAL_ADC_MspInit+0xb4>)
 80002f0:	699b      	ldr	r3, [r3, #24]
 80002f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80002f6:	60fb      	str	r3, [r7, #12]
 80002f8:	68fb      	ldr	r3, [r7, #12]
    PC3     ------> ADC1_IN13
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = IR1_in_Pin|IR2_in_Pin|IR4_in_Pin|Vbatt_Pin;
 80002fa:	233c      	movs	r3, #60	; 0x3c
 80002fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002fe:	2303      	movs	r3, #3
 8000300:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000302:	f107 0310 	add.w	r3, r7, #16
 8000306:	4619      	mov	r1, r3
 8000308:	481f      	ldr	r0, [pc, #124]	; (8000388 <HAL_ADC_MspInit+0xb8>)
 800030a:	f003 fc2f 	bl	8003b6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IR3_in_Pin;
 800030e:	2302      	movs	r3, #2
 8000310:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000312:	2303      	movs	r3, #3
 8000314:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(IR3_in_GPIO_Port, &GPIO_InitStruct);
 8000316:	f107 0310 	add.w	r3, r7, #16
 800031a:	4619      	mov	r1, r3
 800031c:	481b      	ldr	r0, [pc, #108]	; (800038c <HAL_ADC_MspInit+0xbc>)
 800031e:	f003 fc25 	bl	8003b6c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000322:	4b1b      	ldr	r3, [pc, #108]	; (8000390 <HAL_ADC_MspInit+0xc0>)
 8000324:	4a1b      	ldr	r2, [pc, #108]	; (8000394 <HAL_ADC_MspInit+0xc4>)
 8000326:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000328:	4b19      	ldr	r3, [pc, #100]	; (8000390 <HAL_ADC_MspInit+0xc0>)
 800032a:	2200      	movs	r2, #0
 800032c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800032e:	4b18      	ldr	r3, [pc, #96]	; (8000390 <HAL_ADC_MspInit+0xc0>)
 8000330:	2200      	movs	r2, #0
 8000332:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000334:	4b16      	ldr	r3, [pc, #88]	; (8000390 <HAL_ADC_MspInit+0xc0>)
 8000336:	2280      	movs	r2, #128	; 0x80
 8000338:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800033a:	4b15      	ldr	r3, [pc, #84]	; (8000390 <HAL_ADC_MspInit+0xc0>)
 800033c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000340:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000342:	4b13      	ldr	r3, [pc, #76]	; (8000390 <HAL_ADC_MspInit+0xc0>)
 8000344:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000348:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800034a:	4b11      	ldr	r3, [pc, #68]	; (8000390 <HAL_ADC_MspInit+0xc0>)
 800034c:	2220      	movs	r2, #32
 800034e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000350:	4b0f      	ldr	r3, [pc, #60]	; (8000390 <HAL_ADC_MspInit+0xc0>)
 8000352:	2200      	movs	r2, #0
 8000354:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000356:	480e      	ldr	r0, [pc, #56]	; (8000390 <HAL_ADC_MspInit+0xc0>)
 8000358:	f003 f95a 	bl	8003610 <HAL_DMA_Init>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d003      	beq.n	800036a <HAL_ADC_MspInit+0x9a>
    {
      _Error_Handler(__FILE__, __LINE__);
 8000362:	21ac      	movs	r1, #172	; 0xac
 8000364:	480c      	ldr	r0, [pc, #48]	; (8000398 <HAL_ADC_MspInit+0xc8>)
 8000366:	f001 fda1 	bl	8001eac <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	4a08      	ldr	r2, [pc, #32]	; (8000390 <HAL_ADC_MspInit+0xc0>)
 800036e:	621a      	str	r2, [r3, #32]
 8000370:	4a07      	ldr	r2, [pc, #28]	; (8000390 <HAL_ADC_MspInit+0xc0>)
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000376:	bf00      	nop
 8000378:	3720      	adds	r7, #32
 800037a:	46bd      	mov	sp, r7
 800037c:	bd80      	pop	{r7, pc}
 800037e:	bf00      	nop
 8000380:	40012400 	.word	0x40012400
 8000384:	40021000 	.word	0x40021000
 8000388:	40011000 	.word	0x40011000
 800038c:	40010c00 	.word	0x40010c00
 8000390:	200000bc 	.word	0x200000bc
 8000394:	40020008 	.word	0x40020008
 8000398:	08006724 	.word	0x08006724

0800039c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b082      	sub	sp, #8
 80003a0:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003a2:	4a0c      	ldr	r2, [pc, #48]	; (80003d4 <MX_DMA_Init+0x38>)
 80003a4:	4b0b      	ldr	r3, [pc, #44]	; (80003d4 <MX_DMA_Init+0x38>)
 80003a6:	695b      	ldr	r3, [r3, #20]
 80003a8:	f043 0301 	orr.w	r3, r3, #1
 80003ac:	6153      	str	r3, [r2, #20]
 80003ae:	4b09      	ldr	r3, [pc, #36]	; (80003d4 <MX_DMA_Init+0x38>)
 80003b0:	695b      	ldr	r3, [r3, #20]
 80003b2:	f003 0301 	and.w	r3, r3, #1
 80003b6:	607b      	str	r3, [r7, #4]
 80003b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80003ba:	2200      	movs	r2, #0
 80003bc:	2100      	movs	r1, #0
 80003be:	200b      	movs	r0, #11
 80003c0:	f003 f8c7 	bl	8003552 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80003c4:	200b      	movs	r0, #11
 80003c6:	f003 f8e0 	bl	800358a <HAL_NVIC_EnableIRQ>

}
 80003ca:	bf00      	nop
 80003cc:	3708      	adds	r7, #8
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	40021000 	.word	0x40021000

080003d8 <MX_GPIO_Init>:
        * the Code Generation settings)
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b088      	sub	sp, #32
 80003dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003de:	4a58      	ldr	r2, [pc, #352]	; (8000540 <MX_GPIO_Init+0x168>)
 80003e0:	4b57      	ldr	r3, [pc, #348]	; (8000540 <MX_GPIO_Init+0x168>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	f043 0310 	orr.w	r3, r3, #16
 80003e8:	6193      	str	r3, [r2, #24]
 80003ea:	4b55      	ldr	r3, [pc, #340]	; (8000540 <MX_GPIO_Init+0x168>)
 80003ec:	699b      	ldr	r3, [r3, #24]
 80003ee:	f003 0310 	and.w	r3, r3, #16
 80003f2:	60fb      	str	r3, [r7, #12]
 80003f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003f6:	4a52      	ldr	r2, [pc, #328]	; (8000540 <MX_GPIO_Init+0x168>)
 80003f8:	4b51      	ldr	r3, [pc, #324]	; (8000540 <MX_GPIO_Init+0x168>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	f043 0320 	orr.w	r3, r3, #32
 8000400:	6193      	str	r3, [r2, #24]
 8000402:	4b4f      	ldr	r3, [pc, #316]	; (8000540 <MX_GPIO_Init+0x168>)
 8000404:	699b      	ldr	r3, [r3, #24]
 8000406:	f003 0320 	and.w	r3, r3, #32
 800040a:	60bb      	str	r3, [r7, #8]
 800040c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800040e:	4a4c      	ldr	r2, [pc, #304]	; (8000540 <MX_GPIO_Init+0x168>)
 8000410:	4b4b      	ldr	r3, [pc, #300]	; (8000540 <MX_GPIO_Init+0x168>)
 8000412:	699b      	ldr	r3, [r3, #24]
 8000414:	f043 0304 	orr.w	r3, r3, #4
 8000418:	6193      	str	r3, [r2, #24]
 800041a:	4b49      	ldr	r3, [pc, #292]	; (8000540 <MX_GPIO_Init+0x168>)
 800041c:	699b      	ldr	r3, [r3, #24]
 800041e:	f003 0304 	and.w	r3, r3, #4
 8000422:	607b      	str	r3, [r7, #4]
 8000424:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000426:	4a46      	ldr	r2, [pc, #280]	; (8000540 <MX_GPIO_Init+0x168>)
 8000428:	4b45      	ldr	r3, [pc, #276]	; (8000540 <MX_GPIO_Init+0x168>)
 800042a:	699b      	ldr	r3, [r3, #24]
 800042c:	f043 0308 	orr.w	r3, r3, #8
 8000430:	6193      	str	r3, [r2, #24]
 8000432:	4b43      	ldr	r3, [pc, #268]	; (8000540 <MX_GPIO_Init+0x168>)
 8000434:	699b      	ldr	r3, [r3, #24]
 8000436:	f003 0308 	and.w	r3, r3, #8
 800043a:	603b      	str	r3, [r7, #0]
 800043c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|IR3_out_Pin, GPIO_PIN_RESET);
 800043e:	2200      	movs	r2, #0
 8000440:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 8000444:	483f      	ldr	r0, [pc, #252]	; (8000544 <MX_GPIO_Init+0x16c>)
 8000446:	f003 fcef 	bl	8003e28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR2_Pin|Trig_Sonar_Pin|IR1_out_Pin|IR4_out_Pin 
 800044a:	2200      	movs	r2, #0
 800044c:	f24d 4104 	movw	r1, #54276	; 0xd404
 8000450:	483d      	ldr	r0, [pc, #244]	; (8000548 <MX_GPIO_Init+0x170>)
 8000452:	f003 fce9 	bl	8003e28 <HAL_GPIO_WritePin>
                          |IR2_out_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, GPIO_PIN_RESET);
 8000456:	2200      	movs	r2, #0
 8000458:	f44f 7180 	mov.w	r1, #256	; 0x100
 800045c:	483b      	ldr	r0, [pc, #236]	; (800054c <MX_GPIO_Init+0x174>)
 800045e:	f003 fce3 	bl	8003e28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000462:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000466:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000468:	4b39      	ldr	r3, [pc, #228]	; (8000550 <MX_GPIO_Init+0x178>)
 800046a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800046c:	2300      	movs	r3, #0
 800046e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000470:	f107 0310 	add.w	r3, r7, #16
 8000474:	4619      	mov	r1, r3
 8000476:	4835      	ldr	r0, [pc, #212]	; (800054c <MX_GPIO_Init+0x174>)
 8000478:	f003 fb78 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC6 PC7 
                           PC9 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7 
 800047c:	f241 23c3 	movw	r3, #4803	; 0x12c3
 8000480:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_9|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000482:	2303      	movs	r3, #3
 8000484:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000486:	f107 0310 	add.w	r3, r7, #16
 800048a:	4619      	mov	r1, r3
 800048c:	482f      	ldr	r0, [pc, #188]	; (800054c <MX_GPIO_Init+0x174>)
 800048e:	f003 fb6d 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA6 
                           PA7 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6 
 8000492:	f240 63d3 	movw	r3, #1747	; 0x6d3
 8000496:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000498:	2303      	movs	r3, #3
 800049a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800049c:	f107 0310 	add.w	r3, r7, #16
 80004a0:	4619      	mov	r1, r3
 80004a2:	4828      	ldr	r0, [pc, #160]	; (8000544 <MX_GPIO_Init+0x16c>)
 80004a4:	f003 fb62 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80004a8:	230c      	movs	r3, #12
 80004aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004ac:	2302      	movs	r3, #2
 80004ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004b0:	2302      	movs	r3, #2
 80004b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004b4:	f107 0310 	add.w	r3, r7, #16
 80004b8:	4619      	mov	r1, r3
 80004ba:	4822      	ldr	r0, [pc, #136]	; (8000544 <MX_GPIO_Init+0x16c>)
 80004bc:	f003 fb56 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|IR3_out_Pin;
 80004c0:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 80004c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004c6:	2301      	movs	r3, #1
 80004c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004ca:	2302      	movs	r3, #2
 80004cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004ce:	f107 0310 	add.w	r3, r7, #16
 80004d2:	4619      	mov	r1, r3
 80004d4:	481b      	ldr	r0, [pc, #108]	; (8000544 <MX_GPIO_Init+0x16c>)
 80004d6:	f003 fb49 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB13 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_8|GPIO_PIN_9;
 80004da:	f242 3301 	movw	r3, #8961	; 0x2301
 80004de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004e0:	2303      	movs	r3, #3
 80004e2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004e4:	f107 0310 	add.w	r3, r7, #16
 80004e8:	4619      	mov	r1, r3
 80004ea:	4817      	ldr	r0, [pc, #92]	; (8000548 <MX_GPIO_Init+0x170>)
 80004ec:	f003 fb3e 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin 
                           PBPin */
  GPIO_InitStruct.Pin = DIR2_Pin|Trig_Sonar_Pin|IR1_out_Pin|IR4_out_Pin 
 80004f0:	f24d 4304 	movw	r3, #54276	; 0xd404
 80004f4:	613b      	str	r3, [r7, #16]
                          |IR2_out_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004f6:	2301      	movs	r3, #1
 80004f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004fa:	2302      	movs	r3, #2
 80004fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004fe:	f107 0310 	add.w	r3, r7, #16
 8000502:	4619      	mov	r1, r3
 8000504:	4810      	ldr	r0, [pc, #64]	; (8000548 <MX_GPIO_Init+0x170>)
 8000506:	f003 fb31 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DIR1_Pin;
 800050a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800050e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000510:	2301      	movs	r3, #1
 8000512:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000514:	2302      	movs	r3, #2
 8000516:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DIR1_GPIO_Port, &GPIO_InitStruct);
 8000518:	f107 0310 	add.w	r3, r7, #16
 800051c:	4619      	mov	r1, r3
 800051e:	480b      	ldr	r0, [pc, #44]	; (800054c <MX_GPIO_Init+0x174>)
 8000520:	f003 fb24 	bl	8003b6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000524:	2304      	movs	r3, #4
 8000526:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000528:	2303      	movs	r3, #3
 800052a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800052c:	f107 0310 	add.w	r3, r7, #16
 8000530:	4619      	mov	r1, r3
 8000532:	4808      	ldr	r0, [pc, #32]	; (8000554 <MX_GPIO_Init+0x17c>)
 8000534:	f003 fb1a 	bl	8003b6c <HAL_GPIO_Init>

}
 8000538:	bf00      	nop
 800053a:	3720      	adds	r7, #32
 800053c:	46bd      	mov	sp, r7
 800053e:	bd80      	pop	{r7, pc}
 8000540:	40021000 	.word	0x40021000
 8000544:	40010800 	.word	0x40010800
 8000548:	40010c00 	.word	0x40010c00
 800054c:	40011000 	.word	0x40011000
 8000550:	10210000 	.word	0x10210000
 8000554:	40011400 	.word	0x40011400

08000558 <main>:
/**
 * @brief  The application entry point.
 *
 * @retval None
 */
int main(void) {
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800055c:	f002 f8e8 	bl	8002730 <HAL_Init>

	/* USER CODE BEGIN Init */
	Dist_Obst = 0;
 8000560:	4b27      	ldr	r3, [pc, #156]	; (8000600 <main+0xa8>)
 8000562:	2200      	movs	r2, #0
 8000564:	601a      	str	r2, [r3, #0]
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000566:	f000 f861 	bl	800062c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800056a:	f7ff ff35 	bl	80003d8 <MX_GPIO_Init>
	MX_DMA_Init();
 800056e:	f7ff ff15 	bl	800039c <MX_DMA_Init>
	MX_ADC1_Init();
 8000572:	f7ff fe11 	bl	8000198 <MX_ADC1_Init>
	MX_TIM2_Init();
 8000576:	f001 fe0d 	bl	8002194 <MX_TIM2_Init>
	MX_TIM3_Init();
 800057a:	f001 fe85 	bl	8002288 <MX_TIM3_Init>
	MX_TIM4_Init();
 800057e:	f001 fed3 	bl	8002328 <MX_TIM4_Init>
	MX_USART3_UART_Init();
 8000582:	f002 f825 	bl	80025d0 <MX_USART3_UART_Init>
	MX_TIM1_Init();
 8000586:	f001 fd2b 	bl	8001fe0 <MX_TIM1_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 800058a:	f000 f8b1 	bl	80006f0 <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */
	HAL_SuspendTick(); // suppresion des Tick interrupt pour le mode sleep.
 800058e:	f002 f931 	bl	80027f4 <HAL_SuspendTick>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);  // Start PWM motor
 8000592:	210c      	movs	r1, #12
 8000594:	481b      	ldr	r0, [pc, #108]	; (8000604 <main+0xac>)
 8000596:	f004 f9cd 	bl	8004934 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800059a:	2100      	movs	r1, #0
 800059c:	4819      	ldr	r0, [pc, #100]	; (8000604 <main+0xac>)
 800059e:	f004 f9c9 	bl	8004934 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);	//Start Servo
 80005a2:	210c      	movs	r1, #12
 80005a4:	4818      	ldr	r0, [pc, #96]	; (8000608 <main+0xb0>)
 80005a6:	f004 f9c5 	bl	8004934 <HAL_TIM_PWM_Start>
	CMDE = STOP;
 80005aa:	4b18      	ldr	r3, [pc, #96]	; (800060c <main+0xb4>)
 80005ac:	2201      	movs	r2, #1
 80005ae:	701a      	strb	r2, [r3, #0]
	New_CMDE = 1;
 80005b0:	4b17      	ldr	r3, [pc, #92]	; (8000610 <main+0xb8>)
 80005b2:	2201      	movs	r2, #1
 80005b4:	701a      	strb	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(&htim2);  // Start IT sur font montant PWM
 80005b6:	4813      	ldr	r0, [pc, #76]	; (8000604 <main+0xac>)
 80005b8:	f004 f96d 	bl	8004896 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80005bc:	2118      	movs	r1, #24
 80005be:	4815      	ldr	r0, [pc, #84]	; (8000614 <main+0xbc>)
 80005c0:	f004 fb56 	bl	8004c70 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80005c4:	2118      	movs	r1, #24
 80005c6:	4814      	ldr	r0, [pc, #80]	; (8000618 <main+0xc0>)
 80005c8:	f004 fb52 	bl	8004c70 <HAL_TIM_Encoder_Start>
	HAL_UART_Receive_IT(&huart3, &BLUE_RX, 1);
 80005cc:	2201      	movs	r2, #1
 80005ce:	4913      	ldr	r1, [pc, #76]	; (800061c <main+0xc4>)
 80005d0:	4813      	ldr	r0, [pc, #76]	; (8000620 <main+0xc8>)
 80005d2:	f005 fcde 	bl	8005f92 <HAL_UART_Receive_IT>
	HAL_ADC_Start_IT(&hadc1);
 80005d6:	4813      	ldr	r0, [pc, #76]	; (8000624 <main+0xcc>)
 80005d8:	f002 f9f2 	bl	80029c0 <HAL_ADC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_2);
 80005dc:	2104      	movs	r1, #4
 80005de:	480a      	ldr	r0, [pc, #40]	; (8000608 <main+0xb0>)
 80005e0:	f004 fa50 	bl	8004a84 <HAL_TIM_IC_Start_IT>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 80005e4:	2201      	movs	r2, #1
 80005e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005ea:	480f      	ldr	r0, [pc, #60]	; (8000628 <main+0xd0>)
 80005ec:	f003 fc1c 	bl	8003e28 <HAL_GPIO_WritePin>
	Direction_Sonar(POS_X);
 80005f0:	2000      	movs	r0, #0
 80005f2:	f000 f899 	bl	8000728 <Direction_Sonar>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		Gestion_Commandes();
 80005f6:	f000 f8c3 	bl	8000780 <Gestion_Commandes>
		controle();
 80005fa:	f000 ff61 	bl	80014c0 <controle>
		Gestion_Commandes();
 80005fe:	e7fa      	b.n	80005f6 <main+0x9e>
 8000600:	20000104 	.word	0x20000104
 8000604:	20000224 	.word	0x20000224
 8000608:	200001e4 	.word	0x200001e4
 800060c:	20000100 	.word	0x20000100
 8000610:	20000040 	.word	0x20000040
 8000614:	200001a4 	.word	0x200001a4
 8000618:	20000164 	.word	0x20000164
 800061c:	20000154 	.word	0x20000154
 8000620:	20000264 	.word	0x20000264
 8000624:	2000008c 	.word	0x2000008c
 8000628:	40010c00 	.word	0x40010c00

0800062c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800062c:	b580      	push	{r7, lr}
 800062e:	b094      	sub	sp, #80	; 0x50
 8000630:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInit;

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000632:	2302      	movs	r3, #2
 8000634:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000636:	2301      	movs	r3, #1
 8000638:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.HSICalibrationValue = 16;
 800063a:	2310      	movs	r3, #16
 800063c:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800063e:	2302      	movs	r3, #2
 8000640:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000642:	2300      	movs	r3, #0
 8000644:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000646:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800064a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800064c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000650:	4618      	mov	r0, r3
 8000652:	f003 fc35 	bl	8003ec0 <HAL_RCC_OscConfig>
 8000656:	4603      	mov	r3, r0
 8000658:	2b00      	cmp	r3, #0
 800065a:	d003      	beq.n	8000664 <SystemClock_Config+0x38>
		_Error_Handler(__FILE__, __LINE__);
 800065c:	21fe      	movs	r1, #254	; 0xfe
 800065e:	4822      	ldr	r0, [pc, #136]	; (80006e8 <SystemClock_Config+0xbc>)
 8000660:	f001 fc24 	bl	8001eac <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000664:	230f      	movs	r3, #15
 8000666:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000668:	2302      	movs	r3, #2
 800066a:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066c:	2300      	movs	r3, #0
 800066e:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000670:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000674:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000676:	2300      	movs	r3, #0
 8000678:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800067a:	f107 0314 	add.w	r3, r7, #20
 800067e:	2102      	movs	r1, #2
 8000680:	4618      	mov	r0, r3
 8000682:	f003 fe81 	bl	8004388 <HAL_RCC_ClockConfig>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d004      	beq.n	8000696 <SystemClock_Config+0x6a>
		_Error_Handler(__FILE__, __LINE__);
 800068c:	f240 110b 	movw	r1, #267	; 0x10b
 8000690:	4815      	ldr	r0, [pc, #84]	; (80006e8 <SystemClock_Config+0xbc>)
 8000692:	f001 fc0b 	bl	8001eac <_Error_Handler>
	}

	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000696:	2302      	movs	r3, #2
 8000698:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 800069a:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800069e:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80006a0:	1d3b      	adds	r3, r7, #4
 80006a2:	4618      	mov	r0, r3
 80006a4:	f004 f816 	bl	80046d4 <HAL_RCCEx_PeriphCLKConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d004      	beq.n	80006b8 <SystemClock_Config+0x8c>
		_Error_Handler(__FILE__, __LINE__);
 80006ae:	f240 1111 	movw	r1, #273	; 0x111
 80006b2:	480d      	ldr	r0, [pc, #52]	; (80006e8 <SystemClock_Config+0xbc>)
 80006b4:	f001 fbfa 	bl	8001eac <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 80006b8:	f003 ffbc 	bl	8004634 <HAL_RCC_GetHCLKFreq>
 80006bc:	4602      	mov	r2, r0
 80006be:	4b0b      	ldr	r3, [pc, #44]	; (80006ec <SystemClock_Config+0xc0>)
 80006c0:	fba3 2302 	umull	r2, r3, r3, r2
 80006c4:	099b      	lsrs	r3, r3, #6
 80006c6:	4618      	mov	r0, r3
 80006c8:	f002 ff6d 	bl	80035a6 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80006cc:	2004      	movs	r0, #4
 80006ce:	f002 ff77 	bl	80035c0 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80006d2:	2200      	movs	r2, #0
 80006d4:	2100      	movs	r1, #0
 80006d6:	f04f 30ff 	mov.w	r0, #4294967295
 80006da:	f002 ff3a 	bl	8003552 <HAL_NVIC_SetPriority>
}
 80006de:	bf00      	nop
 80006e0:	3750      	adds	r7, #80	; 0x50
 80006e2:	46bd      	mov	sp, r7
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	08006738 	.word	0x08006738
 80006ec:	10624dd3 	.word	0x10624dd3

080006f0 <MX_NVIC_Init>:

/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void) {
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
	/* EXTI15_10_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80006f4:	2200      	movs	r2, #0
 80006f6:	2100      	movs	r1, #0
 80006f8:	2028      	movs	r0, #40	; 0x28
 80006fa:	f002 ff2a 	bl	8003552 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80006fe:	2028      	movs	r0, #40	; 0x28
 8000700:	f002 ff43 	bl	800358a <HAL_NVIC_EnableIRQ>
	/* USART3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000704:	2200      	movs	r2, #0
 8000706:	2100      	movs	r1, #0
 8000708:	2027      	movs	r0, #39	; 0x27
 800070a:	f002 ff22 	bl	8003552 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART3_IRQn);
 800070e:	2027      	movs	r0, #39	; 0x27
 8000710:	f002 ff3b 	bl	800358a <HAL_NVIC_EnableIRQ>
	/* ADC1_2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000714:	2200      	movs	r2, #0
 8000716:	2100      	movs	r1, #0
 8000718:	2012      	movs	r0, #18
 800071a:	f002 ff1a 	bl	8003552 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800071e:	2012      	movs	r0, #18
 8000720:	f002 ff33 	bl	800358a <HAL_NVIC_EnableIRQ>
}
 8000724:	bf00      	nop
 8000726:	bd80      	pop	{r7, pc}

08000728 <Direction_Sonar>:

/* USER CODE BEGIN 4 */
void Direction_Sonar(enum DIRECTION direction) {
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	4603      	mov	r3, r0
 8000730:	71fb      	strb	r3, [r7, #7]
	switch (direction) {
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2b01      	cmp	r3, #1
 8000736:	d00c      	beq.n	8000752 <Direction_Sonar+0x2a>
 8000738:	2b02      	cmp	r3, #2
 800073a:	d012      	beq.n	8000762 <Direction_Sonar+0x3a>
 800073c:	2b00      	cmp	r3, #0
 800073e:	d000      	beq.n	8000742 <Direction_Sonar+0x1a>
		break;
	case POS_Z:
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 4100);
		break;
	}
}
 8000740:	e017      	b.n	8000772 <Direction_Sonar+0x4a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 2300);
 8000742:	4b0e      	ldr	r3, [pc, #56]	; (800077c <Direction_Sonar+0x54>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	3334      	adds	r3, #52	; 0x34
 8000748:	330c      	adds	r3, #12
 800074a:	f640 02fc 	movw	r2, #2300	; 0x8fc
 800074e:	601a      	str	r2, [r3, #0]
		break;
 8000750:	e00f      	b.n	8000772 <Direction_Sonar+0x4a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 795);
 8000752:	4b0a      	ldr	r3, [pc, #40]	; (800077c <Direction_Sonar+0x54>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	3334      	adds	r3, #52	; 0x34
 8000758:	330c      	adds	r3, #12
 800075a:	f240 321b 	movw	r2, #795	; 0x31b
 800075e:	601a      	str	r2, [r3, #0]
		break;
 8000760:	e007      	b.n	8000772 <Direction_Sonar+0x4a>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 4100);
 8000762:	4b06      	ldr	r3, [pc, #24]	; (800077c <Direction_Sonar+0x54>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	3334      	adds	r3, #52	; 0x34
 8000768:	330c      	adds	r3, #12
 800076a:	f241 0204 	movw	r2, #4100	; 0x1004
 800076e:	601a      	str	r2, [r3, #0]
		break;
 8000770:	bf00      	nop
}
 8000772:	bf00      	nop
 8000774:	370c      	adds	r7, #12
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr
 800077c:	200001e4 	.word	0x200001e4

08000780 <Gestion_Commandes>:

void Gestion_Commandes(void) {
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
	static enum GST_CMDE_ETAT Etat = VEILLE;

	if (New_CMDE) {
 8000784:	4ba5      	ldr	r3, [pc, #660]	; (8000a1c <Gestion_Commandes+0x29c>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	b2db      	uxtb	r3, r3
 800078a:	2b00      	cmp	r3, #0
 800078c:	f000 8514 	beq.w	80011b8 <Gestion_Commandes+0xa38>
		New_CMDE = 0;
 8000790:	4ba2      	ldr	r3, [pc, #648]	; (8000a1c <Gestion_Commandes+0x29c>)
 8000792:	2200      	movs	r2, #0
 8000794:	701a      	strb	r2, [r3, #0]
		switch (CMDE) {
 8000796:	4ba2      	ldr	r3, [pc, #648]	; (8000a20 <Gestion_Commandes+0x2a0>)
 8000798:	781b      	ldrb	r3, [r3, #0]
 800079a:	b2db      	uxtb	r3, r3
 800079c:	2b08      	cmp	r3, #8
 800079e:	f200 850b 	bhi.w	80011b8 <Gestion_Commandes+0xa38>
 80007a2:	a201      	add	r2, pc, #4	; (adr r2, 80007a8 <Gestion_Commandes+0x28>)
 80007a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007a8:	080007eb 	.word	0x080007eb
 80007ac:	080007cd 	.word	0x080007cd
 80007b0:	080007fb 	.word	0x080007fb
 80007b4:	08000a67 	.word	0x08000a67
 80007b8:	08000cc9 	.word	0x08000cc9
 80007bc:	08000f11 	.word	0x08000f11
 80007c0:	08001173 	.word	0x08001173
 80007c4:	08001189 	.word	0x08001189
 80007c8:	08001199 	.word	0x08001199
		case STOP: {
			_CVitD = _CVitG = 0;
 80007cc:	4b95      	ldr	r3, [pc, #596]	; (8000a24 <Gestion_Commandes+0x2a4>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	801a      	strh	r2, [r3, #0]
 80007d2:	4b94      	ldr	r3, [pc, #592]	; (8000a24 <Gestion_Commandes+0x2a4>)
 80007d4:	881a      	ldrh	r2, [r3, #0]
 80007d6:	4b94      	ldr	r3, [pc, #592]	; (8000a28 <Gestion_Commandes+0x2a8>)
 80007d8:	801a      	strh	r2, [r3, #0]
			// Mise en sommeil: STOP mode , réveil via IT BP1
			Etat = VEILLE;
 80007da:	4b94      	ldr	r3, [pc, #592]	; (8000a2c <Gestion_Commandes+0x2ac>)
 80007dc:	2200      	movs	r2, #0
 80007de:	701a      	strb	r2, [r3, #0]
			Mode = SLEEP;
 80007e0:	4b93      	ldr	r3, [pc, #588]	; (8000a30 <Gestion_Commandes+0x2b0>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	701a      	strb	r2, [r3, #0]

			break;
 80007e6:	f000 bce7 	b.w	80011b8 <Gestion_Commandes+0xa38>
		}
		case START: {
			// réveil sytème grace à l'IT BP1
			Etat = ARRET;
 80007ea:	4b90      	ldr	r3, [pc, #576]	; (8000a2c <Gestion_Commandes+0x2ac>)
 80007ec:	2201      	movs	r2, #1
 80007ee:	701a      	strb	r2, [r3, #0]
			Mode = SLEEP;
 80007f0:	4b8f      	ldr	r3, [pc, #572]	; (8000a30 <Gestion_Commandes+0x2b0>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	701a      	strb	r2, [r3, #0]

			break;
 80007f6:	f000 bcdf 	b.w	80011b8 <Gestion_Commandes+0xa38>
		}
		case AVANT: {
			switch (Etat) {
 80007fa:	4b8c      	ldr	r3, [pc, #560]	; (8000a2c <Gestion_Commandes+0x2ac>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	2b0d      	cmp	r3, #13
 8000800:	f200 812f 	bhi.w	8000a62 <Gestion_Commandes+0x2e2>
 8000804:	a201      	add	r2, pc, #4	; (adr r2, 800080c <Gestion_Commandes+0x8c>)
 8000806:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800080a:	bf00      	nop
 800080c:	08000845 	.word	0x08000845
 8000810:	08000853 	.word	0x08000853
 8000814:	08000879 	.word	0x08000879
 8000818:	0800089f 	.word	0x0800089f
 800081c:	080008c5 	.word	0x080008c5
 8000820:	080008eb 	.word	0x080008eb
 8000824:	08000911 	.word	0x08000911
 8000828:	08000937 	.word	0x08000937
 800082c:	0800095d 	.word	0x0800095d
 8000830:	08000983 	.word	0x08000983
 8000834:	080009a9 	.word	0x080009a9
 8000838:	080009cf 	.word	0x080009cf
 800083c:	080009f5 	.word	0x080009f5
 8000840:	08000a3d 	.word	0x08000a3d
			case VEILLE: {
				Etat = VEILLE;
 8000844:	4b79      	ldr	r3, [pc, #484]	; (8000a2c <Gestion_Commandes+0x2ac>)
 8000846:	2200      	movs	r2, #0
 8000848:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 800084a:	4b79      	ldr	r3, [pc, #484]	; (8000a30 <Gestion_Commandes+0x2b0>)
 800084c:	2200      	movs	r2, #0
 800084e:	701a      	strb	r2, [r3, #0]
				break;
 8000850:	e108      	b.n	8000a64 <Gestion_Commandes+0x2e4>
			}
			case ARRET: {
				_DirG = AVANCE;
 8000852:	4b78      	ldr	r3, [pc, #480]	; (8000a34 <Gestion_Commandes+0x2b4>)
 8000854:	2201      	movs	r2, #1
 8000856:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000858:	4b77      	ldr	r3, [pc, #476]	; (8000a38 <Gestion_Commandes+0x2b8>)
 800085a:	2201      	movs	r2, #1
 800085c:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 800085e:	4b71      	ldr	r3, [pc, #452]	; (8000a24 <Gestion_Commandes+0x2a4>)
 8000860:	2226      	movs	r2, #38	; 0x26
 8000862:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000864:	4b70      	ldr	r3, [pc, #448]	; (8000a28 <Gestion_Commandes+0x2a8>)
 8000866:	2226      	movs	r2, #38	; 0x26
 8000868:	801a      	strh	r2, [r3, #0]
				Etat = AV1;
 800086a:	4b70      	ldr	r3, [pc, #448]	; (8000a2c <Gestion_Commandes+0x2ac>)
 800086c:	2202      	movs	r2, #2
 800086e:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000870:	4b6f      	ldr	r3, [pc, #444]	; (8000a30 <Gestion_Commandes+0x2b0>)
 8000872:	2201      	movs	r2, #1
 8000874:	701a      	strb	r2, [r3, #0]
				break;
 8000876:	e0f5      	b.n	8000a64 <Gestion_Commandes+0x2e4>
			}
			case AV1: {
				_DirG = AVANCE;
 8000878:	4b6e      	ldr	r3, [pc, #440]	; (8000a34 <Gestion_Commandes+0x2b4>)
 800087a:	2201      	movs	r2, #1
 800087c:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 800087e:	4b6e      	ldr	r3, [pc, #440]	; (8000a38 <Gestion_Commandes+0x2b8>)
 8000880:	2201      	movs	r2, #1
 8000882:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000884:	4b67      	ldr	r3, [pc, #412]	; (8000a24 <Gestion_Commandes+0x2a4>)
 8000886:	2238      	movs	r2, #56	; 0x38
 8000888:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 800088a:	4b67      	ldr	r3, [pc, #412]	; (8000a28 <Gestion_Commandes+0x2a8>)
 800088c:	2238      	movs	r2, #56	; 0x38
 800088e:	801a      	strh	r2, [r3, #0]
				Etat = AV2;
 8000890:	4b66      	ldr	r3, [pc, #408]	; (8000a2c <Gestion_Commandes+0x2ac>)
 8000892:	2203      	movs	r2, #3
 8000894:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000896:	4b66      	ldr	r3, [pc, #408]	; (8000a30 <Gestion_Commandes+0x2b0>)
 8000898:	2201      	movs	r2, #1
 800089a:	701a      	strb	r2, [r3, #0]
				break;
 800089c:	e0e2      	b.n	8000a64 <Gestion_Commandes+0x2e4>
			}
			case AV2: {
				_DirG = AVANCE;
 800089e:	4b65      	ldr	r3, [pc, #404]	; (8000a34 <Gestion_Commandes+0x2b4>)
 80008a0:	2201      	movs	r2, #1
 80008a2:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80008a4:	4b64      	ldr	r3, [pc, #400]	; (8000a38 <Gestion_Commandes+0x2b8>)
 80008a6:	2201      	movs	r2, #1
 80008a8:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 80008aa:	4b5e      	ldr	r3, [pc, #376]	; (8000a24 <Gestion_Commandes+0x2a4>)
 80008ac:	224c      	movs	r2, #76	; 0x4c
 80008ae:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 80008b0:	4b5d      	ldr	r3, [pc, #372]	; (8000a28 <Gestion_Commandes+0x2a8>)
 80008b2:	224c      	movs	r2, #76	; 0x4c
 80008b4:	801a      	strh	r2, [r3, #0]
				Etat = AV3;
 80008b6:	4b5d      	ldr	r3, [pc, #372]	; (8000a2c <Gestion_Commandes+0x2ac>)
 80008b8:	2204      	movs	r2, #4
 80008ba:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80008bc:	4b5c      	ldr	r3, [pc, #368]	; (8000a30 <Gestion_Commandes+0x2b0>)
 80008be:	2201      	movs	r2, #1
 80008c0:	701a      	strb	r2, [r3, #0]
				break;
 80008c2:	e0cf      	b.n	8000a64 <Gestion_Commandes+0x2e4>
			}
			case AV3: {
				_DirG = AVANCE;
 80008c4:	4b5b      	ldr	r3, [pc, #364]	; (8000a34 <Gestion_Commandes+0x2b4>)
 80008c6:	2201      	movs	r2, #1
 80008c8:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80008ca:	4b5b      	ldr	r3, [pc, #364]	; (8000a38 <Gestion_Commandes+0x2b8>)
 80008cc:	2201      	movs	r2, #1
 80008ce:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 80008d0:	4b54      	ldr	r3, [pc, #336]	; (8000a24 <Gestion_Commandes+0x2a4>)
 80008d2:	224c      	movs	r2, #76	; 0x4c
 80008d4:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 80008d6:	4b54      	ldr	r3, [pc, #336]	; (8000a28 <Gestion_Commandes+0x2a8>)
 80008d8:	224c      	movs	r2, #76	; 0x4c
 80008da:	801a      	strh	r2, [r3, #0]
				Etat = AV3;
 80008dc:	4b53      	ldr	r3, [pc, #332]	; (8000a2c <Gestion_Commandes+0x2ac>)
 80008de:	2204      	movs	r2, #4
 80008e0:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80008e2:	4b53      	ldr	r3, [pc, #332]	; (8000a30 <Gestion_Commandes+0x2b0>)
 80008e4:	2201      	movs	r2, #1
 80008e6:	701a      	strb	r2, [r3, #0]
				break;
 80008e8:	e0bc      	b.n	8000a64 <Gestion_Commandes+0x2e4>
			}
			case RV1: {
				_DirG = RECULE;
 80008ea:	4b52      	ldr	r3, [pc, #328]	; (8000a34 <Gestion_Commandes+0x2b4>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 80008f0:	4b51      	ldr	r3, [pc, #324]	; (8000a38 <Gestion_Commandes+0x2b8>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 80008f6:	4b4b      	ldr	r3, [pc, #300]	; (8000a24 <Gestion_Commandes+0x2a4>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 80008fc:	4b4a      	ldr	r3, [pc, #296]	; (8000a28 <Gestion_Commandes+0x2a8>)
 80008fe:	2200      	movs	r2, #0
 8000900:	801a      	strh	r2, [r3, #0]
				Etat = ARRET;
 8000902:	4b4a      	ldr	r3, [pc, #296]	; (8000a2c <Gestion_Commandes+0x2ac>)
 8000904:	2201      	movs	r2, #1
 8000906:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000908:	4b49      	ldr	r3, [pc, #292]	; (8000a30 <Gestion_Commandes+0x2b0>)
 800090a:	2200      	movs	r2, #0
 800090c:	701a      	strb	r2, [r3, #0]

				break;
 800090e:	e0a9      	b.n	8000a64 <Gestion_Commandes+0x2e4>
			}
			case RV2: {
				_DirG = RECULE;
 8000910:	4b48      	ldr	r3, [pc, #288]	; (8000a34 <Gestion_Commandes+0x2b4>)
 8000912:	2200      	movs	r2, #0
 8000914:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000916:	4b48      	ldr	r3, [pc, #288]	; (8000a38 <Gestion_Commandes+0x2b8>)
 8000918:	2200      	movs	r2, #0
 800091a:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 800091c:	4b41      	ldr	r3, [pc, #260]	; (8000a24 <Gestion_Commandes+0x2a4>)
 800091e:	2226      	movs	r2, #38	; 0x26
 8000920:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000922:	4b41      	ldr	r3, [pc, #260]	; (8000a28 <Gestion_Commandes+0x2a8>)
 8000924:	2226      	movs	r2, #38	; 0x26
 8000926:	801a      	strh	r2, [r3, #0]
				Etat = RV1;
 8000928:	4b40      	ldr	r3, [pc, #256]	; (8000a2c <Gestion_Commandes+0x2ac>)
 800092a:	2205      	movs	r2, #5
 800092c:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 800092e:	4b40      	ldr	r3, [pc, #256]	; (8000a30 <Gestion_Commandes+0x2b0>)
 8000930:	2201      	movs	r2, #1
 8000932:	701a      	strb	r2, [r3, #0]
				break;
 8000934:	e096      	b.n	8000a64 <Gestion_Commandes+0x2e4>
			}
			case RV3: {
				_DirG = RECULE;
 8000936:	4b3f      	ldr	r3, [pc, #252]	; (8000a34 <Gestion_Commandes+0x2b4>)
 8000938:	2200      	movs	r2, #0
 800093a:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 800093c:	4b3e      	ldr	r3, [pc, #248]	; (8000a38 <Gestion_Commandes+0x2b8>)
 800093e:	2200      	movs	r2, #0
 8000940:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000942:	4b38      	ldr	r3, [pc, #224]	; (8000a24 <Gestion_Commandes+0x2a4>)
 8000944:	2238      	movs	r2, #56	; 0x38
 8000946:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000948:	4b37      	ldr	r3, [pc, #220]	; (8000a28 <Gestion_Commandes+0x2a8>)
 800094a:	2238      	movs	r2, #56	; 0x38
 800094c:	801a      	strh	r2, [r3, #0]
				Etat = RV2;
 800094e:	4b37      	ldr	r3, [pc, #220]	; (8000a2c <Gestion_Commandes+0x2ac>)
 8000950:	2206      	movs	r2, #6
 8000952:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000954:	4b36      	ldr	r3, [pc, #216]	; (8000a30 <Gestion_Commandes+0x2b0>)
 8000956:	2201      	movs	r2, #1
 8000958:	701a      	strb	r2, [r3, #0]
				break;
 800095a:	e083      	b.n	8000a64 <Gestion_Commandes+0x2e4>
			}
			case DV1: {
				_DirG = AVANCE;
 800095c:	4b35      	ldr	r3, [pc, #212]	; (8000a34 <Gestion_Commandes+0x2b4>)
 800095e:	2201      	movs	r2, #1
 8000960:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000962:	4b35      	ldr	r3, [pc, #212]	; (8000a38 <Gestion_Commandes+0x2b8>)
 8000964:	2201      	movs	r2, #1
 8000966:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000968:	4b2e      	ldr	r3, [pc, #184]	; (8000a24 <Gestion_Commandes+0x2a4>)
 800096a:	2226      	movs	r2, #38	; 0x26
 800096c:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 800096e:	4b2e      	ldr	r3, [pc, #184]	; (8000a28 <Gestion_Commandes+0x2a8>)
 8000970:	2226      	movs	r2, #38	; 0x26
 8000972:	801a      	strh	r2, [r3, #0]
				Etat = AV1;
 8000974:	4b2d      	ldr	r3, [pc, #180]	; (8000a2c <Gestion_Commandes+0x2ac>)
 8000976:	2202      	movs	r2, #2
 8000978:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 800097a:	4b2d      	ldr	r3, [pc, #180]	; (8000a30 <Gestion_Commandes+0x2b0>)
 800097c:	2201      	movs	r2, #1
 800097e:	701a      	strb	r2, [r3, #0]
				break;
 8000980:	e070      	b.n	8000a64 <Gestion_Commandes+0x2e4>
			}
			case DV2: {
				_DirG = AVANCE;
 8000982:	4b2c      	ldr	r3, [pc, #176]	; (8000a34 <Gestion_Commandes+0x2b4>)
 8000984:	2201      	movs	r2, #1
 8000986:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000988:	4b2b      	ldr	r3, [pc, #172]	; (8000a38 <Gestion_Commandes+0x2b8>)
 800098a:	2201      	movs	r2, #1
 800098c:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 800098e:	4b25      	ldr	r3, [pc, #148]	; (8000a24 <Gestion_Commandes+0x2a4>)
 8000990:	2238      	movs	r2, #56	; 0x38
 8000992:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000994:	4b24      	ldr	r3, [pc, #144]	; (8000a28 <Gestion_Commandes+0x2a8>)
 8000996:	2238      	movs	r2, #56	; 0x38
 8000998:	801a      	strh	r2, [r3, #0]
				Etat = AV2;
 800099a:	4b24      	ldr	r3, [pc, #144]	; (8000a2c <Gestion_Commandes+0x2ac>)
 800099c:	2203      	movs	r2, #3
 800099e:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80009a0:	4b23      	ldr	r3, [pc, #140]	; (8000a30 <Gestion_Commandes+0x2b0>)
 80009a2:	2201      	movs	r2, #1
 80009a4:	701a      	strb	r2, [r3, #0]
				break;
 80009a6:	e05d      	b.n	8000a64 <Gestion_Commandes+0x2e4>
			}
			case DV3: {
				_DirG = AVANCE;
 80009a8:	4b22      	ldr	r3, [pc, #136]	; (8000a34 <Gestion_Commandes+0x2b4>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80009ae:	4b22      	ldr	r3, [pc, #136]	; (8000a38 <Gestion_Commandes+0x2b8>)
 80009b0:	2201      	movs	r2, #1
 80009b2:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 80009b4:	4b1b      	ldr	r3, [pc, #108]	; (8000a24 <Gestion_Commandes+0x2a4>)
 80009b6:	224c      	movs	r2, #76	; 0x4c
 80009b8:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 80009ba:	4b1b      	ldr	r3, [pc, #108]	; (8000a28 <Gestion_Commandes+0x2a8>)
 80009bc:	224c      	movs	r2, #76	; 0x4c
 80009be:	801a      	strh	r2, [r3, #0]
				Etat = AV3;
 80009c0:	4b1a      	ldr	r3, [pc, #104]	; (8000a2c <Gestion_Commandes+0x2ac>)
 80009c2:	2204      	movs	r2, #4
 80009c4:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80009c6:	4b1a      	ldr	r3, [pc, #104]	; (8000a30 <Gestion_Commandes+0x2b0>)
 80009c8:	2201      	movs	r2, #1
 80009ca:	701a      	strb	r2, [r3, #0]
				break;
 80009cc:	e04a      	b.n	8000a64 <Gestion_Commandes+0x2e4>
			}
			case GV1: {
				_DirG = AVANCE;
 80009ce:	4b19      	ldr	r3, [pc, #100]	; (8000a34 <Gestion_Commandes+0x2b4>)
 80009d0:	2201      	movs	r2, #1
 80009d2:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80009d4:	4b18      	ldr	r3, [pc, #96]	; (8000a38 <Gestion_Commandes+0x2b8>)
 80009d6:	2201      	movs	r2, #1
 80009d8:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 80009da:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <Gestion_Commandes+0x2a4>)
 80009dc:	2226      	movs	r2, #38	; 0x26
 80009de:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 80009e0:	4b11      	ldr	r3, [pc, #68]	; (8000a28 <Gestion_Commandes+0x2a8>)
 80009e2:	2226      	movs	r2, #38	; 0x26
 80009e4:	801a      	strh	r2, [r3, #0]
				Etat = AV2;
 80009e6:	4b11      	ldr	r3, [pc, #68]	; (8000a2c <Gestion_Commandes+0x2ac>)
 80009e8:	2203      	movs	r2, #3
 80009ea:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80009ec:	4b10      	ldr	r3, [pc, #64]	; (8000a30 <Gestion_Commandes+0x2b0>)
 80009ee:	2201      	movs	r2, #1
 80009f0:	701a      	strb	r2, [r3, #0]
				break;
 80009f2:	e037      	b.n	8000a64 <Gestion_Commandes+0x2e4>
			}
			case GV2: {
				_DirG = AVANCE;
 80009f4:	4b0f      	ldr	r3, [pc, #60]	; (8000a34 <Gestion_Commandes+0x2b4>)
 80009f6:	2201      	movs	r2, #1
 80009f8:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 80009fa:	4b0f      	ldr	r3, [pc, #60]	; (8000a38 <Gestion_Commandes+0x2b8>)
 80009fc:	2201      	movs	r2, #1
 80009fe:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000a00:	4b08      	ldr	r3, [pc, #32]	; (8000a24 <Gestion_Commandes+0x2a4>)
 8000a02:	2238      	movs	r2, #56	; 0x38
 8000a04:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000a06:	4b08      	ldr	r3, [pc, #32]	; (8000a28 <Gestion_Commandes+0x2a8>)
 8000a08:	2238      	movs	r2, #56	; 0x38
 8000a0a:	801a      	strh	r2, [r3, #0]
				Etat = AV2;
 8000a0c:	4b07      	ldr	r3, [pc, #28]	; (8000a2c <Gestion_Commandes+0x2ac>)
 8000a0e:	2203      	movs	r2, #3
 8000a10:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000a12:	4b07      	ldr	r3, [pc, #28]	; (8000a30 <Gestion_Commandes+0x2b0>)
 8000a14:	2201      	movs	r2, #1
 8000a16:	701a      	strb	r2, [r3, #0]
				break;
 8000a18:	e024      	b.n	8000a64 <Gestion_Commandes+0x2e4>
 8000a1a:	bf00      	nop
 8000a1c:	20000040 	.word	0x20000040
 8000a20:	20000100 	.word	0x20000100
 8000a24:	2000004e 	.word	0x2000004e
 8000a28:	2000004c 	.word	0x2000004c
 8000a2c:	20000060 	.word	0x20000060
 8000a30:	20000119 	.word	0x20000119
 8000a34:	20000128 	.word	0x20000128
 8000a38:	20000108 	.word	0x20000108
			}
			case GV3: {
				_DirG = AVANCE;
 8000a3c:	4b9c      	ldr	r3, [pc, #624]	; (8000cb0 <Gestion_Commandes+0x530>)
 8000a3e:	2201      	movs	r2, #1
 8000a40:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000a42:	4b9c      	ldr	r3, [pc, #624]	; (8000cb4 <Gestion_Commandes+0x534>)
 8000a44:	2201      	movs	r2, #1
 8000a46:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000a48:	4b9b      	ldr	r3, [pc, #620]	; (8000cb8 <Gestion_Commandes+0x538>)
 8000a4a:	224c      	movs	r2, #76	; 0x4c
 8000a4c:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000a4e:	4b9b      	ldr	r3, [pc, #620]	; (8000cbc <Gestion_Commandes+0x53c>)
 8000a50:	224c      	movs	r2, #76	; 0x4c
 8000a52:	801a      	strh	r2, [r3, #0]
				Etat = AV3;
 8000a54:	4b9a      	ldr	r3, [pc, #616]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000a56:	2204      	movs	r2, #4
 8000a58:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000a5a:	4b9a      	ldr	r3, [pc, #616]	; (8000cc4 <Gestion_Commandes+0x544>)
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	701a      	strb	r2, [r3, #0]
				break;
 8000a60:	e000      	b.n	8000a64 <Gestion_Commandes+0x2e4>
			}
			default:
				break;
 8000a62:	bf00      	nop
			}
			break;
 8000a64:	e3a8      	b.n	80011b8 <Gestion_Commandes+0xa38>
		}
		case ARRIERE: {
			switch (Etat) {
 8000a66:	4b96      	ldr	r3, [pc, #600]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	2b0d      	cmp	r3, #13
 8000a6c:	f200 811e 	bhi.w	8000cac <Gestion_Commandes+0x52c>
 8000a70:	a201      	add	r2, pc, #4	; (adr r2, 8000a78 <Gestion_Commandes+0x2f8>)
 8000a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a76:	bf00      	nop
 8000a78:	08000ab1 	.word	0x08000ab1
 8000a7c:	08000abf 	.word	0x08000abf
 8000a80:	08000ae5 	.word	0x08000ae5
 8000a84:	08000b0b 	.word	0x08000b0b
 8000a88:	08000b31 	.word	0x08000b31
 8000a8c:	08000b57 	.word	0x08000b57
 8000a90:	08000b7d 	.word	0x08000b7d
 8000a94:	08000ba3 	.word	0x08000ba3
 8000a98:	08000bc9 	.word	0x08000bc9
 8000a9c:	08000bef 	.word	0x08000bef
 8000aa0:	08000c15 	.word	0x08000c15
 8000aa4:	08000c3b 	.word	0x08000c3b
 8000aa8:	08000c61 	.word	0x08000c61
 8000aac:	08000c87 	.word	0x08000c87
			case VEILLE: {
				Etat = VEILLE;
 8000ab0:	4b83      	ldr	r3, [pc, #524]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000ab6:	4b83      	ldr	r3, [pc, #524]	; (8000cc4 <Gestion_Commandes+0x544>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	701a      	strb	r2, [r3, #0]
				break;
 8000abc:	e0f7      	b.n	8000cae <Gestion_Commandes+0x52e>
			}
			case ARRET: {
				_DirG = RECULE;
 8000abe:	4b7c      	ldr	r3, [pc, #496]	; (8000cb0 <Gestion_Commandes+0x530>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000ac4:	4b7b      	ldr	r3, [pc, #492]	; (8000cb4 <Gestion_Commandes+0x534>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000aca:	4b7b      	ldr	r3, [pc, #492]	; (8000cb8 <Gestion_Commandes+0x538>)
 8000acc:	2226      	movs	r2, #38	; 0x26
 8000ace:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000ad0:	4b7a      	ldr	r3, [pc, #488]	; (8000cbc <Gestion_Commandes+0x53c>)
 8000ad2:	2226      	movs	r2, #38	; 0x26
 8000ad4:	801a      	strh	r2, [r3, #0]
				Etat = RV1;
 8000ad6:	4b7a      	ldr	r3, [pc, #488]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000ad8:	2205      	movs	r2, #5
 8000ada:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000adc:	4b79      	ldr	r3, [pc, #484]	; (8000cc4 <Gestion_Commandes+0x544>)
 8000ade:	2201      	movs	r2, #1
 8000ae0:	701a      	strb	r2, [r3, #0]
				break;
 8000ae2:	e0e4      	b.n	8000cae <Gestion_Commandes+0x52e>
			}
			case AV1: {
				_DirG = AVANCE;
 8000ae4:	4b72      	ldr	r3, [pc, #456]	; (8000cb0 <Gestion_Commandes+0x530>)
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000aea:	4b72      	ldr	r3, [pc, #456]	; (8000cb4 <Gestion_Commandes+0x534>)
 8000aec:	2201      	movs	r2, #1
 8000aee:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 8000af0:	4b71      	ldr	r3, [pc, #452]	; (8000cb8 <Gestion_Commandes+0x538>)
 8000af2:	2200      	movs	r2, #0
 8000af4:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 8000af6:	4b71      	ldr	r3, [pc, #452]	; (8000cbc <Gestion_Commandes+0x53c>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	801a      	strh	r2, [r3, #0]
				Etat = ARRET;
 8000afc:	4b70      	ldr	r3, [pc, #448]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000b02:	4b70      	ldr	r3, [pc, #448]	; (8000cc4 <Gestion_Commandes+0x544>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	701a      	strb	r2, [r3, #0]

				break;
 8000b08:	e0d1      	b.n	8000cae <Gestion_Commandes+0x52e>
			}
			case AV2: {
				_DirG = AVANCE;
 8000b0a:	4b69      	ldr	r3, [pc, #420]	; (8000cb0 <Gestion_Commandes+0x530>)
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000b10:	4b68      	ldr	r3, [pc, #416]	; (8000cb4 <Gestion_Commandes+0x534>)
 8000b12:	2201      	movs	r2, #1
 8000b14:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000b16:	4b68      	ldr	r3, [pc, #416]	; (8000cb8 <Gestion_Commandes+0x538>)
 8000b18:	2226      	movs	r2, #38	; 0x26
 8000b1a:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000b1c:	4b67      	ldr	r3, [pc, #412]	; (8000cbc <Gestion_Commandes+0x53c>)
 8000b1e:	2226      	movs	r2, #38	; 0x26
 8000b20:	801a      	strh	r2, [r3, #0]
				Etat = AV1;
 8000b22:	4b67      	ldr	r3, [pc, #412]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000b24:	2202      	movs	r2, #2
 8000b26:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000b28:	4b66      	ldr	r3, [pc, #408]	; (8000cc4 <Gestion_Commandes+0x544>)
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	701a      	strb	r2, [r3, #0]
				break;
 8000b2e:	e0be      	b.n	8000cae <Gestion_Commandes+0x52e>
			}
			case AV3: {
				_DirG = AVANCE;
 8000b30:	4b5f      	ldr	r3, [pc, #380]	; (8000cb0 <Gestion_Commandes+0x530>)
 8000b32:	2201      	movs	r2, #1
 8000b34:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000b36:	4b5f      	ldr	r3, [pc, #380]	; (8000cb4 <Gestion_Commandes+0x534>)
 8000b38:	2201      	movs	r2, #1
 8000b3a:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000b3c:	4b5e      	ldr	r3, [pc, #376]	; (8000cb8 <Gestion_Commandes+0x538>)
 8000b3e:	2238      	movs	r2, #56	; 0x38
 8000b40:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000b42:	4b5e      	ldr	r3, [pc, #376]	; (8000cbc <Gestion_Commandes+0x53c>)
 8000b44:	2238      	movs	r2, #56	; 0x38
 8000b46:	801a      	strh	r2, [r3, #0]
				Etat = AV2;
 8000b48:	4b5d      	ldr	r3, [pc, #372]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000b4a:	2203      	movs	r2, #3
 8000b4c:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000b4e:	4b5d      	ldr	r3, [pc, #372]	; (8000cc4 <Gestion_Commandes+0x544>)
 8000b50:	2201      	movs	r2, #1
 8000b52:	701a      	strb	r2, [r3, #0]
				break;
 8000b54:	e0ab      	b.n	8000cae <Gestion_Commandes+0x52e>
			}
			case RV1: {
				_DirG = RECULE;
 8000b56:	4b56      	ldr	r3, [pc, #344]	; (8000cb0 <Gestion_Commandes+0x530>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000b5c:	4b55      	ldr	r3, [pc, #340]	; (8000cb4 <Gestion_Commandes+0x534>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000b62:	4b55      	ldr	r3, [pc, #340]	; (8000cb8 <Gestion_Commandes+0x538>)
 8000b64:	2238      	movs	r2, #56	; 0x38
 8000b66:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000b68:	4b54      	ldr	r3, [pc, #336]	; (8000cbc <Gestion_Commandes+0x53c>)
 8000b6a:	2238      	movs	r2, #56	; 0x38
 8000b6c:	801a      	strh	r2, [r3, #0]
				Etat = RV2;
 8000b6e:	4b54      	ldr	r3, [pc, #336]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000b70:	2206      	movs	r2, #6
 8000b72:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000b74:	4b53      	ldr	r3, [pc, #332]	; (8000cc4 <Gestion_Commandes+0x544>)
 8000b76:	2201      	movs	r2, #1
 8000b78:	701a      	strb	r2, [r3, #0]
				break;
 8000b7a:	e098      	b.n	8000cae <Gestion_Commandes+0x52e>
			}
			case RV2: {
				_DirG = RECULE;
 8000b7c:	4b4c      	ldr	r3, [pc, #304]	; (8000cb0 <Gestion_Commandes+0x530>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000b82:	4b4c      	ldr	r3, [pc, #304]	; (8000cb4 <Gestion_Commandes+0x534>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000b88:	4b4b      	ldr	r3, [pc, #300]	; (8000cb8 <Gestion_Commandes+0x538>)
 8000b8a:	224c      	movs	r2, #76	; 0x4c
 8000b8c:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000b8e:	4b4b      	ldr	r3, [pc, #300]	; (8000cbc <Gestion_Commandes+0x53c>)
 8000b90:	224c      	movs	r2, #76	; 0x4c
 8000b92:	801a      	strh	r2, [r3, #0]
				Etat = RV3;
 8000b94:	4b4a      	ldr	r3, [pc, #296]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000b96:	2207      	movs	r2, #7
 8000b98:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000b9a:	4b4a      	ldr	r3, [pc, #296]	; (8000cc4 <Gestion_Commandes+0x544>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	701a      	strb	r2, [r3, #0]
				break;
 8000ba0:	e085      	b.n	8000cae <Gestion_Commandes+0x52e>
			}
			case RV3: {
				_DirG = RECULE;
 8000ba2:	4b43      	ldr	r3, [pc, #268]	; (8000cb0 <Gestion_Commandes+0x530>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000ba8:	4b42      	ldr	r3, [pc, #264]	; (8000cb4 <Gestion_Commandes+0x534>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000bae:	4b42      	ldr	r3, [pc, #264]	; (8000cb8 <Gestion_Commandes+0x538>)
 8000bb0:	224c      	movs	r2, #76	; 0x4c
 8000bb2:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000bb4:	4b41      	ldr	r3, [pc, #260]	; (8000cbc <Gestion_Commandes+0x53c>)
 8000bb6:	224c      	movs	r2, #76	; 0x4c
 8000bb8:	801a      	strh	r2, [r3, #0]
				Etat = RV3;
 8000bba:	4b41      	ldr	r3, [pc, #260]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000bbc:	2207      	movs	r2, #7
 8000bbe:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000bc0:	4b40      	ldr	r3, [pc, #256]	; (8000cc4 <Gestion_Commandes+0x544>)
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	701a      	strb	r2, [r3, #0]
				break;
 8000bc6:	e072      	b.n	8000cae <Gestion_Commandes+0x52e>
			}
			case DV1: {
				_DirG = RECULE;
 8000bc8:	4b39      	ldr	r3, [pc, #228]	; (8000cb0 <Gestion_Commandes+0x530>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000bce:	4b39      	ldr	r3, [pc, #228]	; (8000cb4 <Gestion_Commandes+0x534>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000bd4:	4b38      	ldr	r3, [pc, #224]	; (8000cb8 <Gestion_Commandes+0x538>)
 8000bd6:	2226      	movs	r2, #38	; 0x26
 8000bd8:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000bda:	4b38      	ldr	r3, [pc, #224]	; (8000cbc <Gestion_Commandes+0x53c>)
 8000bdc:	2226      	movs	r2, #38	; 0x26
 8000bde:	801a      	strh	r2, [r3, #0]
				Etat = RV1;
 8000be0:	4b37      	ldr	r3, [pc, #220]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000be2:	2205      	movs	r2, #5
 8000be4:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000be6:	4b37      	ldr	r3, [pc, #220]	; (8000cc4 <Gestion_Commandes+0x544>)
 8000be8:	2201      	movs	r2, #1
 8000bea:	701a      	strb	r2, [r3, #0]
				break;
 8000bec:	e05f      	b.n	8000cae <Gestion_Commandes+0x52e>
			}
			case DV2: {
				_DirG = RECULE;
 8000bee:	4b30      	ldr	r3, [pc, #192]	; (8000cb0 <Gestion_Commandes+0x530>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000bf4:	4b2f      	ldr	r3, [pc, #188]	; (8000cb4 <Gestion_Commandes+0x534>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000bfa:	4b2f      	ldr	r3, [pc, #188]	; (8000cb8 <Gestion_Commandes+0x538>)
 8000bfc:	2238      	movs	r2, #56	; 0x38
 8000bfe:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000c00:	4b2e      	ldr	r3, [pc, #184]	; (8000cbc <Gestion_Commandes+0x53c>)
 8000c02:	2238      	movs	r2, #56	; 0x38
 8000c04:	801a      	strh	r2, [r3, #0]
				Etat = RV2;
 8000c06:	4b2e      	ldr	r3, [pc, #184]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000c08:	2206      	movs	r2, #6
 8000c0a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000c0c:	4b2d      	ldr	r3, [pc, #180]	; (8000cc4 <Gestion_Commandes+0x544>)
 8000c0e:	2201      	movs	r2, #1
 8000c10:	701a      	strb	r2, [r3, #0]
				break;
 8000c12:	e04c      	b.n	8000cae <Gestion_Commandes+0x52e>
			}
			case DV3: {
				_DirG = RECULE;
 8000c14:	4b26      	ldr	r3, [pc, #152]	; (8000cb0 <Gestion_Commandes+0x530>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000c1a:	4b26      	ldr	r3, [pc, #152]	; (8000cb4 <Gestion_Commandes+0x534>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000c20:	4b25      	ldr	r3, [pc, #148]	; (8000cb8 <Gestion_Commandes+0x538>)
 8000c22:	224c      	movs	r2, #76	; 0x4c
 8000c24:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000c26:	4b25      	ldr	r3, [pc, #148]	; (8000cbc <Gestion_Commandes+0x53c>)
 8000c28:	224c      	movs	r2, #76	; 0x4c
 8000c2a:	801a      	strh	r2, [r3, #0]
				Etat = RV3;
 8000c2c:	4b24      	ldr	r3, [pc, #144]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000c2e:	2207      	movs	r2, #7
 8000c30:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000c32:	4b24      	ldr	r3, [pc, #144]	; (8000cc4 <Gestion_Commandes+0x544>)
 8000c34:	2201      	movs	r2, #1
 8000c36:	701a      	strb	r2, [r3, #0]
				break;
 8000c38:	e039      	b.n	8000cae <Gestion_Commandes+0x52e>
			}
			case GV1: {
				_DirG = RECULE;
 8000c3a:	4b1d      	ldr	r3, [pc, #116]	; (8000cb0 <Gestion_Commandes+0x530>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000c40:	4b1c      	ldr	r3, [pc, #112]	; (8000cb4 <Gestion_Commandes+0x534>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000c46:	4b1c      	ldr	r3, [pc, #112]	; (8000cb8 <Gestion_Commandes+0x538>)
 8000c48:	2226      	movs	r2, #38	; 0x26
 8000c4a:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000c4c:	4b1b      	ldr	r3, [pc, #108]	; (8000cbc <Gestion_Commandes+0x53c>)
 8000c4e:	2226      	movs	r2, #38	; 0x26
 8000c50:	801a      	strh	r2, [r3, #0]
				Etat = RV1;
 8000c52:	4b1b      	ldr	r3, [pc, #108]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000c54:	2205      	movs	r2, #5
 8000c56:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000c58:	4b1a      	ldr	r3, [pc, #104]	; (8000cc4 <Gestion_Commandes+0x544>)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	701a      	strb	r2, [r3, #0]
				break;
 8000c5e:	e026      	b.n	8000cae <Gestion_Commandes+0x52e>
			}
			case GV2: {
				_DirG = RECULE;
 8000c60:	4b13      	ldr	r3, [pc, #76]	; (8000cb0 <Gestion_Commandes+0x530>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000c66:	4b13      	ldr	r3, [pc, #76]	; (8000cb4 <Gestion_Commandes+0x534>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000c6c:	4b12      	ldr	r3, [pc, #72]	; (8000cb8 <Gestion_Commandes+0x538>)
 8000c6e:	2238      	movs	r2, #56	; 0x38
 8000c70:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000c72:	4b12      	ldr	r3, [pc, #72]	; (8000cbc <Gestion_Commandes+0x53c>)
 8000c74:	2238      	movs	r2, #56	; 0x38
 8000c76:	801a      	strh	r2, [r3, #0]
				Etat = RV2;
 8000c78:	4b11      	ldr	r3, [pc, #68]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000c7a:	2206      	movs	r2, #6
 8000c7c:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000c7e:	4b11      	ldr	r3, [pc, #68]	; (8000cc4 <Gestion_Commandes+0x544>)
 8000c80:	2201      	movs	r2, #1
 8000c82:	701a      	strb	r2, [r3, #0]
				break;
 8000c84:	e013      	b.n	8000cae <Gestion_Commandes+0x52e>
			}
			case GV3: {
				_DirG = RECULE;
 8000c86:	4b0a      	ldr	r3, [pc, #40]	; (8000cb0 <Gestion_Commandes+0x530>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000c8c:	4b09      	ldr	r3, [pc, #36]	; (8000cb4 <Gestion_Commandes+0x534>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000c92:	4b09      	ldr	r3, [pc, #36]	; (8000cb8 <Gestion_Commandes+0x538>)
 8000c94:	224c      	movs	r2, #76	; 0x4c
 8000c96:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000c98:	4b08      	ldr	r3, [pc, #32]	; (8000cbc <Gestion_Commandes+0x53c>)
 8000c9a:	224c      	movs	r2, #76	; 0x4c
 8000c9c:	801a      	strh	r2, [r3, #0]
				Etat = RV3;
 8000c9e:	4b08      	ldr	r3, [pc, #32]	; (8000cc0 <Gestion_Commandes+0x540>)
 8000ca0:	2207      	movs	r2, #7
 8000ca2:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000ca4:	4b07      	ldr	r3, [pc, #28]	; (8000cc4 <Gestion_Commandes+0x544>)
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	701a      	strb	r2, [r3, #0]
				break;
 8000caa:	e000      	b.n	8000cae <Gestion_Commandes+0x52e>
			}
			default:
				break;
 8000cac:	bf00      	nop
			}
			break;
 8000cae:	e283      	b.n	80011b8 <Gestion_Commandes+0xa38>
 8000cb0:	20000128 	.word	0x20000128
 8000cb4:	20000108 	.word	0x20000108
 8000cb8:	2000004e 	.word	0x2000004e
 8000cbc:	2000004c 	.word	0x2000004c
 8000cc0:	20000060 	.word	0x20000060
 8000cc4:	20000119 	.word	0x20000119
		}
		case DROITE: {
			switch (Etat) {
 8000cc8:	4ba7      	ldr	r3, [pc, #668]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000cca:	781b      	ldrb	r3, [r3, #0]
 8000ccc:	2b0d      	cmp	r3, #13
 8000cce:	f200 811d 	bhi.w	8000f0c <Gestion_Commandes+0x78c>
 8000cd2:	a201      	add	r2, pc, #4	; (adr r2, 8000cd8 <Gestion_Commandes+0x558>)
 8000cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cd8:	08000d11 	.word	0x08000d11
 8000cdc:	08000d1f 	.word	0x08000d1f
 8000ce0:	08000d45 	.word	0x08000d45
 8000ce4:	08000d6b 	.word	0x08000d6b
 8000ce8:	08000d91 	.word	0x08000d91
 8000cec:	08000db7 	.word	0x08000db7
 8000cf0:	08000ddd 	.word	0x08000ddd
 8000cf4:	08000e03 	.word	0x08000e03
 8000cf8:	08000e29 	.word	0x08000e29
 8000cfc:	08000e4f 	.word	0x08000e4f
 8000d00:	08000e75 	.word	0x08000e75
 8000d04:	08000e9b 	.word	0x08000e9b
 8000d08:	08000ec1 	.word	0x08000ec1
 8000d0c:	08000ee7 	.word	0x08000ee7
			case VEILLE: {
				Etat = VEILLE;
 8000d10:	4b95      	ldr	r3, [pc, #596]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000d16:	4b95      	ldr	r3, [pc, #596]	; (8000f6c <Gestion_Commandes+0x7ec>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	701a      	strb	r2, [r3, #0]
				break;
 8000d1c:	e0f7      	b.n	8000f0e <Gestion_Commandes+0x78e>
			}
			case ARRET: {
				_DirG = AVANCE;
 8000d1e:	4b94      	ldr	r3, [pc, #592]	; (8000f70 <Gestion_Commandes+0x7f0>)
 8000d20:	2201      	movs	r2, #1
 8000d22:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000d24:	4b93      	ldr	r3, [pc, #588]	; (8000f74 <Gestion_Commandes+0x7f4>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000d2a:	4b93      	ldr	r3, [pc, #588]	; (8000f78 <Gestion_Commandes+0x7f8>)
 8000d2c:	2226      	movs	r2, #38	; 0x26
 8000d2e:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000d30:	4b92      	ldr	r3, [pc, #584]	; (8000f7c <Gestion_Commandes+0x7fc>)
 8000d32:	2226      	movs	r2, #38	; 0x26
 8000d34:	801a      	strh	r2, [r3, #0]
				Etat = DV1;
 8000d36:	4b8c      	ldr	r3, [pc, #560]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000d38:	2208      	movs	r2, #8
 8000d3a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000d3c:	4b8b      	ldr	r3, [pc, #556]	; (8000f6c <Gestion_Commandes+0x7ec>)
 8000d3e:	2201      	movs	r2, #1
 8000d40:	701a      	strb	r2, [r3, #0]
				break;
 8000d42:	e0e4      	b.n	8000f0e <Gestion_Commandes+0x78e>
			}
			case AV1: {
				_DirG = AVANCE;
 8000d44:	4b8a      	ldr	r3, [pc, #552]	; (8000f70 <Gestion_Commandes+0x7f0>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000d4a:	4b8a      	ldr	r3, [pc, #552]	; (8000f74 <Gestion_Commandes+0x7f4>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000d50:	4b89      	ldr	r3, [pc, #548]	; (8000f78 <Gestion_Commandes+0x7f8>)
 8000d52:	2226      	movs	r2, #38	; 0x26
 8000d54:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000d56:	4b89      	ldr	r3, [pc, #548]	; (8000f7c <Gestion_Commandes+0x7fc>)
 8000d58:	2226      	movs	r2, #38	; 0x26
 8000d5a:	801a      	strh	r2, [r3, #0]
				Etat = DV1;
 8000d5c:	4b82      	ldr	r3, [pc, #520]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000d5e:	2208      	movs	r2, #8
 8000d60:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000d62:	4b82      	ldr	r3, [pc, #520]	; (8000f6c <Gestion_Commandes+0x7ec>)
 8000d64:	2201      	movs	r2, #1
 8000d66:	701a      	strb	r2, [r3, #0]
				break;
 8000d68:	e0d1      	b.n	8000f0e <Gestion_Commandes+0x78e>
			}
			case AV2: {
				_DirG = AVANCE;
 8000d6a:	4b81      	ldr	r3, [pc, #516]	; (8000f70 <Gestion_Commandes+0x7f0>)
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000d70:	4b80      	ldr	r3, [pc, #512]	; (8000f74 <Gestion_Commandes+0x7f4>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000d76:	4b80      	ldr	r3, [pc, #512]	; (8000f78 <Gestion_Commandes+0x7f8>)
 8000d78:	2238      	movs	r2, #56	; 0x38
 8000d7a:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000d7c:	4b7f      	ldr	r3, [pc, #508]	; (8000f7c <Gestion_Commandes+0x7fc>)
 8000d7e:	2238      	movs	r2, #56	; 0x38
 8000d80:	801a      	strh	r2, [r3, #0]
				Etat = DV2;
 8000d82:	4b79      	ldr	r3, [pc, #484]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000d84:	2209      	movs	r2, #9
 8000d86:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000d88:	4b78      	ldr	r3, [pc, #480]	; (8000f6c <Gestion_Commandes+0x7ec>)
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	701a      	strb	r2, [r3, #0]
				break;
 8000d8e:	e0be      	b.n	8000f0e <Gestion_Commandes+0x78e>
			}
			case AV3: {
				_DirG = AVANCE;
 8000d90:	4b77      	ldr	r3, [pc, #476]	; (8000f70 <Gestion_Commandes+0x7f0>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000d96:	4b77      	ldr	r3, [pc, #476]	; (8000f74 <Gestion_Commandes+0x7f4>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000d9c:	4b76      	ldr	r3, [pc, #472]	; (8000f78 <Gestion_Commandes+0x7f8>)
 8000d9e:	224c      	movs	r2, #76	; 0x4c
 8000da0:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000da2:	4b76      	ldr	r3, [pc, #472]	; (8000f7c <Gestion_Commandes+0x7fc>)
 8000da4:	224c      	movs	r2, #76	; 0x4c
 8000da6:	801a      	strh	r2, [r3, #0]
				Etat = DV3;
 8000da8:	4b6f      	ldr	r3, [pc, #444]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000daa:	220a      	movs	r2, #10
 8000dac:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000dae:	4b6f      	ldr	r3, [pc, #444]	; (8000f6c <Gestion_Commandes+0x7ec>)
 8000db0:	2201      	movs	r2, #1
 8000db2:	701a      	strb	r2, [r3, #0]
				break;
 8000db4:	e0ab      	b.n	8000f0e <Gestion_Commandes+0x78e>
			}
			case RV1: {
				_DirG = AVANCE;
 8000db6:	4b6e      	ldr	r3, [pc, #440]	; (8000f70 <Gestion_Commandes+0x7f0>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000dbc:	4b6d      	ldr	r3, [pc, #436]	; (8000f74 <Gestion_Commandes+0x7f4>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000dc2:	4b6d      	ldr	r3, [pc, #436]	; (8000f78 <Gestion_Commandes+0x7f8>)
 8000dc4:	2226      	movs	r2, #38	; 0x26
 8000dc6:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000dc8:	4b6c      	ldr	r3, [pc, #432]	; (8000f7c <Gestion_Commandes+0x7fc>)
 8000dca:	2226      	movs	r2, #38	; 0x26
 8000dcc:	801a      	strh	r2, [r3, #0]
				Etat = DV1;
 8000dce:	4b66      	ldr	r3, [pc, #408]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000dd0:	2208      	movs	r2, #8
 8000dd2:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000dd4:	4b65      	ldr	r3, [pc, #404]	; (8000f6c <Gestion_Commandes+0x7ec>)
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	701a      	strb	r2, [r3, #0]
				break;
 8000dda:	e098      	b.n	8000f0e <Gestion_Commandes+0x78e>
			}
			case RV2: {
				_DirG = AVANCE;
 8000ddc:	4b64      	ldr	r3, [pc, #400]	; (8000f70 <Gestion_Commandes+0x7f0>)
 8000dde:	2201      	movs	r2, #1
 8000de0:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000de2:	4b64      	ldr	r3, [pc, #400]	; (8000f74 <Gestion_Commandes+0x7f4>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000de8:	4b63      	ldr	r3, [pc, #396]	; (8000f78 <Gestion_Commandes+0x7f8>)
 8000dea:	2238      	movs	r2, #56	; 0x38
 8000dec:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000dee:	4b63      	ldr	r3, [pc, #396]	; (8000f7c <Gestion_Commandes+0x7fc>)
 8000df0:	2238      	movs	r2, #56	; 0x38
 8000df2:	801a      	strh	r2, [r3, #0]
				Etat = DV2;
 8000df4:	4b5c      	ldr	r3, [pc, #368]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000df6:	2209      	movs	r2, #9
 8000df8:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000dfa:	4b5c      	ldr	r3, [pc, #368]	; (8000f6c <Gestion_Commandes+0x7ec>)
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	701a      	strb	r2, [r3, #0]
				break;
 8000e00:	e085      	b.n	8000f0e <Gestion_Commandes+0x78e>
			}
			case RV3: {
				_DirG = AVANCE;
 8000e02:	4b5b      	ldr	r3, [pc, #364]	; (8000f70 <Gestion_Commandes+0x7f0>)
 8000e04:	2201      	movs	r2, #1
 8000e06:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000e08:	4b5a      	ldr	r3, [pc, #360]	; (8000f74 <Gestion_Commandes+0x7f4>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000e0e:	4b5a      	ldr	r3, [pc, #360]	; (8000f78 <Gestion_Commandes+0x7f8>)
 8000e10:	224c      	movs	r2, #76	; 0x4c
 8000e12:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000e14:	4b59      	ldr	r3, [pc, #356]	; (8000f7c <Gestion_Commandes+0x7fc>)
 8000e16:	224c      	movs	r2, #76	; 0x4c
 8000e18:	801a      	strh	r2, [r3, #0]
				Etat = DV3;
 8000e1a:	4b53      	ldr	r3, [pc, #332]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000e1c:	220a      	movs	r2, #10
 8000e1e:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000e20:	4b52      	ldr	r3, [pc, #328]	; (8000f6c <Gestion_Commandes+0x7ec>)
 8000e22:	2201      	movs	r2, #1
 8000e24:	701a      	strb	r2, [r3, #0]
				break;
 8000e26:	e072      	b.n	8000f0e <Gestion_Commandes+0x78e>
			}
			case DV1: {
				_DirG = AVANCE;
 8000e28:	4b51      	ldr	r3, [pc, #324]	; (8000f70 <Gestion_Commandes+0x7f0>)
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000e2e:	4b51      	ldr	r3, [pc, #324]	; (8000f74 <Gestion_Commandes+0x7f4>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000e34:	4b50      	ldr	r3, [pc, #320]	; (8000f78 <Gestion_Commandes+0x7f8>)
 8000e36:	2238      	movs	r2, #56	; 0x38
 8000e38:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000e3a:	4b50      	ldr	r3, [pc, #320]	; (8000f7c <Gestion_Commandes+0x7fc>)
 8000e3c:	2238      	movs	r2, #56	; 0x38
 8000e3e:	801a      	strh	r2, [r3, #0]
				Etat = DV2;
 8000e40:	4b49      	ldr	r3, [pc, #292]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000e42:	2209      	movs	r2, #9
 8000e44:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000e46:	4b49      	ldr	r3, [pc, #292]	; (8000f6c <Gestion_Commandes+0x7ec>)
 8000e48:	2201      	movs	r2, #1
 8000e4a:	701a      	strb	r2, [r3, #0]
				break;
 8000e4c:	e05f      	b.n	8000f0e <Gestion_Commandes+0x78e>
			}
			case DV2: {
				_DirG = AVANCE;
 8000e4e:	4b48      	ldr	r3, [pc, #288]	; (8000f70 <Gestion_Commandes+0x7f0>)
 8000e50:	2201      	movs	r2, #1
 8000e52:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000e54:	4b47      	ldr	r3, [pc, #284]	; (8000f74 <Gestion_Commandes+0x7f4>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000e5a:	4b47      	ldr	r3, [pc, #284]	; (8000f78 <Gestion_Commandes+0x7f8>)
 8000e5c:	224c      	movs	r2, #76	; 0x4c
 8000e5e:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000e60:	4b46      	ldr	r3, [pc, #280]	; (8000f7c <Gestion_Commandes+0x7fc>)
 8000e62:	224c      	movs	r2, #76	; 0x4c
 8000e64:	801a      	strh	r2, [r3, #0]
				Etat = DV3;
 8000e66:	4b40      	ldr	r3, [pc, #256]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000e68:	220a      	movs	r2, #10
 8000e6a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000e6c:	4b3f      	ldr	r3, [pc, #252]	; (8000f6c <Gestion_Commandes+0x7ec>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	701a      	strb	r2, [r3, #0]
				break;
 8000e72:	e04c      	b.n	8000f0e <Gestion_Commandes+0x78e>
			}
			case DV3: {
				_DirG = AVANCE;
 8000e74:	4b3e      	ldr	r3, [pc, #248]	; (8000f70 <Gestion_Commandes+0x7f0>)
 8000e76:	2201      	movs	r2, #1
 8000e78:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000e7a:	4b3e      	ldr	r3, [pc, #248]	; (8000f74 <Gestion_Commandes+0x7f4>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000e80:	4b3d      	ldr	r3, [pc, #244]	; (8000f78 <Gestion_Commandes+0x7f8>)
 8000e82:	224c      	movs	r2, #76	; 0x4c
 8000e84:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8000e86:	4b3d      	ldr	r3, [pc, #244]	; (8000f7c <Gestion_Commandes+0x7fc>)
 8000e88:	224c      	movs	r2, #76	; 0x4c
 8000e8a:	801a      	strh	r2, [r3, #0]
				Etat = DV3;
 8000e8c:	4b36      	ldr	r3, [pc, #216]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000e8e:	220a      	movs	r2, #10
 8000e90:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000e92:	4b36      	ldr	r3, [pc, #216]	; (8000f6c <Gestion_Commandes+0x7ec>)
 8000e94:	2201      	movs	r2, #1
 8000e96:	701a      	strb	r2, [r3, #0]
				break;
 8000e98:	e039      	b.n	8000f0e <Gestion_Commandes+0x78e>
			}
			case GV1: {
				_DirG = RECULE;
 8000e9a:	4b35      	ldr	r3, [pc, #212]	; (8000f70 <Gestion_Commandes+0x7f0>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8000ea0:	4b34      	ldr	r3, [pc, #208]	; (8000f74 <Gestion_Commandes+0x7f4>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 8000ea6:	4b34      	ldr	r3, [pc, #208]	; (8000f78 <Gestion_Commandes+0x7f8>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 8000eac:	4b33      	ldr	r3, [pc, #204]	; (8000f7c <Gestion_Commandes+0x7fc>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	801a      	strh	r2, [r3, #0]
				Etat = ARRET;
 8000eb2:	4b2d      	ldr	r3, [pc, #180]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000eb4:	2201      	movs	r2, #1
 8000eb6:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000eb8:	4b2c      	ldr	r3, [pc, #176]	; (8000f6c <Gestion_Commandes+0x7ec>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	701a      	strb	r2, [r3, #0]

				break;
 8000ebe:	e026      	b.n	8000f0e <Gestion_Commandes+0x78e>
			}
			case GV2: {
				_DirG = RECULE;
 8000ec0:	4b2b      	ldr	r3, [pc, #172]	; (8000f70 <Gestion_Commandes+0x7f0>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000ec6:	4b2b      	ldr	r3, [pc, #172]	; (8000f74 <Gestion_Commandes+0x7f4>)
 8000ec8:	2201      	movs	r2, #1
 8000eca:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000ecc:	4b2a      	ldr	r3, [pc, #168]	; (8000f78 <Gestion_Commandes+0x7f8>)
 8000ece:	2226      	movs	r2, #38	; 0x26
 8000ed0:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000ed2:	4b2a      	ldr	r3, [pc, #168]	; (8000f7c <Gestion_Commandes+0x7fc>)
 8000ed4:	2226      	movs	r2, #38	; 0x26
 8000ed6:	801a      	strh	r2, [r3, #0]
				Etat = GV1;
 8000ed8:	4b23      	ldr	r3, [pc, #140]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000eda:	220b      	movs	r2, #11
 8000edc:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000ede:	4b23      	ldr	r3, [pc, #140]	; (8000f6c <Gestion_Commandes+0x7ec>)
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	701a      	strb	r2, [r3, #0]
				break;
 8000ee4:	e013      	b.n	8000f0e <Gestion_Commandes+0x78e>
			}
			case GV3: {
				_DirG = RECULE;
 8000ee6:	4b22      	ldr	r3, [pc, #136]	; (8000f70 <Gestion_Commandes+0x7f0>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000eec:	4b21      	ldr	r3, [pc, #132]	; (8000f74 <Gestion_Commandes+0x7f4>)
 8000eee:	2201      	movs	r2, #1
 8000ef0:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000ef2:	4b21      	ldr	r3, [pc, #132]	; (8000f78 <Gestion_Commandes+0x7f8>)
 8000ef4:	2238      	movs	r2, #56	; 0x38
 8000ef6:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000ef8:	4b20      	ldr	r3, [pc, #128]	; (8000f7c <Gestion_Commandes+0x7fc>)
 8000efa:	2238      	movs	r2, #56	; 0x38
 8000efc:	801a      	strh	r2, [r3, #0]
				Etat = GV2;
 8000efe:	4b1a      	ldr	r3, [pc, #104]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000f00:	220c      	movs	r2, #12
 8000f02:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000f04:	4b19      	ldr	r3, [pc, #100]	; (8000f6c <Gestion_Commandes+0x7ec>)
 8000f06:	2201      	movs	r2, #1
 8000f08:	701a      	strb	r2, [r3, #0]
				break;
 8000f0a:	e000      	b.n	8000f0e <Gestion_Commandes+0x78e>
			}
			default:
				break;
 8000f0c:	bf00      	nop
			}
			break;
 8000f0e:	e153      	b.n	80011b8 <Gestion_Commandes+0xa38>
		}
		case GAUCHE: {
			switch (Etat) {
 8000f10:	4b15      	ldr	r3, [pc, #84]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	2b0d      	cmp	r3, #13
 8000f16:	f200 812a 	bhi.w	800116e <Gestion_Commandes+0x9ee>
 8000f1a:	a201      	add	r2, pc, #4	; (adr r2, 8000f20 <Gestion_Commandes+0x7a0>)
 8000f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f20:	08000f59 	.word	0x08000f59
 8000f24:	08000f81 	.word	0x08000f81
 8000f28:	08000fa7 	.word	0x08000fa7
 8000f2c:	08000fcd 	.word	0x08000fcd
 8000f30:	08000ff3 	.word	0x08000ff3
 8000f34:	08001019 	.word	0x08001019
 8000f38:	0800103f 	.word	0x0800103f
 8000f3c:	08001065 	.word	0x08001065
 8000f40:	0800108b 	.word	0x0800108b
 8000f44:	080010b1 	.word	0x080010b1
 8000f48:	080010d7 	.word	0x080010d7
 8000f4c:	080010fd 	.word	0x080010fd
 8000f50:	08001123 	.word	0x08001123
 8000f54:	08001149 	.word	0x08001149
			case VEILLE: {
				Etat = VEILLE;
 8000f58:	4b03      	ldr	r3, [pc, #12]	; (8000f68 <Gestion_Commandes+0x7e8>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8000f5e:	4b03      	ldr	r3, [pc, #12]	; (8000f6c <Gestion_Commandes+0x7ec>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	701a      	strb	r2, [r3, #0]
				break;
 8000f64:	e104      	b.n	8001170 <Gestion_Commandes+0x9f0>
 8000f66:	bf00      	nop
 8000f68:	20000060 	.word	0x20000060
 8000f6c:	20000119 	.word	0x20000119
 8000f70:	20000128 	.word	0x20000128
 8000f74:	20000108 	.word	0x20000108
 8000f78:	2000004e 	.word	0x2000004e
 8000f7c:	2000004c 	.word	0x2000004c
			}
			case ARRET: {
				_DirG = RECULE;
 8000f80:	4b98      	ldr	r3, [pc, #608]	; (80011e4 <Gestion_Commandes+0xa64>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000f86:	4b98      	ldr	r3, [pc, #608]	; (80011e8 <Gestion_Commandes+0xa68>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000f8c:	4b97      	ldr	r3, [pc, #604]	; (80011ec <Gestion_Commandes+0xa6c>)
 8000f8e:	2226      	movs	r2, #38	; 0x26
 8000f90:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000f92:	4b97      	ldr	r3, [pc, #604]	; (80011f0 <Gestion_Commandes+0xa70>)
 8000f94:	2226      	movs	r2, #38	; 0x26
 8000f96:	801a      	strh	r2, [r3, #0]
				Etat = GV1;
 8000f98:	4b96      	ldr	r3, [pc, #600]	; (80011f4 <Gestion_Commandes+0xa74>)
 8000f9a:	220b      	movs	r2, #11
 8000f9c:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000f9e:	4b96      	ldr	r3, [pc, #600]	; (80011f8 <Gestion_Commandes+0xa78>)
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	701a      	strb	r2, [r3, #0]
				break;
 8000fa4:	e0e4      	b.n	8001170 <Gestion_Commandes+0x9f0>
			}
			case AV1: {
				_DirG = RECULE;
 8000fa6:	4b8f      	ldr	r3, [pc, #572]	; (80011e4 <Gestion_Commandes+0xa64>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000fac:	4b8e      	ldr	r3, [pc, #568]	; (80011e8 <Gestion_Commandes+0xa68>)
 8000fae:	2201      	movs	r2, #1
 8000fb0:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8000fb2:	4b8e      	ldr	r3, [pc, #568]	; (80011ec <Gestion_Commandes+0xa6c>)
 8000fb4:	2226      	movs	r2, #38	; 0x26
 8000fb6:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 8000fb8:	4b8d      	ldr	r3, [pc, #564]	; (80011f0 <Gestion_Commandes+0xa70>)
 8000fba:	2226      	movs	r2, #38	; 0x26
 8000fbc:	801a      	strh	r2, [r3, #0]
				Etat = GV1;
 8000fbe:	4b8d      	ldr	r3, [pc, #564]	; (80011f4 <Gestion_Commandes+0xa74>)
 8000fc0:	220b      	movs	r2, #11
 8000fc2:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000fc4:	4b8c      	ldr	r3, [pc, #560]	; (80011f8 <Gestion_Commandes+0xa78>)
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	701a      	strb	r2, [r3, #0]
				break;
 8000fca:	e0d1      	b.n	8001170 <Gestion_Commandes+0x9f0>
			}
			case AV2: {
				_DirG = RECULE;
 8000fcc:	4b85      	ldr	r3, [pc, #532]	; (80011e4 <Gestion_Commandes+0xa64>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000fd2:	4b85      	ldr	r3, [pc, #532]	; (80011e8 <Gestion_Commandes+0xa68>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8000fd8:	4b84      	ldr	r3, [pc, #528]	; (80011ec <Gestion_Commandes+0xa6c>)
 8000fda:	2238      	movs	r2, #56	; 0x38
 8000fdc:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8000fde:	4b84      	ldr	r3, [pc, #528]	; (80011f0 <Gestion_Commandes+0xa70>)
 8000fe0:	2238      	movs	r2, #56	; 0x38
 8000fe2:	801a      	strh	r2, [r3, #0]
				Etat = GV2;
 8000fe4:	4b83      	ldr	r3, [pc, #524]	; (80011f4 <Gestion_Commandes+0xa74>)
 8000fe6:	220c      	movs	r2, #12
 8000fe8:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8000fea:	4b83      	ldr	r3, [pc, #524]	; (80011f8 <Gestion_Commandes+0xa78>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	701a      	strb	r2, [r3, #0]
				break;
 8000ff0:	e0be      	b.n	8001170 <Gestion_Commandes+0x9f0>
			}
			case AV3: {
				_DirG = RECULE;
 8000ff2:	4b7c      	ldr	r3, [pc, #496]	; (80011e4 <Gestion_Commandes+0xa64>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8000ff8:	4b7b      	ldr	r3, [pc, #492]	; (80011e8 <Gestion_Commandes+0xa68>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8000ffe:	4b7b      	ldr	r3, [pc, #492]	; (80011ec <Gestion_Commandes+0xa6c>)
 8001000:	224c      	movs	r2, #76	; 0x4c
 8001002:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8001004:	4b7a      	ldr	r3, [pc, #488]	; (80011f0 <Gestion_Commandes+0xa70>)
 8001006:	224c      	movs	r2, #76	; 0x4c
 8001008:	801a      	strh	r2, [r3, #0]
				Etat = GV3;
 800100a:	4b7a      	ldr	r3, [pc, #488]	; (80011f4 <Gestion_Commandes+0xa74>)
 800100c:	220d      	movs	r2, #13
 800100e:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8001010:	4b79      	ldr	r3, [pc, #484]	; (80011f8 <Gestion_Commandes+0xa78>)
 8001012:	2201      	movs	r2, #1
 8001014:	701a      	strb	r2, [r3, #0]
				break;
 8001016:	e0ab      	b.n	8001170 <Gestion_Commandes+0x9f0>
			}
			case RV1: {
				_DirG = RECULE;
 8001018:	4b72      	ldr	r3, [pc, #456]	; (80011e4 <Gestion_Commandes+0xa64>)
 800101a:	2200      	movs	r2, #0
 800101c:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 800101e:	4b72      	ldr	r3, [pc, #456]	; (80011e8 <Gestion_Commandes+0xa68>)
 8001020:	2201      	movs	r2, #1
 8001022:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 8001024:	4b71      	ldr	r3, [pc, #452]	; (80011ec <Gestion_Commandes+0xa6c>)
 8001026:	2226      	movs	r2, #38	; 0x26
 8001028:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 800102a:	4b71      	ldr	r3, [pc, #452]	; (80011f0 <Gestion_Commandes+0xa70>)
 800102c:	2226      	movs	r2, #38	; 0x26
 800102e:	801a      	strh	r2, [r3, #0]
				Etat = GV1;
 8001030:	4b70      	ldr	r3, [pc, #448]	; (80011f4 <Gestion_Commandes+0xa74>)
 8001032:	220b      	movs	r2, #11
 8001034:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8001036:	4b70      	ldr	r3, [pc, #448]	; (80011f8 <Gestion_Commandes+0xa78>)
 8001038:	2201      	movs	r2, #1
 800103a:	701a      	strb	r2, [r3, #0]
				break;
 800103c:	e098      	b.n	8001170 <Gestion_Commandes+0x9f0>
			}
			case RV2: {
				_DirG = RECULE;
 800103e:	4b69      	ldr	r3, [pc, #420]	; (80011e4 <Gestion_Commandes+0xa64>)
 8001040:	2200      	movs	r2, #0
 8001042:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8001044:	4b68      	ldr	r3, [pc, #416]	; (80011e8 <Gestion_Commandes+0xa68>)
 8001046:	2201      	movs	r2, #1
 8001048:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 800104a:	4b68      	ldr	r3, [pc, #416]	; (80011ec <Gestion_Commandes+0xa6c>)
 800104c:	2238      	movs	r2, #56	; 0x38
 800104e:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 8001050:	4b67      	ldr	r3, [pc, #412]	; (80011f0 <Gestion_Commandes+0xa70>)
 8001052:	2238      	movs	r2, #56	; 0x38
 8001054:	801a      	strh	r2, [r3, #0]
				Etat = GV2;
 8001056:	4b67      	ldr	r3, [pc, #412]	; (80011f4 <Gestion_Commandes+0xa74>)
 8001058:	220c      	movs	r2, #12
 800105a:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 800105c:	4b66      	ldr	r3, [pc, #408]	; (80011f8 <Gestion_Commandes+0xa78>)
 800105e:	2201      	movs	r2, #1
 8001060:	701a      	strb	r2, [r3, #0]
				break;
 8001062:	e085      	b.n	8001170 <Gestion_Commandes+0x9f0>
			}
			case RV3: {
				_DirG = RECULE;
 8001064:	4b5f      	ldr	r3, [pc, #380]	; (80011e4 <Gestion_Commandes+0xa64>)
 8001066:	2200      	movs	r2, #0
 8001068:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 800106a:	4b5f      	ldr	r3, [pc, #380]	; (80011e8 <Gestion_Commandes+0xa68>)
 800106c:	2201      	movs	r2, #1
 800106e:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8001070:	4b5e      	ldr	r3, [pc, #376]	; (80011ec <Gestion_Commandes+0xa6c>)
 8001072:	224c      	movs	r2, #76	; 0x4c
 8001074:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8001076:	4b5e      	ldr	r3, [pc, #376]	; (80011f0 <Gestion_Commandes+0xa70>)
 8001078:	224c      	movs	r2, #76	; 0x4c
 800107a:	801a      	strh	r2, [r3, #0]
				Etat = GV3;
 800107c:	4b5d      	ldr	r3, [pc, #372]	; (80011f4 <Gestion_Commandes+0xa74>)
 800107e:	220d      	movs	r2, #13
 8001080:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8001082:	4b5d      	ldr	r3, [pc, #372]	; (80011f8 <Gestion_Commandes+0xa78>)
 8001084:	2201      	movs	r2, #1
 8001086:	701a      	strb	r2, [r3, #0]
				break;
 8001088:	e072      	b.n	8001170 <Gestion_Commandes+0x9f0>
			}
			case DV1: {
				_DirG = RECULE;
 800108a:	4b56      	ldr	r3, [pc, #344]	; (80011e4 <Gestion_Commandes+0xa64>)
 800108c:	2200      	movs	r2, #0
 800108e:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 8001090:	4b55      	ldr	r3, [pc, #340]	; (80011e8 <Gestion_Commandes+0xa68>)
 8001092:	2200      	movs	r2, #0
 8001094:	801a      	strh	r2, [r3, #0]
				_CVitG = 0;
 8001096:	4b55      	ldr	r3, [pc, #340]	; (80011ec <Gestion_Commandes+0xa6c>)
 8001098:	2200      	movs	r2, #0
 800109a:	801a      	strh	r2, [r3, #0]
				_CVitD = 0;
 800109c:	4b54      	ldr	r3, [pc, #336]	; (80011f0 <Gestion_Commandes+0xa70>)
 800109e:	2200      	movs	r2, #0
 80010a0:	801a      	strh	r2, [r3, #0]
				Etat = ARRET;
 80010a2:	4b54      	ldr	r3, [pc, #336]	; (80011f4 <Gestion_Commandes+0xa74>)
 80010a4:	2201      	movs	r2, #1
 80010a6:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 80010a8:	4b53      	ldr	r3, [pc, #332]	; (80011f8 <Gestion_Commandes+0xa78>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	701a      	strb	r2, [r3, #0]

				break;
 80010ae:	e05f      	b.n	8001170 <Gestion_Commandes+0x9f0>
			}
			case DV2: {
				_DirG = AVANCE;
 80010b0:	4b4c      	ldr	r3, [pc, #304]	; (80011e4 <Gestion_Commandes+0xa64>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 80010b6:	4b4c      	ldr	r3, [pc, #304]	; (80011e8 <Gestion_Commandes+0xa68>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 80010bc:	4b4b      	ldr	r3, [pc, #300]	; (80011ec <Gestion_Commandes+0xa6c>)
 80010be:	2226      	movs	r2, #38	; 0x26
 80010c0:	801a      	strh	r2, [r3, #0]
				_CVitD = V1;
 80010c2:	4b4b      	ldr	r3, [pc, #300]	; (80011f0 <Gestion_Commandes+0xa70>)
 80010c4:	2226      	movs	r2, #38	; 0x26
 80010c6:	801a      	strh	r2, [r3, #0]
				Etat = DV1;
 80010c8:	4b4a      	ldr	r3, [pc, #296]	; (80011f4 <Gestion_Commandes+0xa74>)
 80010ca:	2208      	movs	r2, #8
 80010cc:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80010ce:	4b4a      	ldr	r3, [pc, #296]	; (80011f8 <Gestion_Commandes+0xa78>)
 80010d0:	2201      	movs	r2, #1
 80010d2:	701a      	strb	r2, [r3, #0]
				break;
 80010d4:	e04c      	b.n	8001170 <Gestion_Commandes+0x9f0>
			}
			case DV3: {
				_DirG = AVANCE;
 80010d6:	4b43      	ldr	r3, [pc, #268]	; (80011e4 <Gestion_Commandes+0xa64>)
 80010d8:	2201      	movs	r2, #1
 80010da:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 80010dc:	4b42      	ldr	r3, [pc, #264]	; (80011e8 <Gestion_Commandes+0xa68>)
 80010de:	2200      	movs	r2, #0
 80010e0:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 80010e2:	4b42      	ldr	r3, [pc, #264]	; (80011ec <Gestion_Commandes+0xa6c>)
 80010e4:	2238      	movs	r2, #56	; 0x38
 80010e6:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 80010e8:	4b41      	ldr	r3, [pc, #260]	; (80011f0 <Gestion_Commandes+0xa70>)
 80010ea:	2238      	movs	r2, #56	; 0x38
 80010ec:	801a      	strh	r2, [r3, #0]
				Etat = DV2;
 80010ee:	4b41      	ldr	r3, [pc, #260]	; (80011f4 <Gestion_Commandes+0xa74>)
 80010f0:	2209      	movs	r2, #9
 80010f2:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80010f4:	4b40      	ldr	r3, [pc, #256]	; (80011f8 <Gestion_Commandes+0xa78>)
 80010f6:	2201      	movs	r2, #1
 80010f8:	701a      	strb	r2, [r3, #0]
				break;
 80010fa:	e039      	b.n	8001170 <Gestion_Commandes+0x9f0>
			}
			case GV1: {
				_DirG = RECULE;
 80010fc:	4b39      	ldr	r3, [pc, #228]	; (80011e4 <Gestion_Commandes+0xa64>)
 80010fe:	2200      	movs	r2, #0
 8001100:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8001102:	4b39      	ldr	r3, [pc, #228]	; (80011e8 <Gestion_Commandes+0xa68>)
 8001104:	2201      	movs	r2, #1
 8001106:	801a      	strh	r2, [r3, #0]
				_CVitG = V2;
 8001108:	4b38      	ldr	r3, [pc, #224]	; (80011ec <Gestion_Commandes+0xa6c>)
 800110a:	2238      	movs	r2, #56	; 0x38
 800110c:	801a      	strh	r2, [r3, #0]
				_CVitD = V2;
 800110e:	4b38      	ldr	r3, [pc, #224]	; (80011f0 <Gestion_Commandes+0xa70>)
 8001110:	2238      	movs	r2, #56	; 0x38
 8001112:	801a      	strh	r2, [r3, #0]
				Etat = GV2;
 8001114:	4b37      	ldr	r3, [pc, #220]	; (80011f4 <Gestion_Commandes+0xa74>)
 8001116:	220c      	movs	r2, #12
 8001118:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 800111a:	4b37      	ldr	r3, [pc, #220]	; (80011f8 <Gestion_Commandes+0xa78>)
 800111c:	2201      	movs	r2, #1
 800111e:	701a      	strb	r2, [r3, #0]
				break;
 8001120:	e026      	b.n	8001170 <Gestion_Commandes+0x9f0>
			}
			case GV2: {
				_DirG = RECULE;
 8001122:	4b30      	ldr	r3, [pc, #192]	; (80011e4 <Gestion_Commandes+0xa64>)
 8001124:	2200      	movs	r2, #0
 8001126:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8001128:	4b2f      	ldr	r3, [pc, #188]	; (80011e8 <Gestion_Commandes+0xa68>)
 800112a:	2201      	movs	r2, #1
 800112c:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 800112e:	4b2f      	ldr	r3, [pc, #188]	; (80011ec <Gestion_Commandes+0xa6c>)
 8001130:	224c      	movs	r2, #76	; 0x4c
 8001132:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 8001134:	4b2e      	ldr	r3, [pc, #184]	; (80011f0 <Gestion_Commandes+0xa70>)
 8001136:	224c      	movs	r2, #76	; 0x4c
 8001138:	801a      	strh	r2, [r3, #0]
				Etat = GV3;
 800113a:	4b2e      	ldr	r3, [pc, #184]	; (80011f4 <Gestion_Commandes+0xa74>)
 800113c:	220d      	movs	r2, #13
 800113e:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8001140:	4b2d      	ldr	r3, [pc, #180]	; (80011f8 <Gestion_Commandes+0xa78>)
 8001142:	2201      	movs	r2, #1
 8001144:	701a      	strb	r2, [r3, #0]
				break;
 8001146:	e013      	b.n	8001170 <Gestion_Commandes+0x9f0>
			}
			case GV3: {
				_DirG = RECULE;
 8001148:	4b26      	ldr	r3, [pc, #152]	; (80011e4 <Gestion_Commandes+0xa64>)
 800114a:	2200      	movs	r2, #0
 800114c:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 800114e:	4b26      	ldr	r3, [pc, #152]	; (80011e8 <Gestion_Commandes+0xa68>)
 8001150:	2201      	movs	r2, #1
 8001152:	801a      	strh	r2, [r3, #0]
				_CVitG = V3;
 8001154:	4b25      	ldr	r3, [pc, #148]	; (80011ec <Gestion_Commandes+0xa6c>)
 8001156:	224c      	movs	r2, #76	; 0x4c
 8001158:	801a      	strh	r2, [r3, #0]
				_CVitD = V3;
 800115a:	4b25      	ldr	r3, [pc, #148]	; (80011f0 <Gestion_Commandes+0xa70>)
 800115c:	224c      	movs	r2, #76	; 0x4c
 800115e:	801a      	strh	r2, [r3, #0]
				Etat = GV3;
 8001160:	4b24      	ldr	r3, [pc, #144]	; (80011f4 <Gestion_Commandes+0xa74>)
 8001162:	220d      	movs	r2, #13
 8001164:	701a      	strb	r2, [r3, #0]
				Mode = ACTIF_MODE;
 8001166:	4b24      	ldr	r3, [pc, #144]	; (80011f8 <Gestion_Commandes+0xa78>)
 8001168:	2201      	movs	r2, #1
 800116a:	701a      	strb	r2, [r3, #0]
				break;
 800116c:	e000      	b.n	8001170 <Gestion_Commandes+0x9f0>
			}
			default:
				break;
 800116e:	bf00      	nop
			}
			break;
 8001170:	e022      	b.n	80011b8 <Gestion_Commandes+0xa38>

		}
		case PARK: {
			if (Etat != VEILLE) {
 8001172:	4b20      	ldr	r3, [pc, #128]	; (80011f4 <Gestion_Commandes+0xa74>)
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d019      	beq.n	80011ae <Gestion_Commandes+0xa2e>
				Etat = PARK_STATE;
 800117a:	4b1e      	ldr	r3, [pc, #120]	; (80011f4 <Gestion_Commandes+0xa74>)
 800117c:	220e      	movs	r2, #14
 800117e:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 8001180:	4b1d      	ldr	r3, [pc, #116]	; (80011f8 <Gestion_Commandes+0xa78>)
 8001182:	2200      	movs	r2, #0
 8001184:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001186:	e012      	b.n	80011ae <Gestion_Commandes+0xa2e>
		}
		case MOV_PARK: {
			if (Etat != VEILLE) {
 8001188:	4b1a      	ldr	r3, [pc, #104]	; (80011f4 <Gestion_Commandes+0xa74>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d010      	beq.n	80011b2 <Gestion_Commandes+0xa32>
				Etat = MOV_PARK_STATE;
 8001190:	4b18      	ldr	r3, [pc, #96]	; (80011f4 <Gestion_Commandes+0xa74>)
 8001192:	220f      	movs	r2, #15
 8001194:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001196:	e00c      	b.n	80011b2 <Gestion_Commandes+0xa32>
		}
		case ATTENTE_PARK: {
			if (Etat != VEILLE) {
 8001198:	4b16      	ldr	r3, [pc, #88]	; (80011f4 <Gestion_Commandes+0xa74>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d00a      	beq.n	80011b6 <Gestion_Commandes+0xa36>
				Etat = ARRET; // TODO Change state
 80011a0:	4b14      	ldr	r3, [pc, #80]	; (80011f4 <Gestion_Commandes+0xa74>)
 80011a2:	2201      	movs	r2, #1
 80011a4:	701a      	strb	r2, [r3, #0]
				Mode = SLEEP;
 80011a6:	4b14      	ldr	r3, [pc, #80]	; (80011f8 <Gestion_Commandes+0xa78>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	701a      	strb	r2, [r3, #0]
			}
			break;
 80011ac:	e003      	b.n	80011b6 <Gestion_Commandes+0xa36>
			break;
 80011ae:	bf00      	nop
 80011b0:	e002      	b.n	80011b8 <Gestion_Commandes+0xa38>
			break;
 80011b2:	bf00      	nop
 80011b4:	e000      	b.n	80011b8 <Gestion_Commandes+0xa38>
			break;
 80011b6:	bf00      	nop
		}
		}
	}

	if (Etat == MOV_PARK_STATE) {
 80011b8:	4b0e      	ldr	r3, [pc, #56]	; (80011f4 <Gestion_Commandes+0xa74>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	2b0f      	cmp	r3, #15
 80011be:	d108      	bne.n	80011d2 <Gestion_Commandes+0xa52>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 80011c0:	2201      	movs	r2, #1
 80011c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011c6:	480d      	ldr	r0, [pc, #52]	; (80011fc <Gestion_Commandes+0xa7c>)
 80011c8:	f002 fe2e 	bl	8003e28 <HAL_GPIO_WritePin>
		movPark(&Etat);
 80011cc:	4809      	ldr	r0, [pc, #36]	; (80011f4 <Gestion_Commandes+0xa74>)
 80011ce:	f000 f817 	bl	8001200 <movPark>
	}

	if (Etat == PARK_STATE) {
 80011d2:	4b08      	ldr	r3, [pc, #32]	; (80011f4 <Gestion_Commandes+0xa74>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2b0e      	cmp	r3, #14
 80011d8:	d102      	bne.n	80011e0 <Gestion_Commandes+0xa60>
		Park(&Etat);
 80011da:	4806      	ldr	r0, [pc, #24]	; (80011f4 <Gestion_Commandes+0xa74>)
 80011dc:	f000 f908 	bl	80013f0 <Park>
	}
}
 80011e0:	bf00      	nop
 80011e2:	bd80      	pop	{r7, pc}
 80011e4:	20000128 	.word	0x20000128
 80011e8:	20000108 	.word	0x20000108
 80011ec:	2000004e 	.word	0x2000004e
 80011f0:	2000004c 	.word	0x2000004c
 80011f4:	20000060 	.word	0x20000060
 80011f8:	20000119 	.word	0x20000119
 80011fc:	40010c00 	.word	0x40010c00

08001200 <movPark>:

void movPark(enum GST_CMDE_ETAT* Etat) {
 8001200:	b480      	push	{r7}
 8001202:	b083      	sub	sp, #12
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
	static enum MOV_PARK_ETAT movParkEtat = AVANCER_50cm;
	static unsigned int cpt = 0;
	switch (movParkEtat) {
 8001208:	4b70      	ldr	r3, [pc, #448]	; (80013cc <movPark+0x1cc>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	2b04      	cmp	r3, #4
 800120e:	f200 80d7 	bhi.w	80013c0 <movPark+0x1c0>
 8001212:	a201      	add	r2, pc, #4	; (adr r2, 8001218 <movPark+0x18>)
 8001214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001218:	0800122d 	.word	0x0800122d
 800121c:	08001269 	.word	0x08001269
 8001220:	080012a5 	.word	0x080012a5
 8001224:	08001333 	.word	0x08001333
 8001228:	0800136f 	.word	0x0800136f
	case AVANCER_50cm: {
		if (cpt++ == 20) {
 800122c:	4b68      	ldr	r3, [pc, #416]	; (80013d0 <movPark+0x1d0>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	1c5a      	adds	r2, r3, #1
 8001232:	4967      	ldr	r1, [pc, #412]	; (80013d0 <movPark+0x1d0>)
 8001234:	600a      	str	r2, [r1, #0]
 8001236:	2b14      	cmp	r3, #20
 8001238:	d106      	bne.n	8001248 <movPark+0x48>
			movParkEtat = TOURNER_CCW;
 800123a:	4b64      	ldr	r3, [pc, #400]	; (80013cc <movPark+0x1cc>)
 800123c:	2201      	movs	r2, #1
 800123e:	701a      	strb	r2, [r3, #0]
			cpt = 0;
 8001240:	4b63      	ldr	r3, [pc, #396]	; (80013d0 <movPark+0x1d0>)
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
			_CVitG = V1;
			_DirD = AVANCE;
			_DirG = AVANCE;
			Mode = ACTIF_MODE;
		}
		break;
 8001246:	e0bb      	b.n	80013c0 <movPark+0x1c0>
			_CVitD = V1;
 8001248:	4b62      	ldr	r3, [pc, #392]	; (80013d4 <movPark+0x1d4>)
 800124a:	2226      	movs	r2, #38	; 0x26
 800124c:	801a      	strh	r2, [r3, #0]
			_CVitG = V1;
 800124e:	4b62      	ldr	r3, [pc, #392]	; (80013d8 <movPark+0x1d8>)
 8001250:	2226      	movs	r2, #38	; 0x26
 8001252:	801a      	strh	r2, [r3, #0]
			_DirD = AVANCE;
 8001254:	4b61      	ldr	r3, [pc, #388]	; (80013dc <movPark+0x1dc>)
 8001256:	2201      	movs	r2, #1
 8001258:	801a      	strh	r2, [r3, #0]
			_DirG = AVANCE;
 800125a:	4b61      	ldr	r3, [pc, #388]	; (80013e0 <movPark+0x1e0>)
 800125c:	2201      	movs	r2, #1
 800125e:	801a      	strh	r2, [r3, #0]
			Mode = ACTIF_MODE;
 8001260:	4b60      	ldr	r3, [pc, #384]	; (80013e4 <movPark+0x1e4>)
 8001262:	2201      	movs	r2, #1
 8001264:	701a      	strb	r2, [r3, #0]
		break;
 8001266:	e0ab      	b.n	80013c0 <movPark+0x1c0>
	}
	case TOURNER_CCW: {
		if (cpt++ == 20) {
 8001268:	4b59      	ldr	r3, [pc, #356]	; (80013d0 <movPark+0x1d0>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	1c5a      	adds	r2, r3, #1
 800126e:	4958      	ldr	r1, [pc, #352]	; (80013d0 <movPark+0x1d0>)
 8001270:	600a      	str	r2, [r1, #0]
 8001272:	2b14      	cmp	r3, #20
 8001274:	d106      	bne.n	8001284 <movPark+0x84>
			movParkEtat = MOV_Z;
 8001276:	4b55      	ldr	r3, [pc, #340]	; (80013cc <movPark+0x1cc>)
 8001278:	2202      	movs	r2, #2
 800127a:	701a      	strb	r2, [r3, #0]
			cpt = 0;
 800127c:	4b54      	ldr	r3, [pc, #336]	; (80013d0 <movPark+0x1d0>)
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
			_CVitG = V1;
			_DirD = AVANCE;
			_DirG = RECULE;
			Mode = ACTIF_MODE;
		}
		break;
 8001282:	e09d      	b.n	80013c0 <movPark+0x1c0>
			_CVitD = V1;
 8001284:	4b53      	ldr	r3, [pc, #332]	; (80013d4 <movPark+0x1d4>)
 8001286:	2226      	movs	r2, #38	; 0x26
 8001288:	801a      	strh	r2, [r3, #0]
			_CVitG = V1;
 800128a:	4b53      	ldr	r3, [pc, #332]	; (80013d8 <movPark+0x1d8>)
 800128c:	2226      	movs	r2, #38	; 0x26
 800128e:	801a      	strh	r2, [r3, #0]
			_DirD = AVANCE;
 8001290:	4b52      	ldr	r3, [pc, #328]	; (80013dc <movPark+0x1dc>)
 8001292:	2201      	movs	r2, #1
 8001294:	801a      	strh	r2, [r3, #0]
			_DirG = RECULE;
 8001296:	4b52      	ldr	r3, [pc, #328]	; (80013e0 <movPark+0x1e0>)
 8001298:	2200      	movs	r2, #0
 800129a:	801a      	strh	r2, [r3, #0]
			Mode = ACTIF_MODE;
 800129c:	4b51      	ldr	r3, [pc, #324]	; (80013e4 <movPark+0x1e4>)
 800129e:	2201      	movs	r2, #1
 80012a0:	701a      	strb	r2, [r3, #0]
		break;
 80012a2:	e08d      	b.n	80013c0 <movPark+0x1c0>
	}
	case MOV_Z: {
		if (((long)Dist_mur - position_ref_i.z - DECALAGE) < -TOLERANCE
 80012a4:	4b50      	ldr	r3, [pc, #320]	; (80013e8 <movPark+0x1e8>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	461a      	mov	r2, r3
 80012aa:	4b50      	ldr	r3, [pc, #320]	; (80013ec <movPark+0x1ec>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	3b1e      	subs	r3, #30
 80012b2:	f113 0f03 	cmn.w	r3, #3
 80012b6:	db08      	blt.n	80012ca <movPark+0xca>
				|| ((long)Dist_mur - position_ref_i.z - DECALAGE) > TOLERANCE) {
 80012b8:	4b4b      	ldr	r3, [pc, #300]	; (80013e8 <movPark+0x1e8>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	461a      	mov	r2, r3
 80012be:	4b4b      	ldr	r3, [pc, #300]	; (80013ec <movPark+0x1ec>)
 80012c0:	689b      	ldr	r3, [r3, #8]
 80012c2:	1ad3      	subs	r3, r2, r3
 80012c4:	3b1e      	subs	r3, #30
 80012c6:	2b03      	cmp	r3, #3
 80012c8:	dd2d      	ble.n	8001326 <movPark+0x126>
			if ((long)Dist_mur < (position_ref_i.z + DECALAGE)) {
 80012ca:	4b48      	ldr	r3, [pc, #288]	; (80013ec <movPark+0x1ec>)
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	331e      	adds	r3, #30
 80012d0:	4a45      	ldr	r2, [pc, #276]	; (80013e8 <movPark+0x1e8>)
 80012d2:	6812      	ldr	r2, [r2, #0]
 80012d4:	4293      	cmp	r3, r2
 80012d6:	dd0f      	ble.n	80012f8 <movPark+0xf8>
				_CVitD = V1;
 80012d8:	4b3e      	ldr	r3, [pc, #248]	; (80013d4 <movPark+0x1d4>)
 80012da:	2226      	movs	r2, #38	; 0x26
 80012dc:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 80012de:	4b3e      	ldr	r3, [pc, #248]	; (80013d8 <movPark+0x1d8>)
 80012e0:	2226      	movs	r2, #38	; 0x26
 80012e2:	801a      	strh	r2, [r3, #0]
				_DirD = RECULE;
 80012e4:	4b3d      	ldr	r3, [pc, #244]	; (80013dc <movPark+0x1dc>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	801a      	strh	r2, [r3, #0]
				_DirG = RECULE;
 80012ea:	4b3d      	ldr	r3, [pc, #244]	; (80013e0 <movPark+0x1e0>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	801a      	strh	r2, [r3, #0]
				Mode = ACTIF_MODE;
 80012f0:	4b3c      	ldr	r3, [pc, #240]	; (80013e4 <movPark+0x1e4>)
 80012f2:	2201      	movs	r2, #1
 80012f4:	701a      	strb	r2, [r3, #0]
			if ((long)Dist_mur < (position_ref_i.z + DECALAGE)) {
 80012f6:	e01a      	b.n	800132e <movPark+0x12e>
			} else if ((long)Dist_mur > (position_ref_i.z + DECALAGE)) {
 80012f8:	4b3c      	ldr	r3, [pc, #240]	; (80013ec <movPark+0x1ec>)
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	331e      	adds	r3, #30
 80012fe:	4a3a      	ldr	r2, [pc, #232]	; (80013e8 <movPark+0x1e8>)
 8001300:	6812      	ldr	r2, [r2, #0]
 8001302:	4293      	cmp	r3, r2
 8001304:	da13      	bge.n	800132e <movPark+0x12e>
				_CVitD = V1;
 8001306:	4b33      	ldr	r3, [pc, #204]	; (80013d4 <movPark+0x1d4>)
 8001308:	2226      	movs	r2, #38	; 0x26
 800130a:	801a      	strh	r2, [r3, #0]
				_CVitG = V1;
 800130c:	4b32      	ldr	r3, [pc, #200]	; (80013d8 <movPark+0x1d8>)
 800130e:	2226      	movs	r2, #38	; 0x26
 8001310:	801a      	strh	r2, [r3, #0]
				_DirD = AVANCE;
 8001312:	4b32      	ldr	r3, [pc, #200]	; (80013dc <movPark+0x1dc>)
 8001314:	2201      	movs	r2, #1
 8001316:	801a      	strh	r2, [r3, #0]
				_DirG = AVANCE;
 8001318:	4b31      	ldr	r3, [pc, #196]	; (80013e0 <movPark+0x1e0>)
 800131a:	2201      	movs	r2, #1
 800131c:	801a      	strh	r2, [r3, #0]
				Mode = ACTIF_MODE;
 800131e:	4b31      	ldr	r3, [pc, #196]	; (80013e4 <movPark+0x1e4>)
 8001320:	2201      	movs	r2, #1
 8001322:	701a      	strb	r2, [r3, #0]
			if ((long)Dist_mur < (position_ref_i.z + DECALAGE)) {
 8001324:	e003      	b.n	800132e <movPark+0x12e>
			}
		} else {
			movParkEtat = TOURNER_CW;
 8001326:	4b29      	ldr	r3, [pc, #164]	; (80013cc <movPark+0x1cc>)
 8001328:	2203      	movs	r2, #3
 800132a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800132c:	e048      	b.n	80013c0 <movPark+0x1c0>
			if ((long)Dist_mur < (position_ref_i.z + DECALAGE)) {
 800132e:	bf00      	nop
		break;
 8001330:	e046      	b.n	80013c0 <movPark+0x1c0>
	}
	case TOURNER_CW: {
		if (cpt++ == 20) {
 8001332:	4b27      	ldr	r3, [pc, #156]	; (80013d0 <movPark+0x1d0>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	1c5a      	adds	r2, r3, #1
 8001338:	4925      	ldr	r1, [pc, #148]	; (80013d0 <movPark+0x1d0>)
 800133a:	600a      	str	r2, [r1, #0]
 800133c:	2b14      	cmp	r3, #20
 800133e:	d106      	bne.n	800134e <movPark+0x14e>
			movParkEtat = ALIGNER;
 8001340:	4b22      	ldr	r3, [pc, #136]	; (80013cc <movPark+0x1cc>)
 8001342:	2204      	movs	r2, #4
 8001344:	701a      	strb	r2, [r3, #0]
			cpt = 0;
 8001346:	4b22      	ldr	r3, [pc, #136]	; (80013d0 <movPark+0x1d0>)
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
			_CVitG = V1;
			_DirD = RECULE;
			_DirG = AVANCE;
			Mode = ACTIF_MODE;
		}
		break;
 800134c:	e038      	b.n	80013c0 <movPark+0x1c0>
			_CVitD = V1;
 800134e:	4b21      	ldr	r3, [pc, #132]	; (80013d4 <movPark+0x1d4>)
 8001350:	2226      	movs	r2, #38	; 0x26
 8001352:	801a      	strh	r2, [r3, #0]
			_CVitG = V1;
 8001354:	4b20      	ldr	r3, [pc, #128]	; (80013d8 <movPark+0x1d8>)
 8001356:	2226      	movs	r2, #38	; 0x26
 8001358:	801a      	strh	r2, [r3, #0]
			_DirD = RECULE;
 800135a:	4b20      	ldr	r3, [pc, #128]	; (80013dc <movPark+0x1dc>)
 800135c:	2200      	movs	r2, #0
 800135e:	801a      	strh	r2, [r3, #0]
			_DirG = AVANCE;
 8001360:	4b1f      	ldr	r3, [pc, #124]	; (80013e0 <movPark+0x1e0>)
 8001362:	2201      	movs	r2, #1
 8001364:	801a      	strh	r2, [r3, #0]
			Mode = ACTIF_MODE;
 8001366:	4b1f      	ldr	r3, [pc, #124]	; (80013e4 <movPark+0x1e4>)
 8001368:	2201      	movs	r2, #1
 800136a:	701a      	strb	r2, [r3, #0]
		break;
 800136c:	e028      	b.n	80013c0 <movPark+0x1c0>
	}
	case ALIGNER: {
		if ((long)Dist_mur > position_ref_i.x) {
 800136e:	4b1f      	ldr	r3, [pc, #124]	; (80013ec <movPark+0x1ec>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a1d      	ldr	r2, [pc, #116]	; (80013e8 <movPark+0x1e8>)
 8001374:	6812      	ldr	r2, [r2, #0]
 8001376:	4293      	cmp	r3, r2
 8001378:	da0f      	bge.n	800139a <movPark+0x19a>
			_CVitD = V1;
 800137a:	4b16      	ldr	r3, [pc, #88]	; (80013d4 <movPark+0x1d4>)
 800137c:	2226      	movs	r2, #38	; 0x26
 800137e:	801a      	strh	r2, [r3, #0]
			_CVitG = V1;
 8001380:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <movPark+0x1d8>)
 8001382:	2226      	movs	r2, #38	; 0x26
 8001384:	801a      	strh	r2, [r3, #0]
			_DirD = AVANCE;
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <movPark+0x1dc>)
 8001388:	2201      	movs	r2, #1
 800138a:	801a      	strh	r2, [r3, #0]
			_DirG = AVANCE;
 800138c:	4b14      	ldr	r3, [pc, #80]	; (80013e0 <movPark+0x1e0>)
 800138e:	2201      	movs	r2, #1
 8001390:	801a      	strh	r2, [r3, #0]
			Mode = ACTIF_MODE;
 8001392:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <movPark+0x1e4>)
 8001394:	2201      	movs	r2, #1
 8001396:	701a      	strb	r2, [r3, #0]
			Mode = SLEEP;
			movParkEtat = AVANCER_50cm;
			*Etat = PARK_STATE;
			cpt = 0;
		}
		break;
 8001398:	e011      	b.n	80013be <movPark+0x1be>
			_CVitD = 0;
 800139a:	4b0e      	ldr	r3, [pc, #56]	; (80013d4 <movPark+0x1d4>)
 800139c:	2200      	movs	r2, #0
 800139e:	801a      	strh	r2, [r3, #0]
			_CVitG = 0;
 80013a0:	4b0d      	ldr	r3, [pc, #52]	; (80013d8 <movPark+0x1d8>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	801a      	strh	r2, [r3, #0]
			Mode = SLEEP;
 80013a6:	4b0f      	ldr	r3, [pc, #60]	; (80013e4 <movPark+0x1e4>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	701a      	strb	r2, [r3, #0]
			movParkEtat = AVANCER_50cm;
 80013ac:	4b07      	ldr	r3, [pc, #28]	; (80013cc <movPark+0x1cc>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	701a      	strb	r2, [r3, #0]
			*Etat = PARK_STATE;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	220e      	movs	r2, #14
 80013b6:	701a      	strb	r2, [r3, #0]
			cpt = 0;
 80013b8:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <movPark+0x1d0>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	601a      	str	r2, [r3, #0]
		break;
 80013be:	bf00      	nop
	}
	}
}
 80013c0:	bf00      	nop
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bc80      	pop	{r7}
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	20000061 	.word	0x20000061
 80013d0:	20000064 	.word	0x20000064
 80013d4:	2000004c 	.word	0x2000004c
 80013d8:	2000004e 	.word	0x2000004e
 80013dc:	20000108 	.word	0x20000108
 80013e0:	20000128 	.word	0x20000128
 80013e4:	20000119 	.word	0x20000119
 80013e8:	20000114 	.word	0x20000114
 80013ec:	2000000c 	.word	0x2000000c

080013f0 <Park>:

void Park(enum GST_CMDE_ETAT* Etat){
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
	//TODO demande d'adresse
	static unsigned int cpt = 0;
	cpt++;
 80013f8:	4b2a      	ldr	r3, [pc, #168]	; (80014a4 <Park+0xb4>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	3301      	adds	r3, #1
 80013fe:	4a29      	ldr	r2, [pc, #164]	; (80014a4 <Park+0xb4>)
 8001400:	6013      	str	r3, [r2, #0]
	if (cpt < 200000) {
 8001402:	4b28      	ldr	r3, [pc, #160]	; (80014a4 <Park+0xb4>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a28      	ldr	r2, [pc, #160]	; (80014a8 <Park+0xb8>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d80e      	bhi.n	800142a <Park+0x3a>
		Direction_Sonar(POS_X);
 800140c:	2000      	movs	r0, #0
 800140e:	f7ff f98b 	bl	8000728 <Direction_Sonar>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001412:	2201      	movs	r2, #1
 8001414:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001418:	4824      	ldr	r0, [pc, #144]	; (80014ac <Park+0xbc>)
 800141a:	f002 fd05 	bl	8003e28 <HAL_GPIO_WritePin>
		position_ref_o.x = Dist_mur;
 800141e:	4b24      	ldr	r3, [pc, #144]	; (80014b0 <Park+0xc0>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	461a      	mov	r2, r3
 8001424:	4b23      	ldr	r3, [pc, #140]	; (80014b4 <Park+0xc4>)
 8001426:	601a      	str	r2, [r3, #0]
		position_ref_o.z = Dist_mur;
	} else {
		cpt = 0;
		*Etat = ARRET;
	}
}
 8001428:	e038      	b.n	800149c <Park+0xac>
	} else if (cpt >= 200000 && cpt < 400000) {
 800142a:	4b1e      	ldr	r3, [pc, #120]	; (80014a4 <Park+0xb4>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a1e      	ldr	r2, [pc, #120]	; (80014a8 <Park+0xb8>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d913      	bls.n	800145c <Park+0x6c>
 8001434:	4b1b      	ldr	r3, [pc, #108]	; (80014a4 <Park+0xb4>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a1f      	ldr	r2, [pc, #124]	; (80014b8 <Park+0xc8>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d80e      	bhi.n	800145c <Park+0x6c>
		Direction_Sonar(POS_Y);
 800143e:	2001      	movs	r0, #1
 8001440:	f7ff f972 	bl	8000728 <Direction_Sonar>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001444:	2201      	movs	r2, #1
 8001446:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800144a:	4818      	ldr	r0, [pc, #96]	; (80014ac <Park+0xbc>)
 800144c:	f002 fcec 	bl	8003e28 <HAL_GPIO_WritePin>
		position_ref_o.y = Dist_mur;
 8001450:	4b17      	ldr	r3, [pc, #92]	; (80014b0 <Park+0xc0>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	461a      	mov	r2, r3
 8001456:	4b17      	ldr	r3, [pc, #92]	; (80014b4 <Park+0xc4>)
 8001458:	605a      	str	r2, [r3, #4]
 800145a:	e01f      	b.n	800149c <Park+0xac>
	} else if (cpt >= 400000 && cpt < 600000) {
 800145c:	4b11      	ldr	r3, [pc, #68]	; (80014a4 <Park+0xb4>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a15      	ldr	r2, [pc, #84]	; (80014b8 <Park+0xc8>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d913      	bls.n	800148e <Park+0x9e>
 8001466:	4b0f      	ldr	r3, [pc, #60]	; (80014a4 <Park+0xb4>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a14      	ldr	r2, [pc, #80]	; (80014bc <Park+0xcc>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d80e      	bhi.n	800148e <Park+0x9e>
		Direction_Sonar(POS_Z);
 8001470:	2002      	movs	r0, #2
 8001472:	f7ff f959 	bl	8000728 <Direction_Sonar>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001476:	2201      	movs	r2, #1
 8001478:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800147c:	480b      	ldr	r0, [pc, #44]	; (80014ac <Park+0xbc>)
 800147e:	f002 fcd3 	bl	8003e28 <HAL_GPIO_WritePin>
		position_ref_o.z = Dist_mur;
 8001482:	4b0b      	ldr	r3, [pc, #44]	; (80014b0 <Park+0xc0>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	461a      	mov	r2, r3
 8001488:	4b0a      	ldr	r3, [pc, #40]	; (80014b4 <Park+0xc4>)
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	e006      	b.n	800149c <Park+0xac>
		cpt = 0;
 800148e:	4b05      	ldr	r3, [pc, #20]	; (80014a4 <Park+0xb4>)
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
		*Etat = ARRET;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2201      	movs	r2, #1
 8001498:	701a      	strb	r2, [r3, #0]
}
 800149a:	e7ff      	b.n	800149c <Park+0xac>
 800149c:	bf00      	nop
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}
 80014a4:	20000068 	.word	0x20000068
 80014a8:	00030d3f 	.word	0x00030d3f
 80014ac:	40010c00 	.word	0x40010c00
 80014b0:	20000114 	.word	0x20000114
 80014b4:	20000000 	.word	0x20000000
 80014b8:	00061a7f 	.word	0x00061a7f
 80014bc:	000927bf 	.word	0x000927bf

080014c0 <controle>:

void controle(void) {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0

	if (Tech >= T_200_MS) {
 80014c4:	4b07      	ldr	r3, [pc, #28]	; (80014e4 <controle+0x24>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	2b63      	cmp	r3, #99	; 0x63
 80014ca:	d908      	bls.n	80014de <controle+0x1e>
		Tech = 0;
 80014cc:	4b05      	ldr	r3, [pc, #20]	; (80014e4 <controle+0x24>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
		ACS();
 80014d2:	f000 f809 	bl	80014e8 <ACS>
		Calcul_Vit();
 80014d6:	f000 f995 	bl	8001804 <Calcul_Vit>
		regulateur();
 80014da:	f000 f9ef 	bl	80018bc <regulateur>
	}

}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20000048 	.word	0x20000048

080014e8 <ACS>:

void ACS(void) {
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
	static uint16_t Delta1 = 0;
	static uint16_t Delta2 = 0;
	static uint16_t Delta3 = 0;
	static uint16_t Delta4 = 0;

	switch (Etat) {
 80014ec:	4b8f      	ldr	r3, [pc, #572]	; (800172c <ACS+0x244>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d002      	beq.n	80014fa <ACS+0x12>
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d01a      	beq.n	800152e <ACS+0x46>
			DirG = _DirG;
		}
		break;
	}
	}
}
 80014f8:	e16b      	b.n	80017d2 <ACS+0x2ea>
		if (Mode == ACTIF_MODE)
 80014fa:	4b8d      	ldr	r3, [pc, #564]	; (8001730 <ACS+0x248>)
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	b2db      	uxtb	r3, r3
 8001500:	2b01      	cmp	r3, #1
 8001502:	d103      	bne.n	800150c <ACS+0x24>
			Etat = ACTIF;
 8001504:	4b89      	ldr	r3, [pc, #548]	; (800172c <ACS+0x244>)
 8001506:	2201      	movs	r2, #1
 8001508:	701a      	strb	r2, [r3, #0]
		break;
 800150a:	e162      	b.n	80017d2 <ACS+0x2ea>
			CVitD = _CVitD;
 800150c:	4b89      	ldr	r3, [pc, #548]	; (8001734 <ACS+0x24c>)
 800150e:	881a      	ldrh	r2, [r3, #0]
 8001510:	4b89      	ldr	r3, [pc, #548]	; (8001738 <ACS+0x250>)
 8001512:	801a      	strh	r2, [r3, #0]
			CVitG = _CVitG;
 8001514:	4b89      	ldr	r3, [pc, #548]	; (800173c <ACS+0x254>)
 8001516:	881a      	ldrh	r2, [r3, #0]
 8001518:	4b89      	ldr	r3, [pc, #548]	; (8001740 <ACS+0x258>)
 800151a:	801a      	strh	r2, [r3, #0]
			DirD = _DirD;
 800151c:	4b89      	ldr	r3, [pc, #548]	; (8001744 <ACS+0x25c>)
 800151e:	881a      	ldrh	r2, [r3, #0]
 8001520:	4b89      	ldr	r3, [pc, #548]	; (8001748 <ACS+0x260>)
 8001522:	801a      	strh	r2, [r3, #0]
			DirG = _DirG;
 8001524:	4b89      	ldr	r3, [pc, #548]	; (800174c <ACS+0x264>)
 8001526:	881a      	ldrh	r2, [r3, #0]
 8001528:	4b89      	ldr	r3, [pc, #548]	; (8001750 <ACS+0x268>)
 800152a:	801a      	strh	r2, [r3, #0]
		break;
 800152c:	e151      	b.n	80017d2 <ACS+0x2ea>
		if (Mode == SLEEP)
 800152e:	4b80      	ldr	r3, [pc, #512]	; (8001730 <ACS+0x248>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	b2db      	uxtb	r3, r3
 8001534:	2b00      	cmp	r3, #0
 8001536:	d102      	bne.n	800153e <ACS+0x56>
			Etat = ARRET;
 8001538:	4b7c      	ldr	r3, [pc, #496]	; (800172c <ACS+0x244>)
 800153a:	2200      	movs	r2, #0
 800153c:	701a      	strb	r2, [r3, #0]
		if (_DirD == AVANCE && _DirG == AVANCE) {
 800153e:	4b81      	ldr	r3, [pc, #516]	; (8001744 <ACS+0x25c>)
 8001540:	881b      	ldrh	r3, [r3, #0]
 8001542:	2b01      	cmp	r3, #1
 8001544:	f040 8084 	bne.w	8001650 <ACS+0x168>
 8001548:	4b80      	ldr	r3, [pc, #512]	; (800174c <ACS+0x264>)
 800154a:	881b      	ldrh	r3, [r3, #0]
 800154c:	2b01      	cmp	r3, #1
 800154e:	d17f      	bne.n	8001650 <ACS+0x168>
			if ((Dist_ACS_1 < Seuil_Dist_1 - Delta1)
 8001550:	4b80      	ldr	r3, [pc, #512]	; (8001754 <ACS+0x26c>)
 8001552:	881b      	ldrh	r3, [r3, #0]
 8001554:	b29b      	uxth	r3, r3
 8001556:	461a      	mov	r2, r3
 8001558:	4b7f      	ldr	r3, [pc, #508]	; (8001758 <ACS+0x270>)
 800155a:	881b      	ldrh	r3, [r3, #0]
 800155c:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 8001560:	429a      	cmp	r2, r3
 8001562:	da21      	bge.n	80015a8 <ACS+0xc0>
					&& (Dist_ACS_2 < Seuil_Dist_2 - Delta2)) {
 8001564:	4b7d      	ldr	r3, [pc, #500]	; (800175c <ACS+0x274>)
 8001566:	881b      	ldrh	r3, [r3, #0]
 8001568:	b29b      	uxth	r3, r3
 800156a:	461a      	mov	r2, r3
 800156c:	4b7c      	ldr	r3, [pc, #496]	; (8001760 <ACS+0x278>)
 800156e:	881b      	ldrh	r3, [r3, #0]
 8001570:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 8001574:	429a      	cmp	r2, r3
 8001576:	da17      	bge.n	80015a8 <ACS+0xc0>
				CVitD = _CVitD;
 8001578:	4b6e      	ldr	r3, [pc, #440]	; (8001734 <ACS+0x24c>)
 800157a:	881a      	ldrh	r2, [r3, #0]
 800157c:	4b6e      	ldr	r3, [pc, #440]	; (8001738 <ACS+0x250>)
 800157e:	801a      	strh	r2, [r3, #0]
				CVitG = _CVitG;
 8001580:	4b6e      	ldr	r3, [pc, #440]	; (800173c <ACS+0x254>)
 8001582:	881a      	ldrh	r2, [r3, #0]
 8001584:	4b6e      	ldr	r3, [pc, #440]	; (8001740 <ACS+0x258>)
 8001586:	801a      	strh	r2, [r3, #0]
				DirD = _DirD;
 8001588:	4b6e      	ldr	r3, [pc, #440]	; (8001744 <ACS+0x25c>)
 800158a:	881a      	ldrh	r2, [r3, #0]
 800158c:	4b6e      	ldr	r3, [pc, #440]	; (8001748 <ACS+0x260>)
 800158e:	801a      	strh	r2, [r3, #0]
				DirG = _DirG;
 8001590:	4b6e      	ldr	r3, [pc, #440]	; (800174c <ACS+0x264>)
 8001592:	881a      	ldrh	r2, [r3, #0]
 8001594:	4b6e      	ldr	r3, [pc, #440]	; (8001750 <ACS+0x268>)
 8001596:	801a      	strh	r2, [r3, #0]
				Delta1 = Delta2 = 0;
 8001598:	4b71      	ldr	r3, [pc, #452]	; (8001760 <ACS+0x278>)
 800159a:	2200      	movs	r2, #0
 800159c:	801a      	strh	r2, [r3, #0]
 800159e:	4b70      	ldr	r3, [pc, #448]	; (8001760 <ACS+0x278>)
 80015a0:	881a      	ldrh	r2, [r3, #0]
 80015a2:	4b6d      	ldr	r3, [pc, #436]	; (8001758 <ACS+0x270>)
 80015a4:	801a      	strh	r2, [r3, #0]
 80015a6:	e052      	b.n	800164e <ACS+0x166>
			} else if ((Dist_ACS_1 < Seuil_Dist_1)
 80015a8:	4b6a      	ldr	r3, [pc, #424]	; (8001754 <ACS+0x26c>)
 80015aa:	881b      	ldrh	r3, [r3, #0]
 80015ac:	b29b      	uxth	r3, r3
 80015ae:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80015b2:	d215      	bcs.n	80015e0 <ACS+0xf8>
					&& (Dist_ACS_2 > Seuil_Dist_2)) {
 80015b4:	4b69      	ldr	r3, [pc, #420]	; (800175c <ACS+0x274>)
 80015b6:	881b      	ldrh	r3, [r3, #0]
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80015be:	d90f      	bls.n	80015e0 <ACS+0xf8>
				CVitD = V1;
 80015c0:	4b5d      	ldr	r3, [pc, #372]	; (8001738 <ACS+0x250>)
 80015c2:	2226      	movs	r2, #38	; 0x26
 80015c4:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 80015c6:	4b5e      	ldr	r3, [pc, #376]	; (8001740 <ACS+0x258>)
 80015c8:	2226      	movs	r2, #38	; 0x26
 80015ca:	801a      	strh	r2, [r3, #0]
				DirG = AVANCE;
 80015cc:	4b60      	ldr	r3, [pc, #384]	; (8001750 <ACS+0x268>)
 80015ce:	2201      	movs	r2, #1
 80015d0:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 80015d2:	4b5d      	ldr	r3, [pc, #372]	; (8001748 <ACS+0x260>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	801a      	strh	r2, [r3, #0]
				Delta2 = DELTA;
 80015d8:	4b61      	ldr	r3, [pc, #388]	; (8001760 <ACS+0x278>)
 80015da:	2250      	movs	r2, #80	; 0x50
 80015dc:	801a      	strh	r2, [r3, #0]
 80015de:	e036      	b.n	800164e <ACS+0x166>
			} else if ((Dist_ACS_1 > Seuil_Dist_1)
 80015e0:	4b5c      	ldr	r3, [pc, #368]	; (8001754 <ACS+0x26c>)
 80015e2:	881b      	ldrh	r3, [r3, #0]
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80015ea:	d915      	bls.n	8001618 <ACS+0x130>
					&& (Dist_ACS_2 < Seuil_Dist_2)) {
 80015ec:	4b5b      	ldr	r3, [pc, #364]	; (800175c <ACS+0x274>)
 80015ee:	881b      	ldrh	r3, [r3, #0]
 80015f0:	b29b      	uxth	r3, r3
 80015f2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80015f6:	d20f      	bcs.n	8001618 <ACS+0x130>
				CVitD = V1;
 80015f8:	4b4f      	ldr	r3, [pc, #316]	; (8001738 <ACS+0x250>)
 80015fa:	2226      	movs	r2, #38	; 0x26
 80015fc:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 80015fe:	4b50      	ldr	r3, [pc, #320]	; (8001740 <ACS+0x258>)
 8001600:	2226      	movs	r2, #38	; 0x26
 8001602:	801a      	strh	r2, [r3, #0]
				DirD = AVANCE;
 8001604:	4b50      	ldr	r3, [pc, #320]	; (8001748 <ACS+0x260>)
 8001606:	2201      	movs	r2, #1
 8001608:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 800160a:	4b51      	ldr	r3, [pc, #324]	; (8001750 <ACS+0x268>)
 800160c:	2200      	movs	r2, #0
 800160e:	801a      	strh	r2, [r3, #0]
				Delta1 = DELTA;
 8001610:	4b51      	ldr	r3, [pc, #324]	; (8001758 <ACS+0x270>)
 8001612:	2250      	movs	r2, #80	; 0x50
 8001614:	801a      	strh	r2, [r3, #0]
 8001616:	e01a      	b.n	800164e <ACS+0x166>
			} else if ((Dist_ACS_1 > Seuil_Dist_1)
 8001618:	4b4e      	ldr	r3, [pc, #312]	; (8001754 <ACS+0x26c>)
 800161a:	881b      	ldrh	r3, [r3, #0]
 800161c:	b29b      	uxth	r3, r3
 800161e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001622:	f240 80d2 	bls.w	80017ca <ACS+0x2e2>
					&& (Dist_ACS_2 > Seuil_Dist_2)) {
 8001626:	4b4d      	ldr	r3, [pc, #308]	; (800175c <ACS+0x274>)
 8001628:	881b      	ldrh	r3, [r3, #0]
 800162a:	b29b      	uxth	r3, r3
 800162c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001630:	f240 80cb 	bls.w	80017ca <ACS+0x2e2>
				CVitD = 0;
 8001634:	4b40      	ldr	r3, [pc, #256]	; (8001738 <ACS+0x250>)
 8001636:	2200      	movs	r2, #0
 8001638:	801a      	strh	r2, [r3, #0]
				CVitG = 0;
 800163a:	4b41      	ldr	r3, [pc, #260]	; (8001740 <ACS+0x258>)
 800163c:	2200      	movs	r2, #0
 800163e:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 8001640:	4b41      	ldr	r3, [pc, #260]	; (8001748 <ACS+0x260>)
 8001642:	2200      	movs	r2, #0
 8001644:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 8001646:	4b42      	ldr	r3, [pc, #264]	; (8001750 <ACS+0x268>)
 8001648:	2200      	movs	r2, #0
 800164a:	801a      	strh	r2, [r3, #0]
			if ((Dist_ACS_1 < Seuil_Dist_1 - Delta1)
 800164c:	e0bd      	b.n	80017ca <ACS+0x2e2>
 800164e:	e0bc      	b.n	80017ca <ACS+0x2e2>
		} else if (_DirD == RECULE && _DirG == RECULE) {
 8001650:	4b3c      	ldr	r3, [pc, #240]	; (8001744 <ACS+0x25c>)
 8001652:	881b      	ldrh	r3, [r3, #0]
 8001654:	2b00      	cmp	r3, #0
 8001656:	f040 80a7 	bne.w	80017a8 <ACS+0x2c0>
 800165a:	4b3c      	ldr	r3, [pc, #240]	; (800174c <ACS+0x264>)
 800165c:	881b      	ldrh	r3, [r3, #0]
 800165e:	2b00      	cmp	r3, #0
 8001660:	f040 80a2 	bne.w	80017a8 <ACS+0x2c0>
			if ((Dist_ACS_3 < Seuil_Dist_3 - Delta3)
 8001664:	4b3f      	ldr	r3, [pc, #252]	; (8001764 <ACS+0x27c>)
 8001666:	881b      	ldrh	r3, [r3, #0]
 8001668:	b29b      	uxth	r3, r3
 800166a:	461a      	mov	r2, r3
 800166c:	4b3e      	ldr	r3, [pc, #248]	; (8001768 <ACS+0x280>)
 800166e:	881b      	ldrh	r3, [r3, #0]
 8001670:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 8001674:	429a      	cmp	r2, r3
 8001676:	da21      	bge.n	80016bc <ACS+0x1d4>
					&& (Dist_ACS_4 < Seuil_Dist_4 - Delta4)) {
 8001678:	4b3c      	ldr	r3, [pc, #240]	; (800176c <ACS+0x284>)
 800167a:	881b      	ldrh	r3, [r3, #0]
 800167c:	b29b      	uxth	r3, r3
 800167e:	461a      	mov	r2, r3
 8001680:	4b3b      	ldr	r3, [pc, #236]	; (8001770 <ACS+0x288>)
 8001682:	881b      	ldrh	r3, [r3, #0]
 8001684:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 8001688:	429a      	cmp	r2, r3
 800168a:	da17      	bge.n	80016bc <ACS+0x1d4>
				CVitD = _CVitD;
 800168c:	4b29      	ldr	r3, [pc, #164]	; (8001734 <ACS+0x24c>)
 800168e:	881a      	ldrh	r2, [r3, #0]
 8001690:	4b29      	ldr	r3, [pc, #164]	; (8001738 <ACS+0x250>)
 8001692:	801a      	strh	r2, [r3, #0]
				CVitG = _CVitG;
 8001694:	4b29      	ldr	r3, [pc, #164]	; (800173c <ACS+0x254>)
 8001696:	881a      	ldrh	r2, [r3, #0]
 8001698:	4b29      	ldr	r3, [pc, #164]	; (8001740 <ACS+0x258>)
 800169a:	801a      	strh	r2, [r3, #0]
				DirD = _DirD;
 800169c:	4b29      	ldr	r3, [pc, #164]	; (8001744 <ACS+0x25c>)
 800169e:	881a      	ldrh	r2, [r3, #0]
 80016a0:	4b29      	ldr	r3, [pc, #164]	; (8001748 <ACS+0x260>)
 80016a2:	801a      	strh	r2, [r3, #0]
				DirG = _DirG;
 80016a4:	4b29      	ldr	r3, [pc, #164]	; (800174c <ACS+0x264>)
 80016a6:	881a      	ldrh	r2, [r3, #0]
 80016a8:	4b29      	ldr	r3, [pc, #164]	; (8001750 <ACS+0x268>)
 80016aa:	801a      	strh	r2, [r3, #0]
				Delta3 = Delta4 = 0;
 80016ac:	4b30      	ldr	r3, [pc, #192]	; (8001770 <ACS+0x288>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	801a      	strh	r2, [r3, #0]
 80016b2:	4b2f      	ldr	r3, [pc, #188]	; (8001770 <ACS+0x288>)
 80016b4:	881a      	ldrh	r2, [r3, #0]
 80016b6:	4b2c      	ldr	r3, [pc, #176]	; (8001768 <ACS+0x280>)
 80016b8:	801a      	strh	r2, [r3, #0]
 80016ba:	e074      	b.n	80017a6 <ACS+0x2be>
			} else if ((Dist_ACS_3 > Seuil_Dist_3)
 80016bc:	4b29      	ldr	r3, [pc, #164]	; (8001764 <ACS+0x27c>)
 80016be:	881b      	ldrh	r3, [r3, #0]
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80016c6:	d915      	bls.n	80016f4 <ACS+0x20c>
					&& (Dist_ACS_4 < Seuil_Dist_4)) {
 80016c8:	4b28      	ldr	r3, [pc, #160]	; (800176c <ACS+0x284>)
 80016ca:	881b      	ldrh	r3, [r3, #0]
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80016d2:	d20f      	bcs.n	80016f4 <ACS+0x20c>
				CVitD = V1;
 80016d4:	4b18      	ldr	r3, [pc, #96]	; (8001738 <ACS+0x250>)
 80016d6:	2226      	movs	r2, #38	; 0x26
 80016d8:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 80016da:	4b19      	ldr	r3, [pc, #100]	; (8001740 <ACS+0x258>)
 80016dc:	2226      	movs	r2, #38	; 0x26
 80016de:	801a      	strh	r2, [r3, #0]
				DirD = AVANCE;
 80016e0:	4b19      	ldr	r3, [pc, #100]	; (8001748 <ACS+0x260>)
 80016e2:	2201      	movs	r2, #1
 80016e4:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 80016e6:	4b1a      	ldr	r3, [pc, #104]	; (8001750 <ACS+0x268>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	801a      	strh	r2, [r3, #0]
				Delta3 = DELTA;
 80016ec:	4b1e      	ldr	r3, [pc, #120]	; (8001768 <ACS+0x280>)
 80016ee:	2250      	movs	r2, #80	; 0x50
 80016f0:	801a      	strh	r2, [r3, #0]
 80016f2:	e058      	b.n	80017a6 <ACS+0x2be>
			} else if ((Dist_ACS_3 < Seuil_Dist_3)
 80016f4:	4b1b      	ldr	r3, [pc, #108]	; (8001764 <ACS+0x27c>)
 80016f6:	881b      	ldrh	r3, [r3, #0]
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80016fe:	d239      	bcs.n	8001774 <ACS+0x28c>
					&& (Dist_ACS_4 > Seuil_Dist_4)) {
 8001700:	4b1a      	ldr	r3, [pc, #104]	; (800176c <ACS+0x284>)
 8001702:	881b      	ldrh	r3, [r3, #0]
 8001704:	b29b      	uxth	r3, r3
 8001706:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800170a:	d933      	bls.n	8001774 <ACS+0x28c>
				CVitD = V1;
 800170c:	4b0a      	ldr	r3, [pc, #40]	; (8001738 <ACS+0x250>)
 800170e:	2226      	movs	r2, #38	; 0x26
 8001710:	801a      	strh	r2, [r3, #0]
				CVitG = V1;
 8001712:	4b0b      	ldr	r3, [pc, #44]	; (8001740 <ACS+0x258>)
 8001714:	2226      	movs	r2, #38	; 0x26
 8001716:	801a      	strh	r2, [r3, #0]
				DirG = AVANCE;
 8001718:	4b0d      	ldr	r3, [pc, #52]	; (8001750 <ACS+0x268>)
 800171a:	2201      	movs	r2, #1
 800171c:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 800171e:	4b0a      	ldr	r3, [pc, #40]	; (8001748 <ACS+0x260>)
 8001720:	2200      	movs	r2, #0
 8001722:	801a      	strh	r2, [r3, #0]
				Delta4 = DELTA;
 8001724:	4b12      	ldr	r3, [pc, #72]	; (8001770 <ACS+0x288>)
 8001726:	2250      	movs	r2, #80	; 0x50
 8001728:	801a      	strh	r2, [r3, #0]
 800172a:	e03c      	b.n	80017a6 <ACS+0x2be>
 800172c:	2000006c 	.word	0x2000006c
 8001730:	20000119 	.word	0x20000119
 8001734:	2000004c 	.word	0x2000004c
 8001738:	20000156 	.word	0x20000156
 800173c:	2000004e 	.word	0x2000004e
 8001740:	2000010a 	.word	0x2000010a
 8001744:	20000108 	.word	0x20000108
 8001748:	20000102 	.word	0x20000102
 800174c:	20000128 	.word	0x20000128
 8001750:	20000152 	.word	0x20000152
 8001754:	20000160 	.word	0x20000160
 8001758:	2000006e 	.word	0x2000006e
 800175c:	20000112 	.word	0x20000112
 8001760:	20000070 	.word	0x20000070
 8001764:	2000010e 	.word	0x2000010e
 8001768:	20000072 	.word	0x20000072
 800176c:	20000158 	.word	0x20000158
 8001770:	20000074 	.word	0x20000074
			} else if ((Dist_ACS_3 > Seuil_Dist_3)
 8001774:	4b19      	ldr	r3, [pc, #100]	; (80017dc <ACS+0x2f4>)
 8001776:	881b      	ldrh	r3, [r3, #0]
 8001778:	b29b      	uxth	r3, r3
 800177a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800177e:	d926      	bls.n	80017ce <ACS+0x2e6>
					&& (Dist_ACS_4 > Seuil_Dist_4)) {
 8001780:	4b17      	ldr	r3, [pc, #92]	; (80017e0 <ACS+0x2f8>)
 8001782:	881b      	ldrh	r3, [r3, #0]
 8001784:	b29b      	uxth	r3, r3
 8001786:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800178a:	d920      	bls.n	80017ce <ACS+0x2e6>
				CVitD = 0;
 800178c:	4b15      	ldr	r3, [pc, #84]	; (80017e4 <ACS+0x2fc>)
 800178e:	2200      	movs	r2, #0
 8001790:	801a      	strh	r2, [r3, #0]
				CVitG = 0;
 8001792:	4b15      	ldr	r3, [pc, #84]	; (80017e8 <ACS+0x300>)
 8001794:	2200      	movs	r2, #0
 8001796:	801a      	strh	r2, [r3, #0]
				DirD = RECULE;
 8001798:	4b14      	ldr	r3, [pc, #80]	; (80017ec <ACS+0x304>)
 800179a:	2200      	movs	r2, #0
 800179c:	801a      	strh	r2, [r3, #0]
				DirG = RECULE;
 800179e:	4b14      	ldr	r3, [pc, #80]	; (80017f0 <ACS+0x308>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	801a      	strh	r2, [r3, #0]
			if ((Dist_ACS_3 < Seuil_Dist_3 - Delta3)
 80017a4:	e013      	b.n	80017ce <ACS+0x2e6>
 80017a6:	e012      	b.n	80017ce <ACS+0x2e6>
			CVitD = _CVitD;
 80017a8:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <ACS+0x30c>)
 80017aa:	881a      	ldrh	r2, [r3, #0]
 80017ac:	4b0d      	ldr	r3, [pc, #52]	; (80017e4 <ACS+0x2fc>)
 80017ae:	801a      	strh	r2, [r3, #0]
			CVitG = _CVitG;
 80017b0:	4b11      	ldr	r3, [pc, #68]	; (80017f8 <ACS+0x310>)
 80017b2:	881a      	ldrh	r2, [r3, #0]
 80017b4:	4b0c      	ldr	r3, [pc, #48]	; (80017e8 <ACS+0x300>)
 80017b6:	801a      	strh	r2, [r3, #0]
			DirD = _DirD;
 80017b8:	4b10      	ldr	r3, [pc, #64]	; (80017fc <ACS+0x314>)
 80017ba:	881a      	ldrh	r2, [r3, #0]
 80017bc:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <ACS+0x304>)
 80017be:	801a      	strh	r2, [r3, #0]
			DirG = _DirG;
 80017c0:	4b0f      	ldr	r3, [pc, #60]	; (8001800 <ACS+0x318>)
 80017c2:	881a      	ldrh	r2, [r3, #0]
 80017c4:	4b0a      	ldr	r3, [pc, #40]	; (80017f0 <ACS+0x308>)
 80017c6:	801a      	strh	r2, [r3, #0]
		break;
 80017c8:	e002      	b.n	80017d0 <ACS+0x2e8>
			if ((Dist_ACS_1 < Seuil_Dist_1 - Delta1)
 80017ca:	bf00      	nop
 80017cc:	e000      	b.n	80017d0 <ACS+0x2e8>
			if ((Dist_ACS_3 < Seuil_Dist_3 - Delta3)
 80017ce:	bf00      	nop
		break;
 80017d0:	bf00      	nop
}
 80017d2:	bf00      	nop
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bc80      	pop	{r7}
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	2000010e 	.word	0x2000010e
 80017e0:	20000158 	.word	0x20000158
 80017e4:	20000156 	.word	0x20000156
 80017e8:	2000010a 	.word	0x2000010a
 80017ec:	20000102 	.word	0x20000102
 80017f0:	20000152 	.word	0x20000152
 80017f4:	2000004c 	.word	0x2000004c
 80017f8:	2000004e 	.word	0x2000004e
 80017fc:	20000108 	.word	0x20000108
 8001800:	20000128 	.word	0x20000128

08001804 <Calcul_Vit>:

void Calcul_Vit(void) {
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0

	DistD = __HAL_TIM_GET_COUNTER(&htim3);
 8001808:	4b21      	ldr	r3, [pc, #132]	; (8001890 <Calcul_Vit+0x8c>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800180e:	b29a      	uxth	r2, r3
 8001810:	4b20      	ldr	r3, [pc, #128]	; (8001894 <Calcul_Vit+0x90>)
 8001812:	801a      	strh	r2, [r3, #0]
	DistG = __HAL_TIM_GET_COUNTER(&htim4);
 8001814:	4b20      	ldr	r3, [pc, #128]	; (8001898 <Calcul_Vit+0x94>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800181a:	b29a      	uxth	r2, r3
 800181c:	4b1f      	ldr	r3, [pc, #124]	; (800189c <Calcul_Vit+0x98>)
 800181e:	801a      	strh	r2, [r3, #0]
	VitD = abs(DistD - DistD_old);
 8001820:	4b1c      	ldr	r3, [pc, #112]	; (8001894 <Calcul_Vit+0x90>)
 8001822:	881b      	ldrh	r3, [r3, #0]
 8001824:	461a      	mov	r2, r3
 8001826:	4b1e      	ldr	r3, [pc, #120]	; (80018a0 <Calcul_Vit+0x9c>)
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	2b00      	cmp	r3, #0
 800182e:	bfb8      	it	lt
 8001830:	425b      	neglt	r3, r3
 8001832:	b29a      	uxth	r2, r3
 8001834:	4b1b      	ldr	r3, [pc, #108]	; (80018a4 <Calcul_Vit+0xa0>)
 8001836:	801a      	strh	r2, [r3, #0]
	VitG = abs(DistG - DistG_old);
 8001838:	4b18      	ldr	r3, [pc, #96]	; (800189c <Calcul_Vit+0x98>)
 800183a:	881b      	ldrh	r3, [r3, #0]
 800183c:	461a      	mov	r2, r3
 800183e:	4b1a      	ldr	r3, [pc, #104]	; (80018a8 <Calcul_Vit+0xa4>)
 8001840:	881b      	ldrh	r3, [r3, #0]
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	2b00      	cmp	r3, #0
 8001846:	bfb8      	it	lt
 8001848:	425b      	neglt	r3, r3
 800184a:	b29a      	uxth	r2, r3
 800184c:	4b17      	ldr	r3, [pc, #92]	; (80018ac <Calcul_Vit+0xa8>)
 800184e:	801a      	strh	r2, [r3, #0]
	DistD_old = DistD;
 8001850:	4b10      	ldr	r3, [pc, #64]	; (8001894 <Calcul_Vit+0x90>)
 8001852:	881a      	ldrh	r2, [r3, #0]
 8001854:	4b12      	ldr	r3, [pc, #72]	; (80018a0 <Calcul_Vit+0x9c>)
 8001856:	801a      	strh	r2, [r3, #0]
	DistG_old = DistG;
 8001858:	4b10      	ldr	r3, [pc, #64]	; (800189c <Calcul_Vit+0x98>)
 800185a:	881a      	ldrh	r2, [r3, #0]
 800185c:	4b12      	ldr	r3, [pc, #72]	; (80018a8 <Calcul_Vit+0xa4>)
 800185e:	801a      	strh	r2, [r3, #0]
	if (DirD == DirG) {
 8001860:	4b13      	ldr	r3, [pc, #76]	; (80018b0 <Calcul_Vit+0xac>)
 8001862:	881a      	ldrh	r2, [r3, #0]
 8001864:	4b13      	ldr	r3, [pc, #76]	; (80018b4 <Calcul_Vit+0xb0>)
 8001866:	881b      	ldrh	r3, [r3, #0]
 8001868:	429a      	cmp	r2, r3
 800186a:	d10c      	bne.n	8001886 <Calcul_Vit+0x82>
		Dist_parcours = Dist_parcours + ((VitD + VitG) >> 1);
 800186c:	4b0d      	ldr	r3, [pc, #52]	; (80018a4 <Calcul_Vit+0xa0>)
 800186e:	881b      	ldrh	r3, [r3, #0]
 8001870:	461a      	mov	r2, r3
 8001872:	4b0e      	ldr	r3, [pc, #56]	; (80018ac <Calcul_Vit+0xa8>)
 8001874:	881b      	ldrh	r3, [r3, #0]
 8001876:	4413      	add	r3, r2
 8001878:	105b      	asrs	r3, r3, #1
 800187a:	461a      	mov	r2, r3
 800187c:	4b0e      	ldr	r3, [pc, #56]	; (80018b8 <Calcul_Vit+0xb4>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4413      	add	r3, r2
 8001882:	4a0d      	ldr	r2, [pc, #52]	; (80018b8 <Calcul_Vit+0xb4>)
 8001884:	6013      	str	r3, [r2, #0]
	}
}
 8001886:	bf00      	nop
 8001888:	46bd      	mov	sp, r7
 800188a:	bc80      	pop	{r7}
 800188c:	4770      	bx	lr
 800188e:	bf00      	nop
 8001890:	200001a4 	.word	0x200001a4
 8001894:	20000120 	.word	0x20000120
 8001898:	20000164 	.word	0x20000164
 800189c:	20000110 	.word	0x20000110
 80018a0:	20000050 	.word	0x20000050
 80018a4:	20000150 	.word	0x20000150
 80018a8:	20000052 	.word	0x20000052
 80018ac:	2000010c 	.word	0x2000010c
 80018b0:	20000102 	.word	0x20000102
 80018b4:	20000152 	.word	0x20000152
 80018b8:	2000005c 	.word	0x2000005c

080018bc <regulateur>:

void regulateur(void) {
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
	enum ETAT {
		ARRET, ACTIF
	};
	static enum ETAT Etat = ARRET;
	uint16_t Kp_D = CKp_D;
 80018c2:	2364      	movs	r3, #100	; 0x64
 80018c4:	81fb      	strh	r3, [r7, #14]
	uint16_t Kp_G = CKp_G;
 80018c6:	2364      	movs	r3, #100	; 0x64
 80018c8:	81bb      	strh	r3, [r7, #12]
	uint16_t Ki_D = CKi_D;
 80018ca:	2350      	movs	r3, #80	; 0x50
 80018cc:	817b      	strh	r3, [r7, #10]
	uint16_t Ki_G = CKi_G;
 80018ce:	2350      	movs	r3, #80	; 0x50
 80018d0:	813b      	strh	r3, [r7, #8]
	uint16_t Kd_D = CKd_D;
 80018d2:	2300      	movs	r3, #0
 80018d4:	80fb      	strh	r3, [r7, #6]
	uint16_t Kd_G = CKd_G;
 80018d6:	2300      	movs	r3, #0
 80018d8:	80bb      	strh	r3, [r7, #4]
	static int16_t S_erreursD = 0;
	static int16_t S_erreursG = 0;
	static int16_t V_erreurD = 0;
	static int16_t V_erreurG = 0;

	switch (Etat) {
 80018da:	4b9b      	ldr	r3, [pc, #620]	; (8001b48 <regulateur+0x28c>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d002      	beq.n	80018e8 <regulateur+0x2c>
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d04d      	beq.n	8001982 <regulateur+0xc6>

		}
		break;
	}
	}
}
 80018e6:	e12b      	b.n	8001b40 <regulateur+0x284>
		if (Mode == ACTIF_MODE)
 80018e8:	4b98      	ldr	r3, [pc, #608]	; (8001b4c <regulateur+0x290>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	2b01      	cmp	r3, #1
 80018f0:	d103      	bne.n	80018fa <regulateur+0x3e>
			Etat = ACTIF;
 80018f2:	4b95      	ldr	r3, [pc, #596]	; (8001b48 <regulateur+0x28c>)
 80018f4:	2201      	movs	r2, #1
 80018f6:	701a      	strb	r2, [r3, #0]
		break;
 80018f8:	e122      	b.n	8001b40 <regulateur+0x284>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 80018fa:	4b95      	ldr	r3, [pc, #596]	; (8001b50 <regulateur+0x294>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	3334      	adds	r3, #52	; 0x34
 8001900:	330c      	adds	r3, #12
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001906:	4b92      	ldr	r3, [pc, #584]	; (8001b50 <regulateur+0x294>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	2200      	movs	r2, #0
 800190c:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 800190e:	210c      	movs	r1, #12
 8001910:	488f      	ldr	r0, [pc, #572]	; (8001b50 <regulateur+0x294>)
 8001912:	f003 f837 	bl	8004984 <HAL_TIM_PWM_Stop>
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8001916:	2100      	movs	r1, #0
 8001918:	488d      	ldr	r0, [pc, #564]	; (8001b50 <regulateur+0x294>)
 800191a:	f003 f833 	bl	8004984 <HAL_TIM_PWM_Stop>
			HAL_GPIO_WritePin(IR3_out_GPIO_Port, IR3_out_Pin, GPIO_PIN_RESET);
 800191e:	2200      	movs	r2, #0
 8001920:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001924:	488b      	ldr	r0, [pc, #556]	; (8001b54 <regulateur+0x298>)
 8001926:	f002 fa7f 	bl	8003e28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR4_out_GPIO_Port, IR4_out_Pin, GPIO_PIN_RESET);
 800192a:	2200      	movs	r2, #0
 800192c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001930:	4889      	ldr	r0, [pc, #548]	; (8001b58 <regulateur+0x29c>)
 8001932:	f002 fa79 	bl	8003e28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR1_out_GPIO_Port, IR1_out_Pin, GPIO_PIN_RESET);
 8001936:	2200      	movs	r2, #0
 8001938:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800193c:	4886      	ldr	r0, [pc, #536]	; (8001b58 <regulateur+0x29c>)
 800193e:	f002 fa73 	bl	8003e28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_RESET);
 8001942:	2200      	movs	r2, #0
 8001944:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001948:	4883      	ldr	r0, [pc, #524]	; (8001b58 <regulateur+0x29c>)
 800194a:	f002 fa6d 	bl	8003e28 <HAL_GPIO_WritePin>
			HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON,
 800194e:	2101      	movs	r1, #1
 8001950:	2001      	movs	r0, #1
 8001952:	f002 fa99 	bl	8003e88 <HAL_PWR_EnterSLEEPMode>
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8001956:	4b7e      	ldr	r3, [pc, #504]	; (8001b50 <regulateur+0x294>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	3334      	adds	r3, #52	; 0x34
 800195c:	330c      	adds	r3, #12
 800195e:	2200      	movs	r2, #0
 8001960:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 8001962:	4b7b      	ldr	r3, [pc, #492]	; (8001b50 <regulateur+0x294>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2200      	movs	r2, #0
 8001968:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800196a:	210c      	movs	r1, #12
 800196c:	4878      	ldr	r0, [pc, #480]	; (8001b50 <regulateur+0x294>)
 800196e:	f002 ffe1 	bl	8004934 <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001972:	2100      	movs	r1, #0
 8001974:	4876      	ldr	r0, [pc, #472]	; (8001b50 <regulateur+0x294>)
 8001976:	f002 ffdd 	bl	8004934 <HAL_TIM_PWM_Start>
			Time = 0;
 800197a:	4b78      	ldr	r3, [pc, #480]	; (8001b5c <regulateur+0x2a0>)
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
		break;
 8001980:	e0de      	b.n	8001b40 <regulateur+0x284>
		if ((CVitD != 0) && (CVitG != 0))
 8001982:	4b77      	ldr	r3, [pc, #476]	; (8001b60 <regulateur+0x2a4>)
 8001984:	881b      	ldrh	r3, [r3, #0]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d006      	beq.n	8001998 <regulateur+0xdc>
 800198a:	4b76      	ldr	r3, [pc, #472]	; (8001b64 <regulateur+0x2a8>)
 800198c:	881b      	ldrh	r3, [r3, #0]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d002      	beq.n	8001998 <regulateur+0xdc>
			Time = 0;
 8001992:	4b72      	ldr	r3, [pc, #456]	; (8001b5c <regulateur+0x2a0>)
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
		if ((Mode == SLEEP) && (VitD == 0) && (VitG == 0) && Time > T_2_S)
 8001998:	4b6c      	ldr	r3, [pc, #432]	; (8001b4c <regulateur+0x290>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	b2db      	uxtb	r3, r3
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d110      	bne.n	80019c4 <regulateur+0x108>
 80019a2:	4b71      	ldr	r3, [pc, #452]	; (8001b68 <regulateur+0x2ac>)
 80019a4:	881b      	ldrh	r3, [r3, #0]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d10c      	bne.n	80019c4 <regulateur+0x108>
 80019aa:	4b70      	ldr	r3, [pc, #448]	; (8001b6c <regulateur+0x2b0>)
 80019ac:	881b      	ldrh	r3, [r3, #0]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d108      	bne.n	80019c4 <regulateur+0x108>
 80019b2:	4b6a      	ldr	r3, [pc, #424]	; (8001b5c <regulateur+0x2a0>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80019ba:	d903      	bls.n	80019c4 <regulateur+0x108>
			Etat = ARRET;
 80019bc:	4b62      	ldr	r3, [pc, #392]	; (8001b48 <regulateur+0x28c>)
 80019be:	2200      	movs	r2, #0
 80019c0:	701a      	strb	r2, [r3, #0]
		break;
 80019c2:	e0bc      	b.n	8001b3e <regulateur+0x282>
			ErreurD = CVitD - VitD;
 80019c4:	4b66      	ldr	r3, [pc, #408]	; (8001b60 <regulateur+0x2a4>)
 80019c6:	881a      	ldrh	r2, [r3, #0]
 80019c8:	4b67      	ldr	r3, [pc, #412]	; (8001b68 <regulateur+0x2ac>)
 80019ca:	881b      	ldrh	r3, [r3, #0]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	b29b      	uxth	r3, r3
 80019d0:	b21a      	sxth	r2, r3
 80019d2:	4b67      	ldr	r3, [pc, #412]	; (8001b70 <regulateur+0x2b4>)
 80019d4:	801a      	strh	r2, [r3, #0]
			ErreurG = CVitG - VitG;
 80019d6:	4b63      	ldr	r3, [pc, #396]	; (8001b64 <regulateur+0x2a8>)
 80019d8:	881a      	ldrh	r2, [r3, #0]
 80019da:	4b64      	ldr	r3, [pc, #400]	; (8001b6c <regulateur+0x2b0>)
 80019dc:	881b      	ldrh	r3, [r3, #0]
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	b21a      	sxth	r2, r3
 80019e4:	4b63      	ldr	r3, [pc, #396]	; (8001b74 <regulateur+0x2b8>)
 80019e6:	801a      	strh	r2, [r3, #0]
			S_erreursD += ErreurD;
 80019e8:	4b63      	ldr	r3, [pc, #396]	; (8001b78 <regulateur+0x2bc>)
 80019ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	4b5f      	ldr	r3, [pc, #380]	; (8001b70 <regulateur+0x2b4>)
 80019f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	4413      	add	r3, r2
 80019fa:	b29b      	uxth	r3, r3
 80019fc:	b21a      	sxth	r2, r3
 80019fe:	4b5e      	ldr	r3, [pc, #376]	; (8001b78 <regulateur+0x2bc>)
 8001a00:	801a      	strh	r2, [r3, #0]
			S_erreursG += ErreurG;
 8001a02:	4b5e      	ldr	r3, [pc, #376]	; (8001b7c <regulateur+0x2c0>)
 8001a04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a08:	b29a      	uxth	r2, r3
 8001a0a:	4b5a      	ldr	r3, [pc, #360]	; (8001b74 <regulateur+0x2b8>)
 8001a0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a10:	b29b      	uxth	r3, r3
 8001a12:	4413      	add	r3, r2
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	b21a      	sxth	r2, r3
 8001a18:	4b58      	ldr	r3, [pc, #352]	; (8001b7c <regulateur+0x2c0>)
 8001a1a:	801a      	strh	r2, [r3, #0]
			V_erreurD = ErreurD - ErreurD_old;
 8001a1c:	4b54      	ldr	r3, [pc, #336]	; (8001b70 <regulateur+0x2b4>)
 8001a1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	4b56      	ldr	r3, [pc, #344]	; (8001b80 <regulateur+0x2c4>)
 8001a26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	b29b      	uxth	r3, r3
 8001a30:	b21a      	sxth	r2, r3
 8001a32:	4b54      	ldr	r3, [pc, #336]	; (8001b84 <regulateur+0x2c8>)
 8001a34:	801a      	strh	r2, [r3, #0]
			V_erreurG = ErreurG - ErreurG_old;
 8001a36:	4b4f      	ldr	r3, [pc, #316]	; (8001b74 <regulateur+0x2b8>)
 8001a38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a3c:	b29a      	uxth	r2, r3
 8001a3e:	4b52      	ldr	r3, [pc, #328]	; (8001b88 <regulateur+0x2cc>)
 8001a40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	b21a      	sxth	r2, r3
 8001a4c:	4b4f      	ldr	r3, [pc, #316]	; (8001b8c <regulateur+0x2d0>)
 8001a4e:	801a      	strh	r2, [r3, #0]
			ErreurD_old = ErreurD;
 8001a50:	4b47      	ldr	r3, [pc, #284]	; (8001b70 <regulateur+0x2b4>)
 8001a52:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001a56:	4b4a      	ldr	r3, [pc, #296]	; (8001b80 <regulateur+0x2c4>)
 8001a58:	801a      	strh	r2, [r3, #0]
			ErreurG_old = ErreurG;
 8001a5a:	4b46      	ldr	r3, [pc, #280]	; (8001b74 <regulateur+0x2b8>)
 8001a5c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001a60:	4b49      	ldr	r3, [pc, #292]	; (8001b88 <regulateur+0x2cc>)
 8001a62:	801a      	strh	r2, [r3, #0]
			Cmde_VitD = (unsigned int) Kp_D * (int) (ErreurD)
 8001a64:	89fb      	ldrh	r3, [r7, #14]
 8001a66:	4a42      	ldr	r2, [pc, #264]	; (8001b70 <regulateur+0x2b4>)
 8001a68:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001a6c:	fb02 f203 	mul.w	r2, r2, r3
					+ (unsigned int) Ki_D * ((int) S_erreursD)
 8001a70:	897b      	ldrh	r3, [r7, #10]
 8001a72:	4941      	ldr	r1, [pc, #260]	; (8001b78 <regulateur+0x2bc>)
 8001a74:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001a78:	fb01 f303 	mul.w	r3, r1, r3
 8001a7c:	441a      	add	r2, r3
					+ (unsigned int) Kd_D * (int) V_erreurD;
 8001a7e:	88fb      	ldrh	r3, [r7, #6]
 8001a80:	4940      	ldr	r1, [pc, #256]	; (8001b84 <regulateur+0x2c8>)
 8001a82:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001a86:	fb01 f303 	mul.w	r3, r1, r3
 8001a8a:	4413      	add	r3, r2
 8001a8c:	461a      	mov	r2, r3
			Cmde_VitD = (unsigned int) Kp_D * (int) (ErreurD)
 8001a8e:	4b40      	ldr	r3, [pc, #256]	; (8001b90 <regulateur+0x2d4>)
 8001a90:	601a      	str	r2, [r3, #0]
			Cmde_VitG = (unsigned int) Kp_G * (int) (ErreurG)
 8001a92:	89bb      	ldrh	r3, [r7, #12]
 8001a94:	4a37      	ldr	r2, [pc, #220]	; (8001b74 <regulateur+0x2b8>)
 8001a96:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001a9a:	fb02 f203 	mul.w	r2, r2, r3
					+ (unsigned int) Ki_G * ((int) S_erreursG)
 8001a9e:	893b      	ldrh	r3, [r7, #8]
 8001aa0:	4936      	ldr	r1, [pc, #216]	; (8001b7c <regulateur+0x2c0>)
 8001aa2:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001aa6:	fb01 f303 	mul.w	r3, r1, r3
 8001aaa:	441a      	add	r2, r3
					+ (unsigned int) Kd_G * (int) V_erreurG;
 8001aac:	88bb      	ldrh	r3, [r7, #4]
 8001aae:	4937      	ldr	r1, [pc, #220]	; (8001b8c <regulateur+0x2d0>)
 8001ab0:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001ab4:	fb01 f303 	mul.w	r3, r1, r3
 8001ab8:	4413      	add	r3, r2
 8001aba:	461a      	mov	r2, r3
			Cmde_VitG = (unsigned int) Kp_G * (int) (ErreurG)
 8001abc:	4b35      	ldr	r3, [pc, #212]	; (8001b94 <regulateur+0x2d8>)
 8001abe:	601a      	str	r2, [r3, #0]
			if (Cmde_VitD < 0)
 8001ac0:	4b33      	ldr	r3, [pc, #204]	; (8001b90 <regulateur+0x2d4>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	da02      	bge.n	8001ace <regulateur+0x212>
				Cmde_VitD = 0;
 8001ac8:	4b31      	ldr	r3, [pc, #196]	; (8001b90 <regulateur+0x2d4>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
			if (Cmde_VitG < 0)
 8001ace:	4b31      	ldr	r3, [pc, #196]	; (8001b94 <regulateur+0x2d8>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	da02      	bge.n	8001adc <regulateur+0x220>
				Cmde_VitG = 0;
 8001ad6:	4b2f      	ldr	r3, [pc, #188]	; (8001b94 <regulateur+0x2d8>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
			if (Cmde_VitD > 100 * POURCENT)
 8001adc:	4b2c      	ldr	r3, [pc, #176]	; (8001b90 <regulateur+0x2d4>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f5b3 4f7a 	cmp.w	r3, #64000	; 0xfa00
 8001ae4:	dd03      	ble.n	8001aee <regulateur+0x232>
				Cmde_VitD = 100 * POURCENT;
 8001ae6:	4b2a      	ldr	r3, [pc, #168]	; (8001b90 <regulateur+0x2d4>)
 8001ae8:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8001aec:	601a      	str	r2, [r3, #0]
			if (Cmde_VitG > 100 * POURCENT)
 8001aee:	4b29      	ldr	r3, [pc, #164]	; (8001b94 <regulateur+0x2d8>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f5b3 4f7a 	cmp.w	r3, #64000	; 0xfa00
 8001af6:	dd03      	ble.n	8001b00 <regulateur+0x244>
				Cmde_VitG = 100 * POURCENT;
 8001af8:	4b26      	ldr	r3, [pc, #152]	; (8001b94 <regulateur+0x2d8>)
 8001afa:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8001afe:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, (uint16_t ) Cmde_VitG);
 8001b00:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <regulateur+0x294>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a23      	ldr	r2, [pc, #140]	; (8001b94 <regulateur+0x2d8>)
 8001b06:	6812      	ldr	r2, [r2, #0]
 8001b08:	b292      	uxth	r2, r2
 8001b0a:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, (uint16_t ) Cmde_VitD);
 8001b0c:	4b10      	ldr	r3, [pc, #64]	; (8001b50 <regulateur+0x294>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	3334      	adds	r3, #52	; 0x34
 8001b12:	330c      	adds	r3, #12
 8001b14:	4a1e      	ldr	r2, [pc, #120]	; (8001b90 <regulateur+0x2d4>)
 8001b16:	6812      	ldr	r2, [r2, #0]
 8001b18:	b292      	uxth	r2, r2
 8001b1a:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(DIR1_GPIO_Port, DIR1_Pin, (GPIO_PinState) DirD);
 8001b1c:	4b1e      	ldr	r3, [pc, #120]	; (8001b98 <regulateur+0x2dc>)
 8001b1e:	881b      	ldrh	r3, [r3, #0]
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	461a      	mov	r2, r3
 8001b24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b28:	481c      	ldr	r0, [pc, #112]	; (8001b9c <regulateur+0x2e0>)
 8001b2a:	f002 f97d 	bl	8003e28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DIR2_GPIO_Port, DIR2_Pin, (GPIO_PinState) DirG);
 8001b2e:	4b1c      	ldr	r3, [pc, #112]	; (8001ba0 <regulateur+0x2e4>)
 8001b30:	881b      	ldrh	r3, [r3, #0]
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	461a      	mov	r2, r3
 8001b36:	2104      	movs	r1, #4
 8001b38:	4807      	ldr	r0, [pc, #28]	; (8001b58 <regulateur+0x29c>)
 8001b3a:	f002 f975 	bl	8003e28 <HAL_GPIO_WritePin>
		break;
 8001b3e:	bf00      	nop
}
 8001b40:	bf00      	nop
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000076 	.word	0x20000076
 8001b4c:	20000119 	.word	0x20000119
 8001b50:	20000224 	.word	0x20000224
 8001b54:	40010800 	.word	0x40010800
 8001b58:	40010c00 	.word	0x40010c00
 8001b5c:	20000044 	.word	0x20000044
 8001b60:	20000156 	.word	0x20000156
 8001b64:	2000010a 	.word	0x2000010a
 8001b68:	20000150 	.word	0x20000150
 8001b6c:	2000010c 	.word	0x2000010c
 8001b70:	20000078 	.word	0x20000078
 8001b74:	2000007a 	.word	0x2000007a
 8001b78:	2000007c 	.word	0x2000007c
 8001b7c:	2000007e 	.word	0x2000007e
 8001b80:	20000080 	.word	0x20000080
 8001b84:	20000082 	.word	0x20000082
 8001b88:	20000084 	.word	0x20000084
 8001b8c:	20000086 	.word	0x20000086
 8001b90:	20000054 	.word	0x20000054
 8001b94:	20000058 	.word	0x20000058
 8001b98:	20000102 	.word	0x20000102
 8001b9c:	40011000 	.word	0x40011000
 8001ba0:	20000152 	.word	0x20000152

08001ba4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART3) {
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a31      	ldr	r2, [pc, #196]	; (8001c78 <HAL_UART_RxCpltCallback+0xd4>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d15c      	bne.n	8001c70 <HAL_UART_RxCpltCallback+0xcc>

		switch (BLUE_RX) {
 8001bb6:	4b31      	ldr	r3, [pc, #196]	; (8001c7c <HAL_UART_RxCpltCallback+0xd8>)
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	3b42      	subs	r3, #66	; 0x42
 8001bbc:	2b15      	cmp	r3, #21
 8001bbe:	d84d      	bhi.n	8001c5c <HAL_UART_RxCpltCallback+0xb8>
 8001bc0:	a201      	add	r2, pc, #4	; (adr r2, 8001bc8 <HAL_UART_RxCpltCallback+0x24>)
 8001bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bc6:	bf00      	nop
 8001bc8:	08001c29 	.word	0x08001c29
 8001bcc:	08001c5d 	.word	0x08001c5d
 8001bd0:	08001c65 	.word	0x08001c65
 8001bd4:	08001c5d 	.word	0x08001c5d
 8001bd8:	08001c21 	.word	0x08001c21
 8001bdc:	08001c5d 	.word	0x08001c5d
 8001be0:	08001c5d 	.word	0x08001c5d
 8001be4:	08001c5d 	.word	0x08001c5d
 8001be8:	08001c5d 	.word	0x08001c5d
 8001bec:	08001c5d 	.word	0x08001c5d
 8001bf0:	08001c31 	.word	0x08001c31
 8001bf4:	08001c5d 	.word	0x08001c5d
 8001bf8:	08001c5d 	.word	0x08001c5d
 8001bfc:	08001c5d 	.word	0x08001c5d
 8001c00:	08001c5d 	.word	0x08001c5d
 8001c04:	08001c5d 	.word	0x08001c5d
 8001c08:	08001c39 	.word	0x08001c39
 8001c0c:	08001c5d 	.word	0x08001c5d
 8001c10:	08001c5d 	.word	0x08001c5d
 8001c14:	08001c4f 	.word	0x08001c4f
 8001c18:	08001c5d 	.word	0x08001c5d
 8001c1c:	08001c41 	.word	0x08001c41
		case 'F': {
			CMDE = AVANT;
 8001c20:	4b17      	ldr	r3, [pc, #92]	; (8001c80 <HAL_UART_RxCpltCallback+0xdc>)
 8001c22:	2202      	movs	r2, #2
 8001c24:	701a      	strb	r2, [r3, #0]
			//New_CMDE = 1;
			break;
 8001c26:	e01e      	b.n	8001c66 <HAL_UART_RxCpltCallback+0xc2>
		}

		case 'B': {
			CMDE = ARRIERE;
 8001c28:	4b15      	ldr	r3, [pc, #84]	; (8001c80 <HAL_UART_RxCpltCallback+0xdc>)
 8001c2a:	2203      	movs	r2, #3
 8001c2c:	701a      	strb	r2, [r3, #0]
			//New_CMDE = 1;
			break;
 8001c2e:	e01a      	b.n	8001c66 <HAL_UART_RxCpltCallback+0xc2>
		}

		case 'L': {
			CMDE = GAUCHE;
 8001c30:	4b13      	ldr	r3, [pc, #76]	; (8001c80 <HAL_UART_RxCpltCallback+0xdc>)
 8001c32:	2205      	movs	r2, #5
 8001c34:	701a      	strb	r2, [r3, #0]
			//New_CMDE = 1;
			break;
 8001c36:	e016      	b.n	8001c66 <HAL_UART_RxCpltCallback+0xc2>
		}

		case 'R': {
			CMDE = DROITE;
 8001c38:	4b11      	ldr	r3, [pc, #68]	; (8001c80 <HAL_UART_RxCpltCallback+0xdc>)
 8001c3a:	2204      	movs	r2, #4
 8001c3c:	701a      	strb	r2, [r3, #0]
			//New_CMDE = 1;
			break;
 8001c3e:	e012      	b.n	8001c66 <HAL_UART_RxCpltCallback+0xc2>
		}

		case 'W': {
			CMDE = PARK;
 8001c40:	4b0f      	ldr	r3, [pc, #60]	; (8001c80 <HAL_UART_RxCpltCallback+0xdc>)
 8001c42:	2206      	movs	r2, #6
 8001c44:	701a      	strb	r2, [r3, #0]
			New_CMDE = 1;
 8001c46:	4b0f      	ldr	r3, [pc, #60]	; (8001c84 <HAL_UART_RxCpltCallback+0xe0>)
 8001c48:	2201      	movs	r2, #1
 8001c4a:	701a      	strb	r2, [r3, #0]
			break;
 8001c4c:	e00b      	b.n	8001c66 <HAL_UART_RxCpltCallback+0xc2>
		}

		case 'U': {
			CMDE = ATTENTE_PARK;
 8001c4e:	4b0c      	ldr	r3, [pc, #48]	; (8001c80 <HAL_UART_RxCpltCallback+0xdc>)
 8001c50:	2208      	movs	r2, #8
 8001c52:	701a      	strb	r2, [r3, #0]
			New_CMDE = 1;
 8001c54:	4b0b      	ldr	r3, [pc, #44]	; (8001c84 <HAL_UART_RxCpltCallback+0xe0>)
 8001c56:	2201      	movs	r2, #1
 8001c58:	701a      	strb	r2, [r3, #0]
			break;
 8001c5a:	e004      	b.n	8001c66 <HAL_UART_RxCpltCallback+0xc2>
		case 'D': {
			// disconnect bluetooth
			break;
		}
		default:
			New_CMDE = 1;
 8001c5c:	4b09      	ldr	r3, [pc, #36]	; (8001c84 <HAL_UART_RxCpltCallback+0xe0>)
 8001c5e:	2201      	movs	r2, #1
 8001c60:	701a      	strb	r2, [r3, #0]
 8001c62:	e000      	b.n	8001c66 <HAL_UART_RxCpltCallback+0xc2>
			break;
 8001c64:	bf00      	nop
		}

		HAL_UART_Receive_IT(&huart3, &BLUE_RX, 1);//arme la réception du caractère suivant
 8001c66:	2201      	movs	r2, #1
 8001c68:	4904      	ldr	r1, [pc, #16]	; (8001c7c <HAL_UART_RxCpltCallback+0xd8>)
 8001c6a:	4807      	ldr	r0, [pc, #28]	; (8001c88 <HAL_UART_RxCpltCallback+0xe4>)
 8001c6c:	f004 f991 	bl	8005f92 <HAL_UART_Receive_IT>

	}
}
 8001c70:	bf00      	nop
 8001c72:	3708      	adds	r7, #8
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40004800 	.word	0x40004800
 8001c7c:	20000154 	.word	0x20000154
 8001c80:	20000100 	.word	0x20000100
 8001c84:	20000040 	.word	0x20000040
 8001c88:	20000264 	.word	0x20000264

08001c8c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]

	Dist_ACS_3 = adc_buffer[0] - adc_buffer[5];
 8001c94:	4b13      	ldr	r3, [pc, #76]	; (8001ce4 <HAL_ADC_ConvCpltCallback+0x58>)
 8001c96:	881a      	ldrh	r2, [r3, #0]
 8001c98:	4b12      	ldr	r3, [pc, #72]	; (8001ce4 <HAL_ADC_ConvCpltCallback+0x58>)
 8001c9a:	895b      	ldrh	r3, [r3, #10]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	4b11      	ldr	r3, [pc, #68]	; (8001ce8 <HAL_ADC_ConvCpltCallback+0x5c>)
 8001ca2:	801a      	strh	r2, [r3, #0]
	Dist_ACS_4 = adc_buffer[3] - adc_buffer[8];
 8001ca4:	4b0f      	ldr	r3, [pc, #60]	; (8001ce4 <HAL_ADC_ConvCpltCallback+0x58>)
 8001ca6:	88da      	ldrh	r2, [r3, #6]
 8001ca8:	4b0e      	ldr	r3, [pc, #56]	; (8001ce4 <HAL_ADC_ConvCpltCallback+0x58>)
 8001caa:	8a1b      	ldrh	r3, [r3, #16]
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	4b0e      	ldr	r3, [pc, #56]	; (8001cec <HAL_ADC_ConvCpltCallback+0x60>)
 8001cb2:	801a      	strh	r2, [r3, #0]
	Dist_ACS_1 = adc_buffer[1] - adc_buffer[6];
 8001cb4:	4b0b      	ldr	r3, [pc, #44]	; (8001ce4 <HAL_ADC_ConvCpltCallback+0x58>)
 8001cb6:	885a      	ldrh	r2, [r3, #2]
 8001cb8:	4b0a      	ldr	r3, [pc, #40]	; (8001ce4 <HAL_ADC_ConvCpltCallback+0x58>)
 8001cba:	899b      	ldrh	r3, [r3, #12]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	4b0b      	ldr	r3, [pc, #44]	; (8001cf0 <HAL_ADC_ConvCpltCallback+0x64>)
 8001cc2:	801a      	strh	r2, [r3, #0]
	Dist_ACS_2 = adc_buffer[2] - adc_buffer[7];
 8001cc4:	4b07      	ldr	r3, [pc, #28]	; (8001ce4 <HAL_ADC_ConvCpltCallback+0x58>)
 8001cc6:	889a      	ldrh	r2, [r3, #4]
 8001cc8:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <HAL_ADC_ConvCpltCallback+0x58>)
 8001cca:	89db      	ldrh	r3, [r3, #14]
 8001ccc:	1ad3      	subs	r3, r2, r3
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	4b08      	ldr	r3, [pc, #32]	; (8001cf4 <HAL_ADC_ConvCpltCallback+0x68>)
 8001cd2:	801a      	strh	r2, [r3, #0]
	HAL_ADC_Stop_DMA(hadc);
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f001 f807 	bl	8002ce8 <HAL_ADC_Stop_DMA>
}
 8001cda:	bf00      	nop
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	2000013c 	.word	0x2000013c
 8001ce8:	2000010e 	.word	0x2000010e
 8001cec:	20000158 	.word	0x20000158
 8001cf0:	20000160 	.word	0x20000160
 8001cf4:	20000112 	.word	0x20000112

08001cf8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim) {
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
	static unsigned char cpt = 0;

	if (htim->Instance == TIM2) {
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d08:	d162      	bne.n	8001dd0 <HAL_TIM_PeriodElapsedCallback+0xd8>
		cpt++;
 8001d0a:	4b33      	ldr	r3, [pc, #204]	; (8001dd8 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	b2da      	uxtb	r2, r3
 8001d12:	4b31      	ldr	r3, [pc, #196]	; (8001dd8 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001d14:	701a      	strb	r2, [r3, #0]
		Time++;
 8001d16:	4b31      	ldr	r3, [pc, #196]	; (8001ddc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	4a2f      	ldr	r2, [pc, #188]	; (8001ddc <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001d1e:	6013      	str	r3, [r2, #0]
		Tech++;
 8001d20:	4b2f      	ldr	r3, [pc, #188]	; (8001de0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	3301      	adds	r3, #1
 8001d26:	4a2e      	ldr	r2, [pc, #184]	; (8001de0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001d28:	6013      	str	r3, [r2, #0]

		switch (cpt) {
 8001d2a:	4b2b      	ldr	r3, [pc, #172]	; (8001dd8 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	3b01      	subs	r3, #1
 8001d30:	2b03      	cmp	r3, #3
 8001d32:	d849      	bhi.n	8001dc8 <HAL_TIM_PeriodElapsedCallback+0xd0>
 8001d34:	a201      	add	r2, pc, #4	; (adr r2, 8001d3c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001d36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d3a:	bf00      	nop
 8001d3c:	08001d4d 	.word	0x08001d4d
 8001d40:	08001d7f 	.word	0x08001d7f
 8001d44:	08001d8b 	.word	0x08001d8b
 8001d48:	08001dbd 	.word	0x08001dbd
		case 1: {
			HAL_GPIO_WritePin(IR3_out_GPIO_Port, IR3_out_Pin, GPIO_PIN_SET);
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d52:	4824      	ldr	r0, [pc, #144]	; (8001de4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001d54:	f002 f868 	bl	8003e28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR4_out_GPIO_Port, IR4_out_Pin, GPIO_PIN_SET);
 8001d58:	2201      	movs	r2, #1
 8001d5a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d5e:	4822      	ldr	r0, [pc, #136]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001d60:	f002 f862 	bl	8003e28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR1_out_GPIO_Port, IR1_out_Pin, GPIO_PIN_SET);
 8001d64:	2201      	movs	r2, #1
 8001d66:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d6a:	481f      	ldr	r0, [pc, #124]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001d6c:	f002 f85c 	bl	8003e28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_SET);
 8001d70:	2201      	movs	r2, #1
 8001d72:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d76:	481c      	ldr	r0, [pc, #112]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001d78:	f002 f856 	bl	8003e28 <HAL_GPIO_WritePin>
			break;
 8001d7c:	e028      	b.n	8001dd0 <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		case 2: {
			HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_buffer, 10);
 8001d7e:	220a      	movs	r2, #10
 8001d80:	491a      	ldr	r1, [pc, #104]	; (8001dec <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001d82:	481b      	ldr	r0, [pc, #108]	; (8001df0 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001d84:	f000 fed2 	bl	8002b2c <HAL_ADC_Start_DMA>
			break;
 8001d88:	e022      	b.n	8001dd0 <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		case 3: {
			HAL_GPIO_WritePin(IR3_out_GPIO_Port, IR3_out_Pin, GPIO_PIN_RESET);
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001d90:	4814      	ldr	r0, [pc, #80]	; (8001de4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001d92:	f002 f849 	bl	8003e28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR4_out_GPIO_Port, IR4_out_Pin, GPIO_PIN_RESET);
 8001d96:	2200      	movs	r2, #0
 8001d98:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d9c:	4812      	ldr	r0, [pc, #72]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001d9e:	f002 f843 	bl	8003e28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR1_out_GPIO_Port, IR1_out_Pin, GPIO_PIN_RESET);
 8001da2:	2200      	movs	r2, #0
 8001da4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001da8:	480f      	ldr	r0, [pc, #60]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001daa:	f002 f83d 	bl	8003e28 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(IR2_out_GPIO_Port, IR2_out_Pin, GPIO_PIN_RESET);
 8001dae:	2200      	movs	r2, #0
 8001db0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001db4:	480c      	ldr	r0, [pc, #48]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001db6:	f002 f837 	bl	8003e28 <HAL_GPIO_WritePin>
			break;
 8001dba:	e009      	b.n	8001dd0 <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		case 4: {
			HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_buffer, 10);
 8001dbc:	220a      	movs	r2, #10
 8001dbe:	490b      	ldr	r1, [pc, #44]	; (8001dec <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001dc0:	480b      	ldr	r0, [pc, #44]	; (8001df0 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001dc2:	f000 feb3 	bl	8002b2c <HAL_ADC_Start_DMA>
			break;
 8001dc6:	e003      	b.n	8001dd0 <HAL_TIM_PeriodElapsedCallback+0xd8>
		}
		default:
			cpt = 0;
 8001dc8:	4b03      	ldr	r3, [pc, #12]	; (8001dd8 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001dce:	e7ff      	b.n	8001dd0 <HAL_TIM_PeriodElapsedCallback+0xd8>
 8001dd0:	bf00      	nop
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20000088 	.word	0x20000088
 8001ddc:	20000044 	.word	0x20000044
 8001de0:	20000048 	.word	0x20000048
 8001de4:	40010800 	.word	0x40010800
 8001de8:	40010c00 	.word	0x40010c00
 8001dec:	2000013c 	.word	0x2000013c
 8001df0:	2000008c 	.word	0x2000008c

08001df4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	80fb      	strh	r3, [r7, #6]

	static unsigned char TOGGLE = 0;

	if (TOGGLE)
 8001dfe:	4b0c      	ldr	r3, [pc, #48]	; (8001e30 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d003      	beq.n	8001e0e <HAL_GPIO_EXTI_Callback+0x1a>
		CMDE = STOP;
 8001e06:	4b0b      	ldr	r3, [pc, #44]	; (8001e34 <HAL_GPIO_EXTI_Callback+0x40>)
 8001e08:	2201      	movs	r2, #1
 8001e0a:	701a      	strb	r2, [r3, #0]
 8001e0c:	e002      	b.n	8001e14 <HAL_GPIO_EXTI_Callback+0x20>
	else
		CMDE = START;
 8001e0e:	4b09      	ldr	r3, [pc, #36]	; (8001e34 <HAL_GPIO_EXTI_Callback+0x40>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	701a      	strb	r2, [r3, #0]
	TOGGLE = ~TOGGLE;
 8001e14:	4b06      	ldr	r3, [pc, #24]	; (8001e30 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	43db      	mvns	r3, r3
 8001e1a:	b2da      	uxtb	r2, r3
 8001e1c:	4b04      	ldr	r3, [pc, #16]	; (8001e30 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001e1e:	701a      	strb	r2, [r3, #0]
	New_CMDE = 1;
 8001e20:	4b05      	ldr	r3, [pc, #20]	; (8001e38 <HAL_GPIO_EXTI_Callback+0x44>)
 8001e22:	2201      	movs	r2, #1
 8001e24:	701a      	strb	r2, [r3, #0]

}
 8001e26:	bf00      	nop
 8001e28:	370c      	adds	r7, #12
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bc80      	pop	{r7}
 8001e2e:	4770      	bx	lr
 8001e30:	20000089 	.word	0x20000089
 8001e34:	20000100 	.word	0x20000100
 8001e38:	20000040 	.word	0x20000040

08001e3c <HAL_ADC_LevelOutOfWindowCallback>:

void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc1) {
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001e44:	2201      	movs	r2, #1
 8001e46:	2120      	movs	r1, #32
 8001e48:	4803      	ldr	r0, [pc, #12]	; (8001e58 <HAL_ADC_LevelOutOfWindowCallback+0x1c>)
 8001e4a:	f001 ffed 	bl	8003e28 <HAL_GPIO_WritePin>
}
 8001e4e:	bf00      	nop
 8001e50:	3708      	adds	r7, #8
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	40010800 	.word	0x40010800

08001e5c <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef* htim) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b082      	sub	sp, #8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1) {
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a0d      	ldr	r2, [pc, #52]	; (8001ea0 <HAL_TIM_IC_CaptureCallback+0x44>)
 8001e6a:	4293      	cmp	r3, r2
 8001e6c:	d114      	bne.n	8001e98 <HAL_TIM_IC_CaptureCallback+0x3c>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	7f1b      	ldrb	r3, [r3, #28]
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d105      	bne.n	8001e82 <HAL_TIM_IC_CaptureCallback+0x26>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001e76:	2200      	movs	r2, #0
 8001e78:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e7c:	4809      	ldr	r0, [pc, #36]	; (8001ea4 <HAL_TIM_IC_CaptureCallback+0x48>)
 8001e7e:	f001 ffd3 	bl	8003e28 <HAL_GPIO_WritePin>
		if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	7f1b      	ldrb	r3, [r3, #28]
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d106      	bne.n	8001e98 <HAL_TIM_IC_CaptureCallback+0x3c>
			Dist_mur = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001e8a:	2104      	movs	r1, #4
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f003 faa1 	bl	80053d4 <HAL_TIM_ReadCapturedValue>
 8001e92:	4602      	mov	r2, r0
 8001e94:	4b04      	ldr	r3, [pc, #16]	; (8001ea8 <HAL_TIM_IC_CaptureCallback+0x4c>)
 8001e96:	601a      	str	r2, [r3, #0]
	}
}
 8001e98:	bf00      	nop
 8001e9a:	3708      	adds	r7, #8
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40012c00 	.word	0x40012c00
 8001ea4:	40010c00 	.word	0x40010c00
 8001ea8:	20000114 	.word	0x20000114

08001eac <_Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line) {
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while (1) {
 8001eb6:	e7fe      	b.n	8001eb6 <_Error_Handler+0xa>

08001eb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001ebe:	4a25      	ldr	r2, [pc, #148]	; (8001f54 <HAL_MspInit+0x9c>)
 8001ec0:	4b24      	ldr	r3, [pc, #144]	; (8001f54 <HAL_MspInit+0x9c>)
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	f043 0301 	orr.w	r3, r3, #1
 8001ec8:	6193      	str	r3, [r2, #24]
 8001eca:	4b22      	ldr	r3, [pc, #136]	; (8001f54 <HAL_MspInit+0x9c>)
 8001ecc:	699b      	ldr	r3, [r3, #24]
 8001ece:	f003 0301 	and.w	r3, r3, #1
 8001ed2:	603b      	str	r3, [r7, #0]
 8001ed4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ed6:	2003      	movs	r0, #3
 8001ed8:	f001 fb30 	bl	800353c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001edc:	2200      	movs	r2, #0
 8001ede:	2100      	movs	r1, #0
 8001ee0:	f06f 000b 	mvn.w	r0, #11
 8001ee4:	f001 fb35 	bl	8003552 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001ee8:	2200      	movs	r2, #0
 8001eea:	2100      	movs	r1, #0
 8001eec:	f06f 000a 	mvn.w	r0, #10
 8001ef0:	f001 fb2f 	bl	8003552 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	f06f 0009 	mvn.w	r0, #9
 8001efc:	f001 fb29 	bl	8003552 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001f00:	2200      	movs	r2, #0
 8001f02:	2100      	movs	r1, #0
 8001f04:	f06f 0004 	mvn.w	r0, #4
 8001f08:	f001 fb23 	bl	8003552 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	2100      	movs	r1, #0
 8001f10:	f06f 0003 	mvn.w	r0, #3
 8001f14:	f001 fb1d 	bl	8003552 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001f18:	2200      	movs	r2, #0
 8001f1a:	2100      	movs	r1, #0
 8001f1c:	f06f 0001 	mvn.w	r0, #1
 8001f20:	f001 fb17 	bl	8003552 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001f24:	2200      	movs	r2, #0
 8001f26:	2100      	movs	r1, #0
 8001f28:	f04f 30ff 	mov.w	r0, #4294967295
 8001f2c:	f001 fb11 	bl	8003552 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001f30:	4b09      	ldr	r3, [pc, #36]	; (8001f58 <HAL_MspInit+0xa0>)
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	607b      	str	r3, [r7, #4]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001f3c:	607b      	str	r3, [r7, #4]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f44:	607b      	str	r3, [r7, #4]
 8001f46:	4a04      	ldr	r2, [pc, #16]	; (8001f58 <HAL_MspInit+0xa0>)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f4c:	bf00      	nop
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40021000 	.word	0x40021000
 8001f58:	40010000 	.word	0x40010000

08001f5c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f60:	f000 fc2c 	bl	80027bc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8001f64:	f001 fb48 	bl	80035f8 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f68:	bf00      	nop
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel1 global interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f70:	4802      	ldr	r0, [pc, #8]	; (8001f7c <DMA1_Channel1_IRQHandler+0x10>)
 8001f72:	f001 fcbb 	bl	80038ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	200000bc 	.word	0x200000bc

08001f80 <ADC1_2_IRQHandler>:

/**
* @brief This function handles ADC1 and ADC2 global interrupts.
*/
void ADC1_2_IRQHandler(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001f84:	4802      	ldr	r0, [pc, #8]	; (8001f90 <ADC1_2_IRQHandler+0x10>)
 8001f86:	f000 fef4 	bl	8002d72 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	2000008c 	.word	0x2000008c

08001f94 <TIM1_CC_IRQHandler>:

/**
* @brief This function handles TIM1 capture compare interrupt.
*/
void TIM1_CC_IRQHandler(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001f98:	4802      	ldr	r0, [pc, #8]	; (8001fa4 <TIM1_CC_IRQHandler+0x10>)
 8001f9a:	f002 fea0 	bl	8004cde <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	200001e4 	.word	0x200001e4

08001fa8 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001fac:	4802      	ldr	r0, [pc, #8]	; (8001fb8 <TIM2_IRQHandler+0x10>)
 8001fae:	f002 fe96 	bl	8004cde <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001fb2:	bf00      	nop
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	20000224 	.word	0x20000224

08001fbc <USART3_IRQHandler>:

/**
* @brief This function handles USART3 global interrupt.
*/
void USART3_IRQHandler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001fc0:	4802      	ldr	r0, [pc, #8]	; (8001fcc <USART3_IRQHandler+0x10>)
 8001fc2:	f004 f83b 	bl	800603c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	20000264 	.word	0x20000264

08001fd0 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001fd4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001fd8:	f001 ff3e 	bl	8003e58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001fdc:	bf00      	nop
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b09e      	sub	sp, #120	; 0x78
 8001fe4:	af00      	add	r7, sp, #0
  TIM_IC_InitTypeDef sConfigIC;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

  htim1.Instance = TIM1;
 8001fe6:	4b68      	ldr	r3, [pc, #416]	; (8002188 <MX_TIM1_Init+0x1a8>)
 8001fe8:	4a68      	ldr	r2, [pc, #416]	; (800218c <MX_TIM1_Init+0x1ac>)
 8001fea:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 37;
 8001fec:	4b66      	ldr	r3, [pc, #408]	; (8002188 <MX_TIM1_Init+0x1a8>)
 8001fee:	2225      	movs	r2, #37	; 0x25
 8001ff0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ff2:	4b65      	ldr	r3, [pc, #404]	; (8002188 <MX_TIM1_Init+0x1a8>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0xFFFF;
 8001ff8:	4b63      	ldr	r3, [pc, #396]	; (8002188 <MX_TIM1_Init+0x1a8>)
 8001ffa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ffe:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002000:	4b61      	ldr	r3, [pc, #388]	; (8002188 <MX_TIM1_Init+0x1a8>)
 8002002:	2200      	movs	r2, #0
 8002004:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002006:	4b60      	ldr	r3, [pc, #384]	; (8002188 <MX_TIM1_Init+0x1a8>)
 8002008:	2200      	movs	r2, #0
 800200a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800200c:	4b5e      	ldr	r3, [pc, #376]	; (8002188 <MX_TIM1_Init+0x1a8>)
 800200e:	2280      	movs	r2, #128	; 0x80
 8002010:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002012:	485d      	ldr	r0, [pc, #372]	; (8002188 <MX_TIM1_Init+0x1a8>)
 8002014:	f002 fc14 	bl	8004840 <HAL_TIM_Base_Init>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d003      	beq.n	8002026 <MX_TIM1_Init+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
 800201e:	2149      	movs	r1, #73	; 0x49
 8002020:	485b      	ldr	r0, [pc, #364]	; (8002190 <MX_TIM1_Init+0x1b0>)
 8002022:	f7ff ff43 	bl	8001eac <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002026:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800202a:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800202c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002030:	4619      	mov	r1, r3
 8002032:	4855      	ldr	r0, [pc, #340]	; (8002188 <MX_TIM1_Init+0x1a8>)
 8002034:	f003 f8be 	bl	80051b4 <HAL_TIM_ConfigClockSource>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d003      	beq.n	8002046 <MX_TIM1_Init+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 800203e:	214f      	movs	r1, #79	; 0x4f
 8002040:	4853      	ldr	r0, [pc, #332]	; (8002190 <MX_TIM1_Init+0x1b0>)
 8002042:	f7ff ff33 	bl	8001eac <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002046:	4850      	ldr	r0, [pc, #320]	; (8002188 <MX_TIM1_Init+0x1a8>)
 8002048:	f002 fc3f 	bl	80048ca <HAL_TIM_PWM_Init>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <MX_TIM1_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002052:	2154      	movs	r1, #84	; 0x54
 8002054:	484e      	ldr	r0, [pc, #312]	; (8002190 <MX_TIM1_Init+0x1b0>)
 8002056:	f7ff ff29 	bl	8001eac <_Error_Handler>
  }

  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 800205a:	484b      	ldr	r0, [pc, #300]	; (8002188 <MX_TIM1_Init+0x1a8>)
 800205c:	f002 fcde 	bl	8004a1c <HAL_TIM_IC_Init>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d003      	beq.n	800206e <MX_TIM1_Init+0x8e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002066:	2159      	movs	r1, #89	; 0x59
 8002068:	4849      	ldr	r0, [pc, #292]	; (8002190 <MX_TIM1_Init+0x1b0>)
 800206a:	f7ff ff1f 	bl	8001eac <_Error_Handler>
  }

  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800206e:	2304      	movs	r3, #4
 8002070:	657b      	str	r3, [r7, #84]	; 0x54
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8002072:	2350      	movs	r3, #80	; 0x50
 8002074:	65bb      	str	r3, [r7, #88]	; 0x58
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002076:	2300      	movs	r3, #0
 8002078:	65fb      	str	r3, [r7, #92]	; 0x5c
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800207a:	2300      	movs	r3, #0
 800207c:	663b      	str	r3, [r7, #96]	; 0x60
  sSlaveConfig.TriggerFilter = 5;
 800207e:	2305      	movs	r3, #5
 8002080:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_SlaveConfigSynchronization(&htim1, &sSlaveConfig) != HAL_OK)
 8002082:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002086:	4619      	mov	r1, r3
 8002088:	483f      	ldr	r0, [pc, #252]	; (8002188 <MX_TIM1_Init+0x1a8>)
 800208a:	f003 f96e 	bl	800536a <HAL_TIM_SlaveConfigSynchronization>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d003      	beq.n	800209c <MX_TIM1_Init+0xbc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002094:	2163      	movs	r1, #99	; 0x63
 8002096:	483e      	ldr	r0, [pc, #248]	; (8002190 <MX_TIM1_Init+0x1b0>)
 8002098:	f7ff ff08 	bl	8001eac <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800209c:	2300      	movs	r3, #0
 800209e:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80020a0:	2301      	movs	r3, #1
 80020a2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80020a4:	2300      	movs	r3, #0
 80020a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigIC.ICFilter = 5;
 80020a8:	2305      	movs	r3, #5
 80020aa:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80020ac:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80020b0:	2200      	movs	r2, #0
 80020b2:	4619      	mov	r1, r3
 80020b4:	4834      	ldr	r0, [pc, #208]	; (8002188 <MX_TIM1_Init+0x1a8>)
 80020b6:	f002 ff1a 	bl	8004eee <HAL_TIM_IC_ConfigChannel>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d003      	beq.n	80020c8 <MX_TIM1_Init+0xe8>
  {
    _Error_Handler(__FILE__, __LINE__);
 80020c0:	216c      	movs	r1, #108	; 0x6c
 80020c2:	4833      	ldr	r0, [pc, #204]	; (8002190 <MX_TIM1_Init+0x1b0>)
 80020c4:	f7ff fef2 	bl	8001eac <_Error_Handler>
  }

  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80020c8:	2302      	movs	r3, #2
 80020ca:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80020cc:	2302      	movs	r3, #2
 80020ce:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80020d0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80020d4:	2204      	movs	r2, #4
 80020d6:	4619      	mov	r1, r3
 80020d8:	482b      	ldr	r0, [pc, #172]	; (8002188 <MX_TIM1_Init+0x1a8>)
 80020da:	f002 ff08 	bl	8004eee <HAL_TIM_IC_ConfigChannel>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d003      	beq.n	80020ec <MX_TIM1_Init+0x10c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80020e4:	2173      	movs	r1, #115	; 0x73
 80020e6:	482a      	ldr	r0, [pc, #168]	; (8002190 <MX_TIM1_Init+0x1b0>)
 80020e8:	f7ff fee0 	bl	8001eac <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ec:	2300      	movs	r3, #0
 80020ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020f0:	2300      	movs	r3, #0
 80020f2:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80020f4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80020f8:	4619      	mov	r1, r3
 80020fa:	4823      	ldr	r0, [pc, #140]	; (8002188 <MX_TIM1_Init+0x1a8>)
 80020fc:	f003 fea6 	bl	8005e4c <HAL_TIMEx_MasterConfigSynchronization>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d003      	beq.n	800210e <MX_TIM1_Init+0x12e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002106:	217a      	movs	r1, #122	; 0x7a
 8002108:	4821      	ldr	r0, [pc, #132]	; (8002190 <MX_TIM1_Init+0x1b0>)
 800210a:	f7ff fecf 	bl	8001eac <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800210e:	2360      	movs	r3, #96	; 0x60
 8002110:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8002112:	2300      	movs	r3, #0
 8002114:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002116:	2300      	movs	r3, #0
 8002118:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800211a:	2300      	movs	r3, #0
 800211c:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800211e:	2300      	movs	r3, #0
 8002120:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002122:	2300      	movs	r3, #0
 8002124:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002126:	f107 0320 	add.w	r3, r7, #32
 800212a:	220c      	movs	r2, #12
 800212c:	4619      	mov	r1, r3
 800212e:	4816      	ldr	r0, [pc, #88]	; (8002188 <MX_TIM1_Init+0x1a8>)
 8002130:	f002 ff7a 	bl	8005028 <HAL_TIM_PWM_ConfigChannel>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d003      	beq.n	8002142 <MX_TIM1_Init+0x162>
  {
    _Error_Handler(__FILE__, __LINE__);
 800213a:	2185      	movs	r1, #133	; 0x85
 800213c:	4814      	ldr	r0, [pc, #80]	; (8002190 <MX_TIM1_Init+0x1b0>)
 800213e:	f7ff feb5 	bl	8001eac <_Error_Handler>
  }

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002142:	2300      	movs	r3, #0
 8002144:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002146:	2300      	movs	r3, #0
 8002148:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800214a:	2300      	movs	r3, #0
 800214c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800214e:	2300      	movs	r3, #0
 8002150:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002152:	2300      	movs	r3, #0
 8002154:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002156:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800215a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800215c:	2300      	movs	r3, #0
 800215e:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002160:	1d3b      	adds	r3, r7, #4
 8002162:	4619      	mov	r1, r3
 8002164:	4808      	ldr	r0, [pc, #32]	; (8002188 <MX_TIM1_Init+0x1a8>)
 8002166:	f003 fe19 	bl	8005d9c <HAL_TIMEx_ConfigBreakDeadTime>
 800216a:	4603      	mov	r3, r0
 800216c:	2b00      	cmp	r3, #0
 800216e:	d003      	beq.n	8002178 <MX_TIM1_Init+0x198>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002170:	2191      	movs	r1, #145	; 0x91
 8002172:	4807      	ldr	r0, [pc, #28]	; (8002190 <MX_TIM1_Init+0x1b0>)
 8002174:	f7ff fe9a 	bl	8001eac <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 8002178:	4803      	ldr	r0, [pc, #12]	; (8002188 <MX_TIM1_Init+0x1a8>)
 800217a:	f000 f9d5 	bl	8002528 <HAL_TIM_MspPostInit>

}
 800217e:	bf00      	nop
 8002180:	3778      	adds	r7, #120	; 0x78
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	200001e4 	.word	0x200001e4
 800218c:	40012c00 	.word	0x40012c00
 8002190:	0800674c 	.word	0x0800674c

08002194 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b08e      	sub	sp, #56	; 0x38
 8002198:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
 800219a:	4b39      	ldr	r3, [pc, #228]	; (8002280 <MX_TIM2_Init+0xec>)
 800219c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021a0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 80021a2:	4b37      	ldr	r3, [pc, #220]	; (8002280 <MX_TIM2_Init+0xec>)
 80021a4:	2201      	movs	r2, #1
 80021a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021a8:	4b35      	ldr	r3, [pc, #212]	; (8002280 <MX_TIM2_Init+0xec>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 64000;
 80021ae:	4b34      	ldr	r3, [pc, #208]	; (8002280 <MX_TIM2_Init+0xec>)
 80021b0:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 80021b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021b6:	4b32      	ldr	r3, [pc, #200]	; (8002280 <MX_TIM2_Init+0xec>)
 80021b8:	2200      	movs	r2, #0
 80021ba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021bc:	4b30      	ldr	r3, [pc, #192]	; (8002280 <MX_TIM2_Init+0xec>)
 80021be:	2200      	movs	r2, #0
 80021c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021c2:	482f      	ldr	r0, [pc, #188]	; (8002280 <MX_TIM2_Init+0xec>)
 80021c4:	f002 fb3c 	bl	8004840 <HAL_TIM_Base_Init>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d003      	beq.n	80021d6 <MX_TIM2_Init+0x42>
  {
    _Error_Handler(__FILE__, __LINE__);
 80021ce:	21a6      	movs	r1, #166	; 0xa6
 80021d0:	482c      	ldr	r0, [pc, #176]	; (8002284 <MX_TIM2_Init+0xf0>)
 80021d2:	f7ff fe6b 	bl	8001eac <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021da:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80021dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021e0:	4619      	mov	r1, r3
 80021e2:	4827      	ldr	r0, [pc, #156]	; (8002280 <MX_TIM2_Init+0xec>)
 80021e4:	f002 ffe6 	bl	80051b4 <HAL_TIM_ConfigClockSource>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d003      	beq.n	80021f6 <MX_TIM2_Init+0x62>
  {
    _Error_Handler(__FILE__, __LINE__);
 80021ee:	21ac      	movs	r1, #172	; 0xac
 80021f0:	4824      	ldr	r0, [pc, #144]	; (8002284 <MX_TIM2_Init+0xf0>)
 80021f2:	f7ff fe5b 	bl	8001eac <_Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80021f6:	4822      	ldr	r0, [pc, #136]	; (8002280 <MX_TIM2_Init+0xec>)
 80021f8:	f002 fb67 	bl	80048ca <HAL_TIM_PWM_Init>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d003      	beq.n	800220a <MX_TIM2_Init+0x76>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002202:	21b1      	movs	r1, #177	; 0xb1
 8002204:	481f      	ldr	r0, [pc, #124]	; (8002284 <MX_TIM2_Init+0xf0>)
 8002206:	f7ff fe51 	bl	8001eac <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800220a:	2300      	movs	r3, #0
 800220c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800220e:	2300      	movs	r3, #0
 8002210:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002212:	f107 0320 	add.w	r3, r7, #32
 8002216:	4619      	mov	r1, r3
 8002218:	4819      	ldr	r0, [pc, #100]	; (8002280 <MX_TIM2_Init+0xec>)
 800221a:	f003 fe17 	bl	8005e4c <HAL_TIMEx_MasterConfigSynchronization>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d003      	beq.n	800222c <MX_TIM2_Init+0x98>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002224:	21b8      	movs	r1, #184	; 0xb8
 8002226:	4817      	ldr	r0, [pc, #92]	; (8002284 <MX_TIM2_Init+0xf0>)
 8002228:	f7ff fe40 	bl	8001eac <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800222c:	2360      	movs	r3, #96	; 0x60
 800222e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002230:	2300      	movs	r3, #0
 8002232:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002234:	2300      	movs	r3, #0
 8002236:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002238:	2300      	movs	r3, #0
 800223a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800223c:	1d3b      	adds	r3, r7, #4
 800223e:	2200      	movs	r2, #0
 8002240:	4619      	mov	r1, r3
 8002242:	480f      	ldr	r0, [pc, #60]	; (8002280 <MX_TIM2_Init+0xec>)
 8002244:	f002 fef0 	bl	8005028 <HAL_TIM_PWM_ConfigChannel>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d003      	beq.n	8002256 <MX_TIM2_Init+0xc2>
  {
    _Error_Handler(__FILE__, __LINE__);
 800224e:	21c1      	movs	r1, #193	; 0xc1
 8002250:	480c      	ldr	r0, [pc, #48]	; (8002284 <MX_TIM2_Init+0xf0>)
 8002252:	f7ff fe2b 	bl	8001eac <_Error_Handler>
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002256:	1d3b      	adds	r3, r7, #4
 8002258:	220c      	movs	r2, #12
 800225a:	4619      	mov	r1, r3
 800225c:	4808      	ldr	r0, [pc, #32]	; (8002280 <MX_TIM2_Init+0xec>)
 800225e:	f002 fee3 	bl	8005028 <HAL_TIM_PWM_ConfigChannel>
 8002262:	4603      	mov	r3, r0
 8002264:	2b00      	cmp	r3, #0
 8002266:	d003      	beq.n	8002270 <MX_TIM2_Init+0xdc>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002268:	21c6      	movs	r1, #198	; 0xc6
 800226a:	4806      	ldr	r0, [pc, #24]	; (8002284 <MX_TIM2_Init+0xf0>)
 800226c:	f7ff fe1e 	bl	8001eac <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim2);
 8002270:	4803      	ldr	r0, [pc, #12]	; (8002280 <MX_TIM2_Init+0xec>)
 8002272:	f000 f959 	bl	8002528 <HAL_TIM_MspPostInit>

}
 8002276:	bf00      	nop
 8002278:	3738      	adds	r7, #56	; 0x38
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	20000224 	.word	0x20000224
 8002284:	0800674c 	.word	0x0800674c

08002288 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b08c      	sub	sp, #48	; 0x30
 800228c:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 800228e:	4b23      	ldr	r3, [pc, #140]	; (800231c <MX_TIM3_Init+0x94>)
 8002290:	4a23      	ldr	r2, [pc, #140]	; (8002320 <MX_TIM3_Init+0x98>)
 8002292:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002294:	4b21      	ldr	r3, [pc, #132]	; (800231c <MX_TIM3_Init+0x94>)
 8002296:	2200      	movs	r2, #0
 8002298:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800229a:	4b20      	ldr	r3, [pc, #128]	; (800231c <MX_TIM3_Init+0x94>)
 800229c:	2200      	movs	r2, #0
 800229e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xFFFF;
 80022a0:	4b1e      	ldr	r3, [pc, #120]	; (800231c <MX_TIM3_Init+0x94>)
 80022a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022a6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022a8:	4b1c      	ldr	r3, [pc, #112]	; (800231c <MX_TIM3_Init+0x94>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80022ae:	4b1b      	ldr	r3, [pc, #108]	; (800231c <MX_TIM3_Init+0x94>)
 80022b0:	2280      	movs	r2, #128	; 0x80
 80022b2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80022b4:	2303      	movs	r3, #3
 80022b6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80022b8:	2300      	movs	r3, #0
 80022ba:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80022bc:	2301      	movs	r3, #1
 80022be:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80022c0:	2300      	movs	r3, #0
 80022c2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 8;
 80022c4:	2308      	movs	r3, #8
 80022c6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80022c8:	2300      	movs	r3, #0
 80022ca:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80022cc:	2301      	movs	r3, #1
 80022ce:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80022d0:	2300      	movs	r3, #0
 80022d2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 8;
 80022d4:	2308      	movs	r3, #8
 80022d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80022d8:	f107 030c 	add.w	r3, r7, #12
 80022dc:	4619      	mov	r1, r3
 80022de:	480f      	ldr	r0, [pc, #60]	; (800231c <MX_TIM3_Init+0x94>)
 80022e0:	f002 fc30 	bl	8004b44 <HAL_TIM_Encoder_Init>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d003      	beq.n	80022f2 <MX_TIM3_Init+0x6a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80022ea:	21e3      	movs	r1, #227	; 0xe3
 80022ec:	480d      	ldr	r0, [pc, #52]	; (8002324 <MX_TIM3_Init+0x9c>)
 80022ee:	f7ff fddd 	bl	8001eac <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022f2:	2300      	movs	r3, #0
 80022f4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022f6:	2300      	movs	r3, #0
 80022f8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022fa:	1d3b      	adds	r3, r7, #4
 80022fc:	4619      	mov	r1, r3
 80022fe:	4807      	ldr	r0, [pc, #28]	; (800231c <MX_TIM3_Init+0x94>)
 8002300:	f003 fda4 	bl	8005e4c <HAL_TIMEx_MasterConfigSynchronization>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d003      	beq.n	8002312 <MX_TIM3_Init+0x8a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800230a:	21ea      	movs	r1, #234	; 0xea
 800230c:	4805      	ldr	r0, [pc, #20]	; (8002324 <MX_TIM3_Init+0x9c>)
 800230e:	f7ff fdcd 	bl	8001eac <_Error_Handler>
  }

}
 8002312:	bf00      	nop
 8002314:	3730      	adds	r7, #48	; 0x30
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	200001a4 	.word	0x200001a4
 8002320:	40000400 	.word	0x40000400
 8002324:	0800674c 	.word	0x0800674c

08002328 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b08c      	sub	sp, #48	; 0x30
 800232c:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
 800232e:	4b24      	ldr	r3, [pc, #144]	; (80023c0 <MX_TIM4_Init+0x98>)
 8002330:	4a24      	ldr	r2, [pc, #144]	; (80023c4 <MX_TIM4_Init+0x9c>)
 8002332:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002334:	4b22      	ldr	r3, [pc, #136]	; (80023c0 <MX_TIM4_Init+0x98>)
 8002336:	2200      	movs	r2, #0
 8002338:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800233a:	4b21      	ldr	r3, [pc, #132]	; (80023c0 <MX_TIM4_Init+0x98>)
 800233c:	2200      	movs	r2, #0
 800233e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0xFFFF;
 8002340:	4b1f      	ldr	r3, [pc, #124]	; (80023c0 <MX_TIM4_Init+0x98>)
 8002342:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002346:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002348:	4b1d      	ldr	r3, [pc, #116]	; (80023c0 <MX_TIM4_Init+0x98>)
 800234a:	2200      	movs	r2, #0
 800234c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800234e:	4b1c      	ldr	r3, [pc, #112]	; (80023c0 <MX_TIM4_Init+0x98>)
 8002350:	2280      	movs	r2, #128	; 0x80
 8002352:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002354:	2303      	movs	r3, #3
 8002356:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002358:	2300      	movs	r3, #0
 800235a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800235c:	2301      	movs	r3, #1
 800235e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002360:	2300      	movs	r3, #0
 8002362:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 8;
 8002364:	2308      	movs	r3, #8
 8002366:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002368:	2300      	movs	r3, #0
 800236a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800236c:	2301      	movs	r3, #1
 800236e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002370:	2300      	movs	r3, #0
 8002372:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 8;
 8002374:	2308      	movs	r3, #8
 8002376:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002378:	f107 030c 	add.w	r3, r7, #12
 800237c:	4619      	mov	r1, r3
 800237e:	4810      	ldr	r0, [pc, #64]	; (80023c0 <MX_TIM4_Init+0x98>)
 8002380:	f002 fbe0 	bl	8004b44 <HAL_TIM_Encoder_Init>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d004      	beq.n	8002394 <MX_TIM4_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800238a:	f240 1105 	movw	r1, #261	; 0x105
 800238e:	480e      	ldr	r0, [pc, #56]	; (80023c8 <MX_TIM4_Init+0xa0>)
 8002390:	f7ff fd8c 	bl	8001eac <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002394:	2300      	movs	r3, #0
 8002396:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002398:	2300      	movs	r3, #0
 800239a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800239c:	1d3b      	adds	r3, r7, #4
 800239e:	4619      	mov	r1, r3
 80023a0:	4807      	ldr	r0, [pc, #28]	; (80023c0 <MX_TIM4_Init+0x98>)
 80023a2:	f003 fd53 	bl	8005e4c <HAL_TIMEx_MasterConfigSynchronization>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d004      	beq.n	80023b6 <MX_TIM4_Init+0x8e>
  {
    _Error_Handler(__FILE__, __LINE__);
 80023ac:	f44f 7186 	mov.w	r1, #268	; 0x10c
 80023b0:	4805      	ldr	r0, [pc, #20]	; (80023c8 <MX_TIM4_Init+0xa0>)
 80023b2:	f7ff fd7b 	bl	8001eac <_Error_Handler>
  }

}
 80023b6:	bf00      	nop
 80023b8:	3730      	adds	r7, #48	; 0x30
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	20000164 	.word	0x20000164
 80023c4:	40000800 	.word	0x40000800
 80023c8:	0800674c 	.word	0x0800674c

080023cc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b088      	sub	sp, #32
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(tim_baseHandle->Instance==TIM1)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a20      	ldr	r2, [pc, #128]	; (800245c <HAL_TIM_Base_MspInit+0x90>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d121      	bne.n	8002422 <HAL_TIM_Base_MspInit+0x56>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80023de:	4a20      	ldr	r2, [pc, #128]	; (8002460 <HAL_TIM_Base_MspInit+0x94>)
 80023e0:	4b1f      	ldr	r3, [pc, #124]	; (8002460 <HAL_TIM_Base_MspInit+0x94>)
 80023e2:	699b      	ldr	r3, [r3, #24]
 80023e4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023e8:	6193      	str	r3, [r2, #24]
 80023ea:	4b1d      	ldr	r3, [pc, #116]	; (8002460 <HAL_TIM_Base_MspInit+0x94>)
 80023ec:	699b      	ldr	r3, [r3, #24]
 80023ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	68fb      	ldr	r3, [r7, #12]
  
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = Echo_Sonar_Pin;
 80023f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023fc:	2300      	movs	r3, #0
 80023fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	2300      	movs	r3, #0
 8002402:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(Echo_Sonar_GPIO_Port, &GPIO_InitStruct);
 8002404:	f107 0310 	add.w	r3, r7, #16
 8002408:	4619      	mov	r1, r3
 800240a:	4816      	ldr	r0, [pc, #88]	; (8002464 <HAL_TIM_Base_MspInit+0x98>)
 800240c:	f001 fbae 	bl	8003b6c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002410:	2200      	movs	r2, #0
 8002412:	2100      	movs	r1, #0
 8002414:	201b      	movs	r0, #27
 8002416:	f001 f89c 	bl	8003552 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800241a:	201b      	movs	r0, #27
 800241c:	f001 f8b5 	bl	800358a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002420:	e018      	b.n	8002454 <HAL_TIM_Base_MspInit+0x88>
  else if(tim_baseHandle->Instance==TIM2)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800242a:	d113      	bne.n	8002454 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800242c:	4a0c      	ldr	r2, [pc, #48]	; (8002460 <HAL_TIM_Base_MspInit+0x94>)
 800242e:	4b0c      	ldr	r3, [pc, #48]	; (8002460 <HAL_TIM_Base_MspInit+0x94>)
 8002430:	69db      	ldr	r3, [r3, #28]
 8002432:	f043 0301 	orr.w	r3, r3, #1
 8002436:	61d3      	str	r3, [r2, #28]
 8002438:	4b09      	ldr	r3, [pc, #36]	; (8002460 <HAL_TIM_Base_MspInit+0x94>)
 800243a:	69db      	ldr	r3, [r3, #28]
 800243c:	f003 0301 	and.w	r3, r3, #1
 8002440:	60bb      	str	r3, [r7, #8]
 8002442:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002444:	2200      	movs	r2, #0
 8002446:	2100      	movs	r1, #0
 8002448:	201c      	movs	r0, #28
 800244a:	f001 f882 	bl	8003552 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800244e:	201c      	movs	r0, #28
 8002450:	f001 f89b 	bl	800358a <HAL_NVIC_EnableIRQ>
}
 8002454:	bf00      	nop
 8002456:	3720      	adds	r7, #32
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	40012c00 	.word	0x40012c00
 8002460:	40021000 	.word	0x40021000
 8002464:	40010800 	.word	0x40010800

08002468 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b08a      	sub	sp, #40	; 0x28
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(tim_encoderHandle->Instance==TIM3)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	4a27      	ldr	r2, [pc, #156]	; (8002514 <HAL_TIM_Encoder_MspInit+0xac>)
 8002476:	4293      	cmp	r3, r2
 8002478:	d12a      	bne.n	80024d0 <HAL_TIM_Encoder_MspInit+0x68>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800247a:	4a27      	ldr	r2, [pc, #156]	; (8002518 <HAL_TIM_Encoder_MspInit+0xb0>)
 800247c:	4b26      	ldr	r3, [pc, #152]	; (8002518 <HAL_TIM_Encoder_MspInit+0xb0>)
 800247e:	69db      	ldr	r3, [r3, #28]
 8002480:	f043 0302 	orr.w	r3, r3, #2
 8002484:	61d3      	str	r3, [r2, #28]
 8002486:	4b24      	ldr	r3, [pc, #144]	; (8002518 <HAL_TIM_Encoder_MspInit+0xb0>)
 8002488:	69db      	ldr	r3, [r3, #28]
 800248a:	f003 0302 	and.w	r3, r3, #2
 800248e:	613b      	str	r3, [r7, #16]
 8002490:	693b      	ldr	r3, [r7, #16]
  
    /**TIM3 GPIO Configuration    
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2 
    */
    GPIO_InitStruct.Pin = ENC1A_Pin|ENC1B_Pin;
 8002492:	2330      	movs	r3, #48	; 0x30
 8002494:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002496:	2300      	movs	r3, #0
 8002498:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800249a:	2300      	movs	r3, #0
 800249c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800249e:	f107 0314 	add.w	r3, r7, #20
 80024a2:	4619      	mov	r1, r3
 80024a4:	481d      	ldr	r0, [pc, #116]	; (800251c <HAL_TIM_Encoder_MspInit+0xb4>)
 80024a6:	f001 fb61 	bl	8003b6c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80024aa:	4b1d      	ldr	r3, [pc, #116]	; (8002520 <HAL_TIM_Encoder_MspInit+0xb8>)
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	627b      	str	r3, [r7, #36]	; 0x24
 80024b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80024b6:	627b      	str	r3, [r7, #36]	; 0x24
 80024b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ba:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80024be:	627b      	str	r3, [r7, #36]	; 0x24
 80024c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024c6:	627b      	str	r3, [r7, #36]	; 0x24
 80024c8:	4a15      	ldr	r2, [pc, #84]	; (8002520 <HAL_TIM_Encoder_MspInit+0xb8>)
 80024ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80024ce:	e01c      	b.n	800250a <HAL_TIM_Encoder_MspInit+0xa2>
  else if(tim_encoderHandle->Instance==TIM4)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a13      	ldr	r2, [pc, #76]	; (8002524 <HAL_TIM_Encoder_MspInit+0xbc>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d117      	bne.n	800250a <HAL_TIM_Encoder_MspInit+0xa2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80024da:	4a0f      	ldr	r2, [pc, #60]	; (8002518 <HAL_TIM_Encoder_MspInit+0xb0>)
 80024dc:	4b0e      	ldr	r3, [pc, #56]	; (8002518 <HAL_TIM_Encoder_MspInit+0xb0>)
 80024de:	69db      	ldr	r3, [r3, #28]
 80024e0:	f043 0304 	orr.w	r3, r3, #4
 80024e4:	61d3      	str	r3, [r2, #28]
 80024e6:	4b0c      	ldr	r3, [pc, #48]	; (8002518 <HAL_TIM_Encoder_MspInit+0xb0>)
 80024e8:	69db      	ldr	r3, [r3, #28]
 80024ea:	f003 0304 	and.w	r3, r3, #4
 80024ee:	60fb      	str	r3, [r7, #12]
 80024f0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2A_Pin|ENC2B_Pin;
 80024f2:	23c0      	movs	r3, #192	; 0xc0
 80024f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024f6:	2300      	movs	r3, #0
 80024f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fa:	2300      	movs	r3, #0
 80024fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024fe:	f107 0314 	add.w	r3, r7, #20
 8002502:	4619      	mov	r1, r3
 8002504:	4805      	ldr	r0, [pc, #20]	; (800251c <HAL_TIM_Encoder_MspInit+0xb4>)
 8002506:	f001 fb31 	bl	8003b6c <HAL_GPIO_Init>
}
 800250a:	bf00      	nop
 800250c:	3728      	adds	r7, #40	; 0x28
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40000400 	.word	0x40000400
 8002518:	40021000 	.word	0x40021000
 800251c:	40010c00 	.word	0x40010c00
 8002520:	40010000 	.word	0x40010000
 8002524:	40000800 	.word	0x40000800

08002528 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b088      	sub	sp, #32
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4a22      	ldr	r2, [pc, #136]	; (80025c0 <HAL_TIM_MspPostInit+0x98>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d10d      	bne.n	8002556 <HAL_TIM_MspPostInit+0x2e>

  /* USER CODE END TIM1_MspPostInit 0 */
    /**TIM1 GPIO Configuration    
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800253a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800253e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002540:	2302      	movs	r3, #2
 8002542:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002544:	2302      	movs	r3, #2
 8002546:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002548:	f107 030c 	add.w	r3, r7, #12
 800254c:	4619      	mov	r1, r3
 800254e:	481d      	ldr	r0, [pc, #116]	; (80025c4 <HAL_TIM_MspPostInit+0x9c>)
 8002550:	f001 fb0c 	bl	8003b6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002554:	e030      	b.n	80025b8 <HAL_TIM_MspPostInit+0x90>
  else if(timHandle->Instance==TIM2)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800255e:	d12b      	bne.n	80025b8 <HAL_TIM_MspPostInit+0x90>
    GPIO_InitStruct.Pin = PWMD_Pin;
 8002560:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002564:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002566:	2302      	movs	r3, #2
 8002568:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256a:	2302      	movs	r3, #2
 800256c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PWMD_GPIO_Port, &GPIO_InitStruct);
 800256e:	f107 030c 	add.w	r3, r7, #12
 8002572:	4619      	mov	r1, r3
 8002574:	4814      	ldr	r0, [pc, #80]	; (80025c8 <HAL_TIM_MspPostInit+0xa0>)
 8002576:	f001 faf9 	bl	8003b6c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PWMG_Pin;
 800257a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800257e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002580:	2302      	movs	r3, #2
 8002582:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002584:	2302      	movs	r3, #2
 8002586:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(PWMG_GPIO_Port, &GPIO_InitStruct);
 8002588:	f107 030c 	add.w	r3, r7, #12
 800258c:	4619      	mov	r1, r3
 800258e:	480d      	ldr	r0, [pc, #52]	; (80025c4 <HAL_TIM_MspPostInit+0x9c>)
 8002590:	f001 faec 	bl	8003b6c <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_ENABLE();
 8002594:	4b0d      	ldr	r3, [pc, #52]	; (80025cc <HAL_TIM_MspPostInit+0xa4>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	61fb      	str	r3, [r7, #28]
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025a0:	61fb      	str	r3, [r7, #28]
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80025a8:	61fb      	str	r3, [r7, #28]
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80025b0:	61fb      	str	r3, [r7, #28]
 80025b2:	4a06      	ldr	r2, [pc, #24]	; (80025cc <HAL_TIM_MspPostInit+0xa4>)
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	6053      	str	r3, [r2, #4]
}
 80025b8:	bf00      	nop
 80025ba:	3720      	adds	r7, #32
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40012c00 	.word	0x40012c00
 80025c4:	40010800 	.word	0x40010800
 80025c8:	40010c00 	.word	0x40010c00
 80025cc:	40010000 	.word	0x40010000

080025d0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80025d4:	4b12      	ldr	r3, [pc, #72]	; (8002620 <MX_USART3_UART_Init+0x50>)
 80025d6:	4a13      	ldr	r2, [pc, #76]	; (8002624 <MX_USART3_UART_Init+0x54>)
 80025d8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80025da:	4b11      	ldr	r3, [pc, #68]	; (8002620 <MX_USART3_UART_Init+0x50>)
 80025dc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80025e0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80025e2:	4b0f      	ldr	r3, [pc, #60]	; (8002620 <MX_USART3_UART_Init+0x50>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80025e8:	4b0d      	ldr	r3, [pc, #52]	; (8002620 <MX_USART3_UART_Init+0x50>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80025ee:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <MX_USART3_UART_Init+0x50>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80025f4:	4b0a      	ldr	r3, [pc, #40]	; (8002620 <MX_USART3_UART_Init+0x50>)
 80025f6:	220c      	movs	r2, #12
 80025f8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025fa:	4b09      	ldr	r3, [pc, #36]	; (8002620 <MX_USART3_UART_Init+0x50>)
 80025fc:	2200      	movs	r2, #0
 80025fe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002600:	4b07      	ldr	r3, [pc, #28]	; (8002620 <MX_USART3_UART_Init+0x50>)
 8002602:	2200      	movs	r2, #0
 8002604:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002606:	4806      	ldr	r0, [pc, #24]	; (8002620 <MX_USART3_UART_Init+0x50>)
 8002608:	f003 fc76 	bl	8005ef8 <HAL_UART_Init>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d003      	beq.n	800261a <MX_USART3_UART_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002612:	2142      	movs	r1, #66	; 0x42
 8002614:	4804      	ldr	r0, [pc, #16]	; (8002628 <MX_USART3_UART_Init+0x58>)
 8002616:	f7ff fc49 	bl	8001eac <_Error_Handler>
  }

}
 800261a:	bf00      	nop
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	20000264 	.word	0x20000264
 8002624:	40004800 	.word	0x40004800
 8002628:	08006760 	.word	0x08006760

0800262c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b088      	sub	sp, #32
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART3)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a1f      	ldr	r2, [pc, #124]	; (80026b8 <HAL_UART_MspInit+0x8c>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d137      	bne.n	80026ae <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800263e:	4a1f      	ldr	r2, [pc, #124]	; (80026bc <HAL_UART_MspInit+0x90>)
 8002640:	4b1e      	ldr	r3, [pc, #120]	; (80026bc <HAL_UART_MspInit+0x90>)
 8002642:	69db      	ldr	r3, [r3, #28]
 8002644:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002648:	61d3      	str	r3, [r2, #28]
 800264a:	4b1c      	ldr	r3, [pc, #112]	; (80026bc <HAL_UART_MspInit+0x90>)
 800264c:	69db      	ldr	r3, [r3, #28]
 800264e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002652:	60bb      	str	r3, [r7, #8]
 8002654:	68bb      	ldr	r3, [r7, #8]
  
    /**USART3 GPIO Configuration    
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = BLE_RX_Pin;
 8002656:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800265a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265c:	2302      	movs	r3, #2
 800265e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002660:	2303      	movs	r3, #3
 8002662:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(BLE_RX_GPIO_Port, &GPIO_InitStruct);
 8002664:	f107 030c 	add.w	r3, r7, #12
 8002668:	4619      	mov	r1, r3
 800266a:	4815      	ldr	r0, [pc, #84]	; (80026c0 <HAL_UART_MspInit+0x94>)
 800266c:	f001 fa7e 	bl	8003b6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BLE_TX_Pin;
 8002670:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002674:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002676:	2300      	movs	r3, #0
 8002678:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	2300      	movs	r3, #0
 800267c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BLE_TX_GPIO_Port, &GPIO_InitStruct);
 800267e:	f107 030c 	add.w	r3, r7, #12
 8002682:	4619      	mov	r1, r3
 8002684:	480e      	ldr	r0, [pc, #56]	; (80026c0 <HAL_UART_MspInit+0x94>)
 8002686:	f001 fa71 	bl	8003b6c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 800268a:	4b0e      	ldr	r3, [pc, #56]	; (80026c4 <HAL_UART_MspInit+0x98>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	61fb      	str	r3, [r7, #28]
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002696:	61fb      	str	r3, [r7, #28]
 8002698:	69fb      	ldr	r3, [r7, #28]
 800269a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800269e:	61fb      	str	r3, [r7, #28]
 80026a0:	69fb      	ldr	r3, [r7, #28]
 80026a2:	f043 0310 	orr.w	r3, r3, #16
 80026a6:	61fb      	str	r3, [r7, #28]
 80026a8:	4a06      	ldr	r2, [pc, #24]	; (80026c4 <HAL_UART_MspInit+0x98>)
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80026ae:	bf00      	nop
 80026b0:	3720      	adds	r7, #32
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	40004800 	.word	0x40004800
 80026bc:	40021000 	.word	0x40021000
 80026c0:	40011000 	.word	0x40011000
 80026c4:	40010000 	.word	0x40010000

080026c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80026cc:	4a15      	ldr	r2, [pc, #84]	; (8002724 <SystemInit+0x5c>)
 80026ce:	4b15      	ldr	r3, [pc, #84]	; (8002724 <SystemInit+0x5c>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f043 0301 	orr.w	r3, r3, #1
 80026d6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80026d8:	4912      	ldr	r1, [pc, #72]	; (8002724 <SystemInit+0x5c>)
 80026da:	4b12      	ldr	r3, [pc, #72]	; (8002724 <SystemInit+0x5c>)
 80026dc:	685a      	ldr	r2, [r3, #4]
 80026de:	4b12      	ldr	r3, [pc, #72]	; (8002728 <SystemInit+0x60>)
 80026e0:	4013      	ands	r3, r2
 80026e2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80026e4:	4a0f      	ldr	r2, [pc, #60]	; (8002724 <SystemInit+0x5c>)
 80026e6:	4b0f      	ldr	r3, [pc, #60]	; (8002724 <SystemInit+0x5c>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80026ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026f2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80026f4:	4a0b      	ldr	r2, [pc, #44]	; (8002724 <SystemInit+0x5c>)
 80026f6:	4b0b      	ldr	r3, [pc, #44]	; (8002724 <SystemInit+0x5c>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026fe:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002700:	4a08      	ldr	r2, [pc, #32]	; (8002724 <SystemInit+0x5c>)
 8002702:	4b08      	ldr	r3, [pc, #32]	; (8002724 <SystemInit+0x5c>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800270a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800270c:	4b05      	ldr	r3, [pc, #20]	; (8002724 <SystemInit+0x5c>)
 800270e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002712:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002714:	4b05      	ldr	r3, [pc, #20]	; (800272c <SystemInit+0x64>)
 8002716:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800271a:	609a      	str	r2, [r3, #8]
#endif 
}
 800271c:	bf00      	nop
 800271e:	46bd      	mov	sp, r7
 8002720:	bc80      	pop	{r7}
 8002722:	4770      	bx	lr
 8002724:	40021000 	.word	0x40021000
 8002728:	f8ff0000 	.word	0xf8ff0000
 800272c:	e000ed00 	.word	0xe000ed00

08002730 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002734:	4a08      	ldr	r2, [pc, #32]	; (8002758 <HAL_Init+0x28>)
 8002736:	4b08      	ldr	r3, [pc, #32]	; (8002758 <HAL_Init+0x28>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f043 0310 	orr.w	r3, r3, #16
 800273e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002740:	2003      	movs	r0, #3
 8002742:	f000 fefb 	bl	800353c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002746:	2000      	movs	r0, #0
 8002748:	f000 f808 	bl	800275c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800274c:	f7ff fbb4 	bl	8001eb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40022000 	.word	0x40022000

0800275c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002764:	4b12      	ldr	r3, [pc, #72]	; (80027b0 <HAL_InitTick+0x54>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	4b12      	ldr	r3, [pc, #72]	; (80027b4 <HAL_InitTick+0x58>)
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	4619      	mov	r1, r3
 800276e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002772:	fbb3 f3f1 	udiv	r3, r3, r1
 8002776:	fbb2 f3f3 	udiv	r3, r2, r3
 800277a:	4618      	mov	r0, r3
 800277c:	f000 ff13 	bl	80035a6 <HAL_SYSTICK_Config>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e00e      	b.n	80027a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2b0f      	cmp	r3, #15
 800278e:	d80a      	bhi.n	80027a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002790:	2200      	movs	r2, #0
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	f04f 30ff 	mov.w	r0, #4294967295
 8002798:	f000 fedb 	bl	8003552 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800279c:	4a06      	ldr	r2, [pc, #24]	; (80027b8 <HAL_InitTick+0x5c>)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
 80027a4:	e000      	b.n	80027a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3708      	adds	r7, #8
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	20000018 	.word	0x20000018
 80027b4:	20000020 	.word	0x20000020
 80027b8:	2000001c 	.word	0x2000001c

080027bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027c0:	4b05      	ldr	r3, [pc, #20]	; (80027d8 <HAL_IncTick+0x1c>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	461a      	mov	r2, r3
 80027c6:	4b05      	ldr	r3, [pc, #20]	; (80027dc <HAL_IncTick+0x20>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4413      	add	r3, r2
 80027cc:	4a03      	ldr	r2, [pc, #12]	; (80027dc <HAL_IncTick+0x20>)
 80027ce:	6013      	str	r3, [r2, #0]
}
 80027d0:	bf00      	nop
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr
 80027d8:	20000020 	.word	0x20000020
 80027dc:	200002a4 	.word	0x200002a4

080027e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  return uwTick;
 80027e4:	4b02      	ldr	r3, [pc, #8]	; (80027f0 <HAL_GetTick+0x10>)
 80027e6:	681b      	ldr	r3, [r3, #0]
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr
 80027f0:	200002a4 	.word	0x200002a4

080027f4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80027f8:	4a04      	ldr	r2, [pc, #16]	; (800280c <HAL_SuspendTick+0x18>)
 80027fa:	4b04      	ldr	r3, [pc, #16]	; (800280c <HAL_SuspendTick+0x18>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f023 0302 	bic.w	r3, r3, #2
 8002802:	6013      	str	r3, [r2, #0]
}
 8002804:	bf00      	nop
 8002806:	46bd      	mov	sp, r7
 8002808:	bc80      	pop	{r7}
 800280a:	4770      	bx	lr
 800280c:	e000e010 	.word	0xe000e010

08002810 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b086      	sub	sp, #24
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002818:	2300      	movs	r3, #0
 800281a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800281c:	2300      	movs	r3, #0
 800281e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002820:	2300      	movs	r3, #0
 8002822:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002824:	2300      	movs	r3, #0
 8002826:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d101      	bne.n	8002832 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e0be      	b.n	80029b0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800283c:	2b00      	cmp	r3, #0
 800283e:	d109      	bne.n	8002854 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f7fd fd3e 	bl	80002d0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	f000 fd01 	bl	800325c <ADC_ConversionStop_Disable>
 800285a:	4603      	mov	r3, r0
 800285c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002862:	f003 0310 	and.w	r3, r3, #16
 8002866:	2b00      	cmp	r3, #0
 8002868:	f040 8099 	bne.w	800299e <HAL_ADC_Init+0x18e>
 800286c:	7dfb      	ldrb	r3, [r7, #23]
 800286e:	2b00      	cmp	r3, #0
 8002870:	f040 8095 	bne.w	800299e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002878:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800287c:	f023 0302 	bic.w	r3, r3, #2
 8002880:	f043 0202 	orr.w	r2, r3, #2
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002890:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002898:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 800289a:	68ba      	ldr	r2, [r7, #8]
 800289c:	4313      	orrs	r3, r2
 800289e:	60bb      	str	r3, [r7, #8]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028a8:	d003      	beq.n	80028b2 <HAL_ADC_Init+0xa2>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d102      	bne.n	80028b8 <HAL_ADC_Init+0xa8>
 80028b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80028b6:	e000      	b.n	80028ba <HAL_ADC_Init+0xaa>
 80028b8:	2300      	movs	r3, #0
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	4313      	orrs	r3, r2
 80028be:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	695b      	ldr	r3, [r3, #20]
 80028c4:	2b01      	cmp	r3, #1
 80028c6:	d119      	bne.n	80028fc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d109      	bne.n	80028e4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	3b01      	subs	r3, #1
 80028d6:	035a      	lsls	r2, r3, #13
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	4313      	orrs	r3, r2
 80028dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80028e0:	613b      	str	r3, [r7, #16]
 80028e2:	e00b      	b.n	80028fc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e8:	f043 0220 	orr.w	r2, r3, #32
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f4:	f043 0201 	orr.w	r2, r3, #1
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	6812      	ldr	r2, [r2, #0]
 8002904:	6852      	ldr	r2, [r2, #4]
 8002906:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 800290a:	693a      	ldr	r2, [r7, #16]
 800290c:	430a      	orrs	r2, r1
 800290e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	6899      	ldr	r1, [r3, #8]
 800291a:	4b27      	ldr	r3, [pc, #156]	; (80029b8 <HAL_ADC_Init+0x1a8>)
 800291c:	400b      	ands	r3, r1
 800291e:	68b9      	ldr	r1, [r7, #8]
 8002920:	430b      	orrs	r3, r1
 8002922:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800292c:	d003      	beq.n	8002936 <HAL_ADC_Init+0x126>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	689b      	ldr	r3, [r3, #8]
 8002932:	2b01      	cmp	r3, #1
 8002934:	d104      	bne.n	8002940 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	3b01      	subs	r3, #1
 800293c:	051b      	lsls	r3, r3, #20
 800293e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	6812      	ldr	r2, [r2, #0]
 8002948:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800294a:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 800294e:	68fa      	ldr	r2, [r7, #12]
 8002950:	430a      	orrs	r2, r1
 8002952:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	689a      	ldr	r2, [r3, #8]
 800295a:	4b18      	ldr	r3, [pc, #96]	; (80029bc <HAL_ADC_Init+0x1ac>)
 800295c:	4013      	ands	r3, r2
 800295e:	68ba      	ldr	r2, [r7, #8]
 8002960:	4293      	cmp	r3, r2
 8002962:	d10b      	bne.n	800297c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800296e:	f023 0303 	bic.w	r3, r3, #3
 8002972:	f043 0201 	orr.w	r2, r3, #1
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800297a:	e018      	b.n	80029ae <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002980:	f023 0312 	bic.w	r3, r3, #18
 8002984:	f043 0210 	orr.w	r2, r3, #16
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002990:	f043 0201 	orr.w	r2, r3, #1
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800299c:	e007      	b.n	80029ae <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a2:	f043 0210 	orr.w	r2, r3, #16
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80029ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3718      	adds	r7, #24
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	ffe1f7fd 	.word	0xffe1f7fd
 80029bc:	ff1f0efe 	.word	0xff1f0efe

080029c0 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b084      	sub	sp, #16
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029c8:	2300      	movs	r3, #0
 80029ca:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d101      	bne.n	80029da <HAL_ADC_Start_IT+0x1a>
 80029d6:	2302      	movs	r3, #2
 80029d8:	e0a0      	b.n	8002b1c <HAL_ADC_Start_IT+0x15c>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2201      	movs	r2, #1
 80029de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f000 fbe8 	bl	80031b8 <ADC_Enable>
 80029e8:	4603      	mov	r3, r0
 80029ea:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80029ec:	7bfb      	ldrb	r3, [r7, #15]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	f040 808f 	bne.w	8002b12 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029f8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80029fc:	f023 0301 	bic.w	r3, r3, #1
 8002a00:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a45      	ldr	r2, [pc, #276]	; (8002b24 <HAL_ADC_Start_IT+0x164>)
 8002a0e:	4293      	cmp	r3, r2
 8002a10:	d105      	bne.n	8002a1e <HAL_ADC_Start_IT+0x5e>
 8002a12:	4b45      	ldr	r3, [pc, #276]	; (8002b28 <HAL_ADC_Start_IT+0x168>)
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d115      	bne.n	8002a4a <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a22:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d026      	beq.n	8002a86 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a3c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a40:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a48:	e01d      	b.n	8002a86 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a4e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a33      	ldr	r2, [pc, #204]	; (8002b28 <HAL_ADC_Start_IT+0x168>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d004      	beq.n	8002a6a <HAL_ADC_Start_IT+0xaa>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a2f      	ldr	r2, [pc, #188]	; (8002b24 <HAL_ADC_Start_IT+0x164>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d10d      	bne.n	8002a86 <HAL_ADC_Start_IT+0xc6>
 8002a6a:	4b2f      	ldr	r3, [pc, #188]	; (8002b28 <HAL_ADC_Start_IT+0x168>)
 8002a6c:	685b      	ldr	r3, [r3, #4]
 8002a6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d007      	beq.n	8002a86 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a7a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a7e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d006      	beq.n	8002aa0 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a96:	f023 0206 	bic.w	r2, r3, #6
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a9e:	e002      	b.n	8002aa6 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f06f 0202 	mvn.w	r2, #2
 8002ab6:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	687a      	ldr	r2, [r7, #4]
 8002abe:	6812      	ldr	r2, [r2, #0]
 8002ac0:	6852      	ldr	r2, [r2, #4]
 8002ac2:	f042 0220 	orr.w	r2, r2, #32
 8002ac6:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002ad2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002ad6:	d113      	bne.n	8002b00 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002adc:	4a11      	ldr	r2, [pc, #68]	; (8002b24 <HAL_ADC_Start_IT+0x164>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d105      	bne.n	8002aee <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002ae2:	4b11      	ldr	r3, [pc, #68]	; (8002b28 <HAL_ADC_Start_IT+0x168>)
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d108      	bne.n	8002b00 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	6812      	ldr	r2, [r2, #0]
 8002af6:	6892      	ldr	r2, [r2, #8]
 8002af8:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002afc:	609a      	str	r2, [r3, #8]
 8002afe:	e00c      	b.n	8002b1a <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	6812      	ldr	r2, [r2, #0]
 8002b08:	6892      	ldr	r2, [r2, #8]
 8002b0a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002b0e:	609a      	str	r2, [r3, #8]
 8002b10:	e003      	b.n	8002b1a <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3710      	adds	r7, #16
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40012800 	.word	0x40012800
 8002b28:	40012400 	.word	0x40012400

08002b2c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b086      	sub	sp, #24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a64      	ldr	r2, [pc, #400]	; (8002cd4 <HAL_ADC_Start_DMA+0x1a8>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d004      	beq.n	8002b50 <HAL_ADC_Start_DMA+0x24>
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a63      	ldr	r2, [pc, #396]	; (8002cd8 <HAL_ADC_Start_DMA+0x1ac>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d106      	bne.n	8002b5e <HAL_ADC_Start_DMA+0x32>
 8002b50:	4b60      	ldr	r3, [pc, #384]	; (8002cd4 <HAL_ADC_Start_DMA+0x1a8>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f040 80b3 	bne.w	8002cc4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d101      	bne.n	8002b6c <HAL_ADC_Start_DMA+0x40>
 8002b68:	2302      	movs	r3, #2
 8002b6a:	e0ae      	b.n	8002cca <HAL_ADC_Start_DMA+0x19e>
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002b74:	68f8      	ldr	r0, [r7, #12]
 8002b76:	f000 fb1f 	bl	80031b8 <ADC_Enable>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002b7e:	7dfb      	ldrb	r3, [r7, #23]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f040 809a 	bne.w	8002cba <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b8a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002b8e:	f023 0301 	bic.w	r3, r3, #1
 8002b92:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a4e      	ldr	r2, [pc, #312]	; (8002cd8 <HAL_ADC_Start_DMA+0x1ac>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d105      	bne.n	8002bb0 <HAL_ADC_Start_DMA+0x84>
 8002ba4:	4b4b      	ldr	r3, [pc, #300]	; (8002cd4 <HAL_ADC_Start_DMA+0x1a8>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d115      	bne.n	8002bdc <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d026      	beq.n	8002c18 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002bd2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002bda:	e01d      	b.n	8002c18 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a39      	ldr	r2, [pc, #228]	; (8002cd4 <HAL_ADC_Start_DMA+0x1a8>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d004      	beq.n	8002bfc <HAL_ADC_Start_DMA+0xd0>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a38      	ldr	r2, [pc, #224]	; (8002cd8 <HAL_ADC_Start_DMA+0x1ac>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d10d      	bne.n	8002c18 <HAL_ADC_Start_DMA+0xec>
 8002bfc:	4b35      	ldr	r3, [pc, #212]	; (8002cd4 <HAL_ADC_Start_DMA+0x1a8>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d007      	beq.n	8002c18 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c0c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c10:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d006      	beq.n	8002c32 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c28:	f023 0206 	bic.w	r2, r3, #6
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002c30:	e002      	b.n	8002c38 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2200      	movs	r2, #0
 8002c36:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6a1b      	ldr	r3, [r3, #32]
 8002c44:	4a25      	ldr	r2, [pc, #148]	; (8002cdc <HAL_ADC_Start_DMA+0x1b0>)
 8002c46:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6a1b      	ldr	r3, [r3, #32]
 8002c4c:	4a24      	ldr	r2, [pc, #144]	; (8002ce0 <HAL_ADC_Start_DMA+0x1b4>)
 8002c4e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6a1b      	ldr	r3, [r3, #32]
 8002c54:	4a23      	ldr	r2, [pc, #140]	; (8002ce4 <HAL_ADC_Start_DMA+0x1b8>)
 8002c56:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f06f 0202 	mvn.w	r2, #2
 8002c60:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	6812      	ldr	r2, [r2, #0]
 8002c6a:	6892      	ldr	r2, [r2, #8]
 8002c6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c70:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	6a18      	ldr	r0, [r3, #32]
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	334c      	adds	r3, #76	; 0x4c
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	68ba      	ldr	r2, [r7, #8]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	f000 fd2b 	bl	80036dc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002c90:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002c94:	d108      	bne.n	8002ca8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	68fa      	ldr	r2, [r7, #12]
 8002c9c:	6812      	ldr	r2, [r2, #0]
 8002c9e:	6892      	ldr	r2, [r2, #8]
 8002ca0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002ca4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002ca6:	e00f      	b.n	8002cc8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	68fa      	ldr	r2, [r7, #12]
 8002cae:	6812      	ldr	r2, [r2, #0]
 8002cb0:	6892      	ldr	r2, [r2, #8]
 8002cb2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002cb6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002cb8:	e006      	b.n	8002cc8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002cc2:	e001      	b.n	8002cc8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002cc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3718      	adds	r7, #24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	bf00      	nop
 8002cd4:	40012400 	.word	0x40012400
 8002cd8:	40012800 	.word	0x40012800
 8002cdc:	080032d1 	.word	0x080032d1
 8002ce0:	0800334d 	.word	0x0800334d
 8002ce4:	08003369 	.word	0x08003369

08002ce8 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d101      	bne.n	8002d02 <HAL_ADC_Stop_DMA+0x1a>
 8002cfe:	2302      	movs	r3, #2
 8002d00:	e033      	b.n	8002d6a <HAL_ADC_Stop_DMA+0x82>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2201      	movs	r2, #1
 8002d06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f000 faa6 	bl	800325c <ADC_ConversionStop_Disable>
 8002d10:	4603      	mov	r3, r0
 8002d12:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002d14:	7bfb      	ldrb	r3, [r7, #15]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d122      	bne.n	8002d60 <HAL_ADC_Stop_DMA+0x78>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	687a      	ldr	r2, [r7, #4]
 8002d20:	6812      	ldr	r2, [r2, #0]
 8002d22:	6892      	ldr	r2, [r2, #8]
 8002d24:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d28:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6a1b      	ldr	r3, [r3, #32]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f000 fd33 	bl	800379a <HAL_DMA_Abort>
 8002d34:	4603      	mov	r3, r0
 8002d36:	73fb      	strb	r3, [r7, #15]
    
    /* Check if DMA channel effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002d38:	7bfb      	ldrb	r3, [r7, #15]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d10a      	bne.n	8002d54 <HAL_ADC_Stop_DMA+0x6c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d42:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002d46:	f023 0301 	bic.w	r3, r3, #1
 8002d4a:	f043 0201 	orr.w	r2, r3, #1
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	629a      	str	r2, [r3, #40]	; 0x28
 8002d52:	e005      	b.n	8002d60 <HAL_ADC_Stop_DMA+0x78>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d58:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8002d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d6a:	4618      	mov	r0, r3
 8002d6c:	3710      	adds	r7, #16
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bd80      	pop	{r7, pc}

08002d72 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002d72:	b580      	push	{r7, lr}
 8002d74:	b082      	sub	sp, #8
 8002d76:	af00      	add	r7, sp, #0
 8002d78:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	f003 0320 	and.w	r3, r3, #32
 8002d84:	2b20      	cmp	r3, #32
 8002d86:	d140      	bne.n	8002e0a <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f003 0302 	and.w	r3, r3, #2
 8002d92:	2b02      	cmp	r3, #2
 8002d94:	d139      	bne.n	8002e0a <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d9a:	f003 0310 	and.w	r3, r3, #16
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d105      	bne.n	8002dae <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002db8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002dbc:	d11d      	bne.n	8002dfa <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	68db      	ldr	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d119      	bne.n	8002dfa <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	6812      	ldr	r2, [r2, #0]
 8002dce:	6852      	ldr	r2, [r2, #4]
 8002dd0:	f022 0220 	bic.w	r2, r2, #32
 8002dd4:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dda:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002de6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d105      	bne.n	8002dfa <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002df2:	f043 0201 	orr.w	r2, r3, #1
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7fe ff46 	bl	8001c8c <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f06f 0212 	mvn.w	r2, #18
 8002e08:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e14:	2b80      	cmp	r3, #128	; 0x80
 8002e16:	d14f      	bne.n	8002eb8 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0304 	and.w	r3, r3, #4
 8002e22:	2b04      	cmp	r3, #4
 8002e24:	d148      	bne.n	8002eb8 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e2a:	f003 0310 	and.w	r3, r3, #16
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d105      	bne.n	8002e3e <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e36:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8002e48:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8002e4c:	d012      	beq.n	8002e74 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d125      	bne.n	8002ea8 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002e66:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002e6a:	d11d      	bne.n	8002ea8 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	68db      	ldr	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d119      	bne.n	8002ea8 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	6812      	ldr	r2, [r2, #0]
 8002e7c:	6852      	ldr	r2, [r2, #4]
 8002e7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e82:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e88:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d105      	bne.n	8002ea8 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea0:	f043 0201 	orr.w	r2, r3, #1
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	629a      	str	r2, [r3, #40]	; 0x28
        }
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f000 fa77 	bl	800339c <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f06f 020c 	mvn.w	r2, #12
 8002eb6:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ec2:	2b40      	cmp	r3, #64	; 0x40
 8002ec4:	d114      	bne.n	8002ef0 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f003 0301 	and.w	r3, r3, #1
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d10d      	bne.n	8002ef0 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f7fe ffab 	bl	8001e3c <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f06f 0201 	mvn.w	r2, #1
 8002eee:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002ef0:	bf00      	nop
 8002ef2:	3708      	adds	r7, #8
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b083      	sub	sp, #12
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002f00:	bf00      	nop
 8002f02:	370c      	adds	r7, #12
 8002f04:	46bd      	mov	sp, r7
 8002f06:	bc80      	pop	{r7}
 8002f08:	4770      	bx	lr

08002f0a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002f0a:	b480      	push	{r7}
 8002f0c:	b083      	sub	sp, #12
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002f12:	bf00      	nop
 8002f14:	370c      	adds	r7, #12
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bc80      	pop	{r7}
 8002f1a:	4770      	bx	lr

08002f1c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002f1c:	b490      	push	{r4, r7}
 8002f1e:	b084      	sub	sp, #16
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f26:	2300      	movs	r3, #0
 8002f28:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d101      	bne.n	8002f3c <HAL_ADC_ConfigChannel+0x20>
 8002f38:	2302      	movs	r3, #2
 8002f3a:	e0dc      	b.n	80030f6 <HAL_ADC_ConfigChannel+0x1da>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	2b06      	cmp	r3, #6
 8002f4a:	d81c      	bhi.n	8002f86 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6819      	ldr	r1, [r3, #0]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	4413      	add	r3, r2
 8002f60:	3b05      	subs	r3, #5
 8002f62:	221f      	movs	r2, #31
 8002f64:	fa02 f303 	lsl.w	r3, r2, r3
 8002f68:	43db      	mvns	r3, r3
 8002f6a:	4018      	ands	r0, r3
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	681c      	ldr	r4, [r3, #0]
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	685a      	ldr	r2, [r3, #4]
 8002f74:	4613      	mov	r3, r2
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	4413      	add	r3, r2
 8002f7a:	3b05      	subs	r3, #5
 8002f7c:	fa04 f303 	lsl.w	r3, r4, r3
 8002f80:	4303      	orrs	r3, r0
 8002f82:	634b      	str	r3, [r1, #52]	; 0x34
 8002f84:	e03c      	b.n	8003000 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	2b0c      	cmp	r3, #12
 8002f8c:	d81c      	bhi.n	8002fc8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6819      	ldr	r1, [r3, #0]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685a      	ldr	r2, [r3, #4]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	4413      	add	r3, r2
 8002fa2:	3b23      	subs	r3, #35	; 0x23
 8002fa4:	221f      	movs	r2, #31
 8002fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002faa:	43db      	mvns	r3, r3
 8002fac:	4018      	ands	r0, r3
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681c      	ldr	r4, [r3, #0]
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	009b      	lsls	r3, r3, #2
 8002fba:	4413      	add	r3, r2
 8002fbc:	3b23      	subs	r3, #35	; 0x23
 8002fbe:	fa04 f303 	lsl.w	r3, r4, r3
 8002fc2:	4303      	orrs	r3, r0
 8002fc4:	630b      	str	r3, [r1, #48]	; 0x30
 8002fc6:	e01b      	b.n	8003000 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6819      	ldr	r1, [r3, #0]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	4413      	add	r3, r2
 8002fdc:	3b41      	subs	r3, #65	; 0x41
 8002fde:	221f      	movs	r2, #31
 8002fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe4:	43db      	mvns	r3, r3
 8002fe6:	4018      	ands	r0, r3
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	681c      	ldr	r4, [r3, #0]
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	4413      	add	r3, r2
 8002ff6:	3b41      	subs	r3, #65	; 0x41
 8002ff8:	fa04 f303 	lsl.w	r3, r4, r3
 8002ffc:	4303      	orrs	r3, r0
 8002ffe:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	2b09      	cmp	r3, #9
 8003006:	d91c      	bls.n	8003042 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6819      	ldr	r1, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68d8      	ldr	r0, [r3, #12]
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	681a      	ldr	r2, [r3, #0]
 8003016:	4613      	mov	r3, r2
 8003018:	005b      	lsls	r3, r3, #1
 800301a:	4413      	add	r3, r2
 800301c:	3b1e      	subs	r3, #30
 800301e:	2207      	movs	r2, #7
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	43db      	mvns	r3, r3
 8003026:	4018      	ands	r0, r3
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	689c      	ldr	r4, [r3, #8]
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	681a      	ldr	r2, [r3, #0]
 8003030:	4613      	mov	r3, r2
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	4413      	add	r3, r2
 8003036:	3b1e      	subs	r3, #30
 8003038:	fa04 f303 	lsl.w	r3, r4, r3
 800303c:	4303      	orrs	r3, r0
 800303e:	60cb      	str	r3, [r1, #12]
 8003040:	e019      	b.n	8003076 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6819      	ldr	r1, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	6918      	ldr	r0, [r3, #16]
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	4613      	mov	r3, r2
 8003052:	005b      	lsls	r3, r3, #1
 8003054:	4413      	add	r3, r2
 8003056:	2207      	movs	r2, #7
 8003058:	fa02 f303 	lsl.w	r3, r2, r3
 800305c:	43db      	mvns	r3, r3
 800305e:	4018      	ands	r0, r3
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	689c      	ldr	r4, [r3, #8]
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	4613      	mov	r3, r2
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	4413      	add	r3, r2
 800306e:	fa04 f303 	lsl.w	r3, r4, r3
 8003072:	4303      	orrs	r3, r0
 8003074:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	2b10      	cmp	r3, #16
 800307c:	d003      	beq.n	8003086 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003082:	2b11      	cmp	r3, #17
 8003084:	d132      	bne.n	80030ec <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a1d      	ldr	r2, [pc, #116]	; (8003100 <HAL_ADC_ConfigChannel+0x1e4>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d125      	bne.n	80030dc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d126      	bne.n	80030ec <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	6812      	ldr	r2, [r2, #0]
 80030a6:	6892      	ldr	r2, [r2, #8]
 80030a8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80030ac:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2b10      	cmp	r3, #16
 80030b4:	d11a      	bne.n	80030ec <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80030b6:	4b13      	ldr	r3, [pc, #76]	; (8003104 <HAL_ADC_ConfigChannel+0x1e8>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a13      	ldr	r2, [pc, #76]	; (8003108 <HAL_ADC_ConfigChannel+0x1ec>)
 80030bc:	fba2 2303 	umull	r2, r3, r2, r3
 80030c0:	0c9a      	lsrs	r2, r3, #18
 80030c2:	4613      	mov	r3, r2
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	4413      	add	r3, r2
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80030cc:	e002      	b.n	80030d4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	3b01      	subs	r3, #1
 80030d2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80030d4:	68bb      	ldr	r3, [r7, #8]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1f9      	bne.n	80030ce <HAL_ADC_ConfigChannel+0x1b2>
 80030da:	e007      	b.n	80030ec <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e0:	f043 0220 	orr.w	r2, r3, #32
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2200      	movs	r2, #0
 80030f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80030f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80030f6:	4618      	mov	r0, r3
 80030f8:	3710      	adds	r7, #16
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bc90      	pop	{r4, r7}
 80030fe:	4770      	bx	lr
 8003100:	40012400 	.word	0x40012400
 8003104:	20000018 	.word	0x20000018
 8003108:	431bde83 	.word	0x431bde83

0800310c <HAL_ADC_AnalogWDGConfig>:
  * @param  hadc: ADC handle
  * @param  AnalogWDGConfig: Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->LowThreshold));
  
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a24      	ldr	r2, [pc, #144]	; (80031ac <HAL_ADC_AnalogWDGConfig+0xa0>)
 800311c:	4293      	cmp	r3, r2
 800311e:	d003      	beq.n	8003128 <HAL_ADC_AnalogWDGConfig+0x1c>
     (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC)   ||
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8003124:	4a22      	ldr	r2, [pc, #136]	; (80031b0 <HAL_ADC_AnalogWDGConfig+0xa4>)
 8003126:	4293      	cmp	r3, r2
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800312e:	2b01      	cmp	r3, #1
 8003130:	d101      	bne.n	8003136 <HAL_ADC_AnalogWDGConfig+0x2a>
 8003132:	2302      	movs	r3, #2
 8003134:	e035      	b.n	80031a2 <HAL_ADC_AnalogWDGConfig+0x96>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2201      	movs	r2, #1
 800313a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Analog watchdog configuration */

  /* Configure ADC Analog watchdog interrupt */
  if(AnalogWDGConfig->ITMode == ENABLE)
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	2b01      	cmp	r3, #1
 8003144:	d108      	bne.n	8003158 <HAL_ADC_AnalogWDGConfig+0x4c>
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	6812      	ldr	r2, [r2, #0]
 800314e:	6852      	ldr	r2, [r2, #4]
 8003150:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003154:	605a      	str	r2, [r3, #4]
 8003156:	e007      	b.n	8003168 <HAL_ADC_AnalogWDGConfig+0x5c>
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	687a      	ldr	r2, [r7, #4]
 800315e:	6812      	ldr	r2, [r2, #0]
 8003160:	6852      	ldr	r2, [r2, #4]
 8003162:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003166:	605a      	str	r2, [r3, #4]
  /* Configuration of analog watchdog:                                        */
  /*  - Set the analog watchdog enable mode: regular and/or injected groups,  */
  /*    one or all channels.                                                  */
  /*  - Set the Analog watchdog channel (is not used if watchdog              */
  /*    mode "all channels": ADC_CFGR_AWD1SGL=0).                             */
  MODIFY_REG(hadc->Instance->CR1            ,
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	6859      	ldr	r1, [r3, #4]
 8003172:	4b10      	ldr	r3, [pc, #64]	; (80031b4 <HAL_ADC_AnalogWDGConfig+0xa8>)
 8003174:	400b      	ands	r3, r1
 8003176:	6839      	ldr	r1, [r7, #0]
 8003178:	6808      	ldr	r0, [r1, #0]
 800317a:	6839      	ldr	r1, [r7, #0]
 800317c:	6849      	ldr	r1, [r1, #4]
 800317e:	4301      	orrs	r1, r0
 8003180:	430b      	orrs	r3, r1
 8003182:	6053      	str	r3, [r2, #4]
             ADC_CR1_AWDCH                  ,
             AnalogWDGConfig->WatchdogMode |
             AnalogWDGConfig->Channel        );
  
  /* Set the high threshold */
  WRITE_REG(hadc->Instance->HTR, AnalogWDGConfig->HighThreshold);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	683a      	ldr	r2, [r7, #0]
 800318a:	68d2      	ldr	r2, [r2, #12]
 800318c:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the low threshold */
  WRITE_REG(hadc->Instance->LTR, AnalogWDGConfig->LowThreshold);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	683a      	ldr	r2, [r7, #0]
 8003194:	6912      	ldr	r2, [r2, #16]
 8003196:	629a      	str	r2, [r3, #40]	; 0x28

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr
 80031ac:	00800200 	.word	0x00800200
 80031b0:	00400200 	.word	0x00400200
 80031b4:	ff3ffde0 	.word	0xff3ffde0

080031b8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031c0:	2300      	movs	r3, #0
 80031c2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80031c4:	2300      	movs	r3, #0
 80031c6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f003 0301 	and.w	r3, r3, #1
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d039      	beq.n	800324a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	6812      	ldr	r2, [r2, #0]
 80031de:	6892      	ldr	r2, [r2, #8]
 80031e0:	f042 0201 	orr.w	r2, r2, #1
 80031e4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80031e6:	4b1b      	ldr	r3, [pc, #108]	; (8003254 <ADC_Enable+0x9c>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a1b      	ldr	r2, [pc, #108]	; (8003258 <ADC_Enable+0xa0>)
 80031ec:	fba2 2303 	umull	r2, r3, r2, r3
 80031f0:	0c9b      	lsrs	r3, r3, #18
 80031f2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80031f4:	e002      	b.n	80031fc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80031f6:	68bb      	ldr	r3, [r7, #8]
 80031f8:	3b01      	subs	r3, #1
 80031fa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d1f9      	bne.n	80031f6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003202:	f7ff faed 	bl	80027e0 <HAL_GetTick>
 8003206:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003208:	e018      	b.n	800323c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800320a:	f7ff fae9 	bl	80027e0 <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	2b02      	cmp	r3, #2
 8003216:	d911      	bls.n	800323c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800321c:	f043 0210 	orr.w	r2, r3, #16
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003228:	f043 0201 	orr.w	r2, r3, #1
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8003238:	2301      	movs	r3, #1
 800323a:	e007      	b.n	800324c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	2b01      	cmp	r3, #1
 8003248:	d1df      	bne.n	800320a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800324a:	2300      	movs	r3, #0
}
 800324c:	4618      	mov	r0, r3
 800324e:	3710      	adds	r7, #16
 8003250:	46bd      	mov	sp, r7
 8003252:	bd80      	pop	{r7, pc}
 8003254:	20000018 	.word	0x20000018
 8003258:	431bde83 	.word	0x431bde83

0800325c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003264:	2300      	movs	r3, #0
 8003266:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f003 0301 	and.w	r3, r3, #1
 8003272:	2b01      	cmp	r3, #1
 8003274:	d127      	bne.n	80032c6 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	6812      	ldr	r2, [r2, #0]
 800327e:	6892      	ldr	r2, [r2, #8]
 8003280:	f022 0201 	bic.w	r2, r2, #1
 8003284:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003286:	f7ff faab 	bl	80027e0 <HAL_GetTick>
 800328a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800328c:	e014      	b.n	80032b8 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800328e:	f7ff faa7 	bl	80027e0 <HAL_GetTick>
 8003292:	4602      	mov	r2, r0
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	1ad3      	subs	r3, r2, r3
 8003298:	2b02      	cmp	r3, #2
 800329a:	d90d      	bls.n	80032b8 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032a0:	f043 0210 	orr.w	r2, r3, #16
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ac:	f043 0201 	orr.w	r2, r3, #1
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e007      	b.n	80032c8 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d0e3      	beq.n	800328e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80032c6:	2300      	movs	r3, #0
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3710      	adds	r7, #16
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032dc:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d127      	bne.n	800333a <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003300:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003304:	d115      	bne.n	8003332 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800330a:	2b00      	cmp	r3, #0
 800330c:	d111      	bne.n	8003332 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003312:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800331e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d105      	bne.n	8003332 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800332a:	f043 0201 	orr.w	r2, r3, #1
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8003332:	68f8      	ldr	r0, [r7, #12]
 8003334:	f7fe fcaa 	bl	8001c8c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003338:	e004      	b.n	8003344 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6a1b      	ldr	r3, [r3, #32]
 800333e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003340:	6878      	ldr	r0, [r7, #4]
 8003342:	4798      	blx	r3
}
 8003344:	bf00      	nop
 8003346:	3710      	adds	r7, #16
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}

0800334c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003358:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800335a:	68f8      	ldr	r0, [r7, #12]
 800335c:	f7ff fdcc 	bl	8002ef8 <HAL_ADC_ConvHalfCpltCallback>
}
 8003360:	bf00      	nop
 8003362:	3710      	adds	r7, #16
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}

08003368 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003374:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800337a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003386:	f043 0204 	orr.w	r2, r3, #4
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 800338e:	68f8      	ldr	r0, [r7, #12]
 8003390:	f7ff fdbb 	bl	8002f0a <HAL_ADC_ErrorCallback>
}
 8003394:	bf00      	nop
 8003396:	3710      	adds	r7, #16
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bc80      	pop	{r7}
 80033ac:	4770      	bx	lr
	...

080033b0 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b085      	sub	sp, #20
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f003 0307 	and.w	r3, r3, #7
 80033be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033c0:	4b0c      	ldr	r3, [pc, #48]	; (80033f4 <NVIC_SetPriorityGrouping+0x44>)
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033c6:	68ba      	ldr	r2, [r7, #8]
 80033c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033cc:	4013      	ands	r3, r2
 80033ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033d8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80033dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033e2:	4a04      	ldr	r2, [pc, #16]	; (80033f4 <NVIC_SetPriorityGrouping+0x44>)
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	60d3      	str	r3, [r2, #12]
}
 80033e8:	bf00      	nop
 80033ea:	3714      	adds	r7, #20
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bc80      	pop	{r7}
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop
 80033f4:	e000ed00 	.word	0xe000ed00

080033f8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033fc:	4b04      	ldr	r3, [pc, #16]	; (8003410 <NVIC_GetPriorityGrouping+0x18>)
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	0a1b      	lsrs	r3, r3, #8
 8003402:	f003 0307 	and.w	r3, r3, #7
}
 8003406:	4618      	mov	r0, r3
 8003408:	46bd      	mov	sp, r7
 800340a:	bc80      	pop	{r7}
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	e000ed00 	.word	0xe000ed00

08003414 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	4603      	mov	r3, r0
 800341c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800341e:	4908      	ldr	r1, [pc, #32]	; (8003440 <NVIC_EnableIRQ+0x2c>)
 8003420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003424:	095b      	lsrs	r3, r3, #5
 8003426:	79fa      	ldrb	r2, [r7, #7]
 8003428:	f002 021f 	and.w	r2, r2, #31
 800342c:	2001      	movs	r0, #1
 800342e:	fa00 f202 	lsl.w	r2, r0, r2
 8003432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003436:	bf00      	nop
 8003438:	370c      	adds	r7, #12
 800343a:	46bd      	mov	sp, r7
 800343c:	bc80      	pop	{r7}
 800343e:	4770      	bx	lr
 8003440:	e000e100 	.word	0xe000e100

08003444 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	4603      	mov	r3, r0
 800344c:	6039      	str	r1, [r7, #0]
 800344e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8003450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003454:	2b00      	cmp	r3, #0
 8003456:	da0b      	bge.n	8003470 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003458:	490d      	ldr	r1, [pc, #52]	; (8003490 <NVIC_SetPriority+0x4c>)
 800345a:	79fb      	ldrb	r3, [r7, #7]
 800345c:	f003 030f 	and.w	r3, r3, #15
 8003460:	3b04      	subs	r3, #4
 8003462:	683a      	ldr	r2, [r7, #0]
 8003464:	b2d2      	uxtb	r2, r2
 8003466:	0112      	lsls	r2, r2, #4
 8003468:	b2d2      	uxtb	r2, r2
 800346a:	440b      	add	r3, r1
 800346c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800346e:	e009      	b.n	8003484 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003470:	4908      	ldr	r1, [pc, #32]	; (8003494 <NVIC_SetPriority+0x50>)
 8003472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003476:	683a      	ldr	r2, [r7, #0]
 8003478:	b2d2      	uxtb	r2, r2
 800347a:	0112      	lsls	r2, r2, #4
 800347c:	b2d2      	uxtb	r2, r2
 800347e:	440b      	add	r3, r1
 8003480:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003484:	bf00      	nop
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	bc80      	pop	{r7}
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	e000ed00 	.word	0xe000ed00
 8003494:	e000e100 	.word	0xe000e100

08003498 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003498:	b480      	push	{r7}
 800349a:	b089      	sub	sp, #36	; 0x24
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	60b9      	str	r1, [r7, #8]
 80034a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f003 0307 	and.w	r3, r3, #7
 80034aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	f1c3 0307 	rsb	r3, r3, #7
 80034b2:	2b04      	cmp	r3, #4
 80034b4:	bf28      	it	cs
 80034b6:	2304      	movcs	r3, #4
 80034b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	3304      	adds	r3, #4
 80034be:	2b06      	cmp	r3, #6
 80034c0:	d902      	bls.n	80034c8 <NVIC_EncodePriority+0x30>
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	3b03      	subs	r3, #3
 80034c6:	e000      	b.n	80034ca <NVIC_EncodePriority+0x32>
 80034c8:	2300      	movs	r3, #0
 80034ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034cc:	2201      	movs	r2, #1
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	fa02 f303 	lsl.w	r3, r2, r3
 80034d4:	1e5a      	subs	r2, r3, #1
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	401a      	ands	r2, r3
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034de:	2101      	movs	r1, #1
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	fa01 f303 	lsl.w	r3, r1, r3
 80034e6:	1e59      	subs	r1, r3, #1
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034ec:	4313      	orrs	r3, r2
         );
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3724      	adds	r7, #36	; 0x24
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bc80      	pop	{r7}
 80034f6:	4770      	bx	lr

080034f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	3b01      	subs	r3, #1
 8003504:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003508:	d301      	bcc.n	800350e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800350a:	2301      	movs	r3, #1
 800350c:	e00f      	b.n	800352e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800350e:	4a0a      	ldr	r2, [pc, #40]	; (8003538 <SysTick_Config+0x40>)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	3b01      	subs	r3, #1
 8003514:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003516:	210f      	movs	r1, #15
 8003518:	f04f 30ff 	mov.w	r0, #4294967295
 800351c:	f7ff ff92 	bl	8003444 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003520:	4b05      	ldr	r3, [pc, #20]	; (8003538 <SysTick_Config+0x40>)
 8003522:	2200      	movs	r2, #0
 8003524:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003526:	4b04      	ldr	r3, [pc, #16]	; (8003538 <SysTick_Config+0x40>)
 8003528:	2207      	movs	r2, #7
 800352a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	e000e010 	.word	0xe000e010

0800353c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f7ff ff33 	bl	80033b0 <NVIC_SetPriorityGrouping>
}
 800354a:	bf00      	nop
 800354c:	3708      	adds	r7, #8
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003552:	b580      	push	{r7, lr}
 8003554:	b086      	sub	sp, #24
 8003556:	af00      	add	r7, sp, #0
 8003558:	4603      	mov	r3, r0
 800355a:	60b9      	str	r1, [r7, #8]
 800355c:	607a      	str	r2, [r7, #4]
 800355e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003560:	2300      	movs	r3, #0
 8003562:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003564:	f7ff ff48 	bl	80033f8 <NVIC_GetPriorityGrouping>
 8003568:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	68b9      	ldr	r1, [r7, #8]
 800356e:	6978      	ldr	r0, [r7, #20]
 8003570:	f7ff ff92 	bl	8003498 <NVIC_EncodePriority>
 8003574:	4602      	mov	r2, r0
 8003576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800357a:	4611      	mov	r1, r2
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff ff61 	bl	8003444 <NVIC_SetPriority>
}
 8003582:	bf00      	nop
 8003584:	3718      	adds	r7, #24
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b082      	sub	sp, #8
 800358e:	af00      	add	r7, sp, #0
 8003590:	4603      	mov	r3, r0
 8003592:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003598:	4618      	mov	r0, r3
 800359a:	f7ff ff3b 	bl	8003414 <NVIC_EnableIRQ>
}
 800359e:	bf00      	nop
 80035a0:	3708      	adds	r7, #8
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b082      	sub	sp, #8
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f7ff ffa2 	bl	80034f8 <SysTick_Config>
 80035b4:	4603      	mov	r3, r0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3708      	adds	r7, #8
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
	...

080035c0 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2b04      	cmp	r3, #4
 80035cc:	d106      	bne.n	80035dc <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80035ce:	4a09      	ldr	r2, [pc, #36]	; (80035f4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80035d0:	4b08      	ldr	r3, [pc, #32]	; (80035f4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f043 0304 	orr.w	r3, r3, #4
 80035d8:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80035da:	e005      	b.n	80035e8 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80035dc:	4a05      	ldr	r2, [pc, #20]	; (80035f4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80035de:	4b05      	ldr	r3, [pc, #20]	; (80035f4 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f023 0304 	bic.w	r3, r3, #4
 80035e6:	6013      	str	r3, [r2, #0]
}
 80035e8:	bf00      	nop
 80035ea:	370c      	adds	r7, #12
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bc80      	pop	{r7}
 80035f0:	4770      	bx	lr
 80035f2:	bf00      	nop
 80035f4:	e000e010 	.word	0xe000e010

080035f8 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80035fc:	f000 f802 	bl	8003604 <HAL_SYSTICK_Callback>
}
 8003600:	bf00      	nop
 8003602:	bd80      	pop	{r7, pc}

08003604 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8003604:	b480      	push	{r7}
 8003606:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003608:	bf00      	nop
 800360a:	46bd      	mov	sp, r7
 800360c:	bc80      	pop	{r7}
 800360e:	4770      	bx	lr

08003610 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003610:	b480      	push	{r7}
 8003612:	b085      	sub	sp, #20
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003618:	2300      	movs	r3, #0
 800361a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e04f      	b.n	80036c6 <HAL_DMA_Init+0xb6>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	461a      	mov	r2, r3
 800362c:	4b28      	ldr	r3, [pc, #160]	; (80036d0 <HAL_DMA_Init+0xc0>)
 800362e:	4413      	add	r3, r2
 8003630:	4a28      	ldr	r2, [pc, #160]	; (80036d4 <HAL_DMA_Init+0xc4>)
 8003632:	fba2 2303 	umull	r2, r3, r2, r3
 8003636:	091b      	lsrs	r3, r3, #4
 8003638:	009a      	lsls	r2, r3, #2
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	4a25      	ldr	r2, [pc, #148]	; (80036d8 <HAL_DMA_Init+0xc8>)
 8003642:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* STM32F101xE || STM32F101xG || STM32F103xE || STM32F103xG || STM32F100xE || STM32F105xC || STM32F107xC */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2202      	movs	r2, #2
 8003648:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800365a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800365e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003668:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	68db      	ldr	r3, [r3, #12]
 800366e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003674:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003680:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	69db      	ldr	r3, [r3, #28]
 8003686:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003688:	68fa      	ldr	r2, [r7, #12]
 800368a:	4313      	orrs	r3, r2
 800368c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	68fa      	ldr	r2, [r7, #12]
 8003694:	601a      	str	r2, [r3, #0]


  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2200      	movs	r2, #0
 80036a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2200      	movs	r2, #0
 80036a6:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2200      	movs	r2, #0
 80036ac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2201      	movs	r2, #1
 80036b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2200      	movs	r2, #0
 80036c0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80036c4:	2300      	movs	r3, #0
}
 80036c6:	4618      	mov	r0, r3
 80036c8:	3714      	adds	r7, #20
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bc80      	pop	{r7}
 80036ce:	4770      	bx	lr
 80036d0:	bffdfff8 	.word	0xbffdfff8
 80036d4:	cccccccd 	.word	0xcccccccd
 80036d8:	40020000 	.word	0x40020000

080036dc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b086      	sub	sp, #24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
 80036e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036ea:	2300      	movs	r3, #0
 80036ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d101      	bne.n	80036fc <HAL_DMA_Start_IT+0x20>
 80036f8:	2302      	movs	r3, #2
 80036fa:	e04a      	b.n	8003792 <HAL_DMA_Start_IT+0xb6>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800370a:	2b01      	cmp	r3, #1
 800370c:	d13a      	bne.n	8003784 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2202      	movs	r2, #2
 8003712:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	6812      	ldr	r2, [r2, #0]
 8003724:	6812      	ldr	r2, [r2, #0]
 8003726:	f022 0201 	bic.w	r2, r2, #1
 800372a:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	68b9      	ldr	r1, [r7, #8]
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f000 f9ec 	bl	8003b10 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800373c:	2b00      	cmp	r3, #0
 800373e:	d008      	beq.n	8003752 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	68fa      	ldr	r2, [r7, #12]
 8003746:	6812      	ldr	r2, [r2, #0]
 8003748:	6812      	ldr	r2, [r2, #0]
 800374a:	f042 020e 	orr.w	r2, r2, #14
 800374e:	601a      	str	r2, [r3, #0]
 8003750:	e00f      	b.n	8003772 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	68fa      	ldr	r2, [r7, #12]
 8003758:	6812      	ldr	r2, [r2, #0]
 800375a:	6812      	ldr	r2, [r2, #0]
 800375c:	f022 0204 	bic.w	r2, r2, #4
 8003760:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68fa      	ldr	r2, [r7, #12]
 8003768:	6812      	ldr	r2, [r2, #0]
 800376a:	6812      	ldr	r2, [r2, #0]
 800376c:	f042 020a 	orr.w	r2, r2, #10
 8003770:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	6812      	ldr	r2, [r2, #0]
 800377a:	6812      	ldr	r2, [r2, #0]
 800377c:	f042 0201 	orr.w	r2, r2, #1
 8003780:	601a      	str	r2, [r3, #0]
 8003782:	e005      	b.n	8003790 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800378c:	2302      	movs	r3, #2
 800378e:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003790:	7dfb      	ldrb	r3, [r7, #23]
}
 8003792:	4618      	mov	r0, r3
 8003794:	3718      	adds	r7, #24
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800379a:	b480      	push	{r7}
 800379c:	b085      	sub	sp, #20
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037a2:	2300      	movs	r3, #0
 80037a4:	73fb      	strb	r3, [r7, #15]

  /* Disable DMA IT */
  __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	6812      	ldr	r2, [r2, #0]
 80037ae:	6812      	ldr	r2, [r2, #0]
 80037b0:	f022 020e 	bic.w	r2, r2, #14
 80037b4:	601a      	str	r2, [r3, #0]
    
  /* Disable the channel */
  __HAL_DMA_DISABLE(hdma);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	6812      	ldr	r2, [r2, #0]
 80037be:	6812      	ldr	r2, [r2, #0]
 80037c0:	f022 0201 	bic.w	r2, r2, #1
 80037c4:	601a      	str	r2, [r3, #0]
    
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80037ce:	2101      	movs	r1, #1
 80037d0:	fa01 f202 	lsl.w	r2, r1, r2
 80037d4:	605a      	str	r2, [r3, #4]

  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2201      	movs	r2, #1
 80037da:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80037e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3714      	adds	r7, #20
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bc80      	pop	{r7}
 80037f0:	4770      	bx	lr
	...

080037f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037fc:	2300      	movs	r3, #0
 80037fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003806:	2b02      	cmp	r3, #2
 8003808:	d005      	beq.n	8003816 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2204      	movs	r2, #4
 800380e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	73fb      	strb	r3, [r7, #15]
 8003814:	e057      	b.n	80038c6 <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	6812      	ldr	r2, [r2, #0]
 800381e:	6812      	ldr	r2, [r2, #0]
 8003820:	f022 020e 	bic.w	r2, r2, #14
 8003824:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	6812      	ldr	r2, [r2, #0]
 800382e:	6812      	ldr	r2, [r2, #0]
 8003830:	f022 0201 	bic.w	r2, r2, #1
 8003834:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003836:	4a26      	ldr	r2, [pc, #152]	; (80038d0 <HAL_DMA_Abort_IT+0xdc>)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	4619      	mov	r1, r3
 800383e:	4b25      	ldr	r3, [pc, #148]	; (80038d4 <HAL_DMA_Abort_IT+0xe0>)
 8003840:	4299      	cmp	r1, r3
 8003842:	d02e      	beq.n	80038a2 <HAL_DMA_Abort_IT+0xae>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4619      	mov	r1, r3
 800384a:	4b23      	ldr	r3, [pc, #140]	; (80038d8 <HAL_DMA_Abort_IT+0xe4>)
 800384c:	4299      	cmp	r1, r3
 800384e:	d026      	beq.n	800389e <HAL_DMA_Abort_IT+0xaa>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4619      	mov	r1, r3
 8003856:	4b21      	ldr	r3, [pc, #132]	; (80038dc <HAL_DMA_Abort_IT+0xe8>)
 8003858:	4299      	cmp	r1, r3
 800385a:	d01d      	beq.n	8003898 <HAL_DMA_Abort_IT+0xa4>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4619      	mov	r1, r3
 8003862:	4b1f      	ldr	r3, [pc, #124]	; (80038e0 <HAL_DMA_Abort_IT+0xec>)
 8003864:	4299      	cmp	r1, r3
 8003866:	d014      	beq.n	8003892 <HAL_DMA_Abort_IT+0x9e>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4619      	mov	r1, r3
 800386e:	4b1d      	ldr	r3, [pc, #116]	; (80038e4 <HAL_DMA_Abort_IT+0xf0>)
 8003870:	4299      	cmp	r1, r3
 8003872:	d00b      	beq.n	800388c <HAL_DMA_Abort_IT+0x98>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4619      	mov	r1, r3
 800387a:	4b1b      	ldr	r3, [pc, #108]	; (80038e8 <HAL_DMA_Abort_IT+0xf4>)
 800387c:	4299      	cmp	r1, r3
 800387e:	d102      	bne.n	8003886 <HAL_DMA_Abort_IT+0x92>
 8003880:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003884:	e00e      	b.n	80038a4 <HAL_DMA_Abort_IT+0xb0>
 8003886:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800388a:	e00b      	b.n	80038a4 <HAL_DMA_Abort_IT+0xb0>
 800388c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003890:	e008      	b.n	80038a4 <HAL_DMA_Abort_IT+0xb0>
 8003892:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003896:	e005      	b.n	80038a4 <HAL_DMA_Abort_IT+0xb0>
 8003898:	f44f 7380 	mov.w	r3, #256	; 0x100
 800389c:	e002      	b.n	80038a4 <HAL_DMA_Abort_IT+0xb0>
 800389e:	2310      	movs	r3, #16
 80038a0:	e000      	b.n	80038a4 <HAL_DMA_Abort_IT+0xb0>
 80038a2:	2301      	movs	r3, #1
 80038a4:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2201      	movs	r2, #1
 80038aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d003      	beq.n	80038c6 <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	4798      	blx	r3
    } 
  }
  return status;
 80038c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	3710      	adds	r7, #16
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	40020000 	.word	0x40020000
 80038d4:	40020008 	.word	0x40020008
 80038d8:	4002001c 	.word	0x4002001c
 80038dc:	40020030 	.word	0x40020030
 80038e0:	40020044 	.word	0x40020044
 80038e4:	40020058 	.word	0x40020058
 80038e8:	4002006c 	.word	0x4002006c

080038ec <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003908:	2204      	movs	r2, #4
 800390a:	409a      	lsls	r2, r3
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	4013      	ands	r3, r2
 8003910:	2b00      	cmp	r3, #0
 8003912:	d055      	beq.n	80039c0 <HAL_DMA_IRQHandler+0xd4>
 8003914:	68bb      	ldr	r3, [r7, #8]
 8003916:	f003 0304 	and.w	r3, r3, #4
 800391a:	2b00      	cmp	r3, #0
 800391c:	d050      	beq.n	80039c0 <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0320 	and.w	r3, r3, #32
 8003928:	2b00      	cmp	r3, #0
 800392a:	d107      	bne.n	800393c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	6812      	ldr	r2, [r2, #0]
 8003934:	6812      	ldr	r2, [r2, #0]
 8003936:	f022 0204 	bic.w	r2, r2, #4
 800393a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800393c:	4a6d      	ldr	r2, [pc, #436]	; (8003af4 <HAL_DMA_IRQHandler+0x208>)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4619      	mov	r1, r3
 8003944:	4b6c      	ldr	r3, [pc, #432]	; (8003af8 <HAL_DMA_IRQHandler+0x20c>)
 8003946:	4299      	cmp	r1, r3
 8003948:	d02e      	beq.n	80039a8 <HAL_DMA_IRQHandler+0xbc>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4619      	mov	r1, r3
 8003950:	4b6a      	ldr	r3, [pc, #424]	; (8003afc <HAL_DMA_IRQHandler+0x210>)
 8003952:	4299      	cmp	r1, r3
 8003954:	d026      	beq.n	80039a4 <HAL_DMA_IRQHandler+0xb8>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4619      	mov	r1, r3
 800395c:	4b68      	ldr	r3, [pc, #416]	; (8003b00 <HAL_DMA_IRQHandler+0x214>)
 800395e:	4299      	cmp	r1, r3
 8003960:	d01d      	beq.n	800399e <HAL_DMA_IRQHandler+0xb2>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4619      	mov	r1, r3
 8003968:	4b66      	ldr	r3, [pc, #408]	; (8003b04 <HAL_DMA_IRQHandler+0x218>)
 800396a:	4299      	cmp	r1, r3
 800396c:	d014      	beq.n	8003998 <HAL_DMA_IRQHandler+0xac>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4619      	mov	r1, r3
 8003974:	4b64      	ldr	r3, [pc, #400]	; (8003b08 <HAL_DMA_IRQHandler+0x21c>)
 8003976:	4299      	cmp	r1, r3
 8003978:	d00b      	beq.n	8003992 <HAL_DMA_IRQHandler+0xa6>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	4619      	mov	r1, r3
 8003980:	4b62      	ldr	r3, [pc, #392]	; (8003b0c <HAL_DMA_IRQHandler+0x220>)
 8003982:	4299      	cmp	r1, r3
 8003984:	d102      	bne.n	800398c <HAL_DMA_IRQHandler+0xa0>
 8003986:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800398a:	e00e      	b.n	80039aa <HAL_DMA_IRQHandler+0xbe>
 800398c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003990:	e00b      	b.n	80039aa <HAL_DMA_IRQHandler+0xbe>
 8003992:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003996:	e008      	b.n	80039aa <HAL_DMA_IRQHandler+0xbe>
 8003998:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800399c:	e005      	b.n	80039aa <HAL_DMA_IRQHandler+0xbe>
 800399e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039a2:	e002      	b.n	80039aa <HAL_DMA_IRQHandler+0xbe>
 80039a4:	2340      	movs	r3, #64	; 0x40
 80039a6:	e000      	b.n	80039aa <HAL_DMA_IRQHandler+0xbe>
 80039a8:	2304      	movs	r3, #4
 80039aa:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	f000 809a 	beq.w	8003aea <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039ba:	6878      	ldr	r0, [r7, #4]
 80039bc:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80039be:	e094      	b.n	8003aea <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c4:	2202      	movs	r2, #2
 80039c6:	409a      	lsls	r2, r3
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	4013      	ands	r3, r2
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d05c      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x19e>
 80039d0:	68bb      	ldr	r3, [r7, #8]
 80039d2:	f003 0302 	and.w	r3, r3, #2
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d057      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0320 	and.w	r3, r3, #32
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d10b      	bne.n	8003a00 <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	6812      	ldr	r2, [r2, #0]
 80039f0:	6812      	ldr	r2, [r2, #0]
 80039f2:	f022 020a 	bic.w	r2, r2, #10
 80039f6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2201      	movs	r2, #1
 80039fc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003a00:	4a3c      	ldr	r2, [pc, #240]	; (8003af4 <HAL_DMA_IRQHandler+0x208>)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4619      	mov	r1, r3
 8003a08:	4b3b      	ldr	r3, [pc, #236]	; (8003af8 <HAL_DMA_IRQHandler+0x20c>)
 8003a0a:	4299      	cmp	r1, r3
 8003a0c:	d02e      	beq.n	8003a6c <HAL_DMA_IRQHandler+0x180>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4619      	mov	r1, r3
 8003a14:	4b39      	ldr	r3, [pc, #228]	; (8003afc <HAL_DMA_IRQHandler+0x210>)
 8003a16:	4299      	cmp	r1, r3
 8003a18:	d026      	beq.n	8003a68 <HAL_DMA_IRQHandler+0x17c>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4619      	mov	r1, r3
 8003a20:	4b37      	ldr	r3, [pc, #220]	; (8003b00 <HAL_DMA_IRQHandler+0x214>)
 8003a22:	4299      	cmp	r1, r3
 8003a24:	d01d      	beq.n	8003a62 <HAL_DMA_IRQHandler+0x176>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	4b35      	ldr	r3, [pc, #212]	; (8003b04 <HAL_DMA_IRQHandler+0x218>)
 8003a2e:	4299      	cmp	r1, r3
 8003a30:	d014      	beq.n	8003a5c <HAL_DMA_IRQHandler+0x170>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4619      	mov	r1, r3
 8003a38:	4b33      	ldr	r3, [pc, #204]	; (8003b08 <HAL_DMA_IRQHandler+0x21c>)
 8003a3a:	4299      	cmp	r1, r3
 8003a3c:	d00b      	beq.n	8003a56 <HAL_DMA_IRQHandler+0x16a>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4619      	mov	r1, r3
 8003a44:	4b31      	ldr	r3, [pc, #196]	; (8003b0c <HAL_DMA_IRQHandler+0x220>)
 8003a46:	4299      	cmp	r1, r3
 8003a48:	d102      	bne.n	8003a50 <HAL_DMA_IRQHandler+0x164>
 8003a4a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003a4e:	e00e      	b.n	8003a6e <HAL_DMA_IRQHandler+0x182>
 8003a50:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a54:	e00b      	b.n	8003a6e <HAL_DMA_IRQHandler+0x182>
 8003a56:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a5a:	e008      	b.n	8003a6e <HAL_DMA_IRQHandler+0x182>
 8003a5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a60:	e005      	b.n	8003a6e <HAL_DMA_IRQHandler+0x182>
 8003a62:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a66:	e002      	b.n	8003a6e <HAL_DMA_IRQHandler+0x182>
 8003a68:	2320      	movs	r3, #32
 8003a6a:	e000      	b.n	8003a6e <HAL_DMA_IRQHandler+0x182>
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2200      	movs	r2, #0
 8003a74:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d034      	beq.n	8003aea <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003a88:	e02f      	b.n	8003aea <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8e:	2208      	movs	r2, #8
 8003a90:	409a      	lsls	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	4013      	ands	r3, r2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d028      	beq.n	8003aec <HAL_DMA_IRQHandler+0x200>
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	f003 0308 	and.w	r3, r3, #8
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d023      	beq.n	8003aec <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	6812      	ldr	r2, [r2, #0]
 8003aac:	6812      	ldr	r2, [r2, #0]
 8003aae:	f022 020e 	bic.w	r2, r2, #14
 8003ab2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003abc:	2101      	movs	r1, #1
 8003abe:	fa01 f202 	lsl.w	r2, r1, r2
 8003ac2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2201      	movs	r2, #1
 8003ace:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d004      	beq.n	8003aec <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	4798      	blx	r3
    }
  }
  return;
 8003aea:	bf00      	nop
 8003aec:	bf00      	nop
}
 8003aee:	3710      	adds	r7, #16
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd80      	pop	{r7, pc}
 8003af4:	40020000 	.word	0x40020000
 8003af8:	40020008 	.word	0x40020008
 8003afc:	4002001c 	.word	0x4002001c
 8003b00:	40020030 	.word	0x40020030
 8003b04:	40020044 	.word	0x40020044
 8003b08:	40020058 	.word	0x40020058
 8003b0c:	4002006c 	.word	0x4002006c

08003b10 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b085      	sub	sp, #20
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
 8003b1c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003b26:	2101      	movs	r1, #1
 8003b28:	fa01 f202 	lsl.w	r2, r1, r2
 8003b2c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	683a      	ldr	r2, [r7, #0]
 8003b34:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	2b10      	cmp	r3, #16
 8003b3c:	d108      	bne.n	8003b50 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68ba      	ldr	r2, [r7, #8]
 8003b4c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003b4e:	e007      	b.n	8003b60 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68ba      	ldr	r2, [r7, #8]
 8003b56:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	60da      	str	r2, [r3, #12]
}
 8003b60:	bf00      	nop
 8003b62:	3714      	adds	r7, #20
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bc80      	pop	{r7}
 8003b68:	4770      	bx	lr
	...

08003b6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b08b      	sub	sp, #44	; 0x2c
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b76:	2300      	movs	r3, #0
 8003b78:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8003b82:	2300      	movs	r3, #0
 8003b84:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8003b86:	2300      	movs	r3, #0
 8003b88:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b8e:	e127      	b.n	8003de0 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8003b90:	2201      	movs	r2, #1
 8003b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b94:	fa02 f303 	lsl.w	r3, r2, r3
 8003b98:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b9a:	683b      	ldr	r3, [r7, #0]
 8003b9c:	681a      	ldr	r2, [r3, #0]
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003ba4:	69ba      	ldr	r2, [r7, #24]
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	f040 8116 	bne.w	8003dda <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2b12      	cmp	r3, #18
 8003bb4:	d034      	beq.n	8003c20 <HAL_GPIO_Init+0xb4>
 8003bb6:	2b12      	cmp	r3, #18
 8003bb8:	d80d      	bhi.n	8003bd6 <HAL_GPIO_Init+0x6a>
 8003bba:	2b02      	cmp	r3, #2
 8003bbc:	d02b      	beq.n	8003c16 <HAL_GPIO_Init+0xaa>
 8003bbe:	2b02      	cmp	r3, #2
 8003bc0:	d804      	bhi.n	8003bcc <HAL_GPIO_Init+0x60>
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d031      	beq.n	8003c2a <HAL_GPIO_Init+0xbe>
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d01c      	beq.n	8003c04 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003bca:	e048      	b.n	8003c5e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8003bcc:	2b03      	cmp	r3, #3
 8003bce:	d043      	beq.n	8003c58 <HAL_GPIO_Init+0xec>
 8003bd0:	2b11      	cmp	r3, #17
 8003bd2:	d01b      	beq.n	8003c0c <HAL_GPIO_Init+0xa0>
          break;
 8003bd4:	e043      	b.n	8003c5e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8003bd6:	4a87      	ldr	r2, [pc, #540]	; (8003df4 <HAL_GPIO_Init+0x288>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d026      	beq.n	8003c2a <HAL_GPIO_Init+0xbe>
 8003bdc:	4a85      	ldr	r2, [pc, #532]	; (8003df4 <HAL_GPIO_Init+0x288>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d806      	bhi.n	8003bf0 <HAL_GPIO_Init+0x84>
 8003be2:	4a85      	ldr	r2, [pc, #532]	; (8003df8 <HAL_GPIO_Init+0x28c>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d020      	beq.n	8003c2a <HAL_GPIO_Init+0xbe>
 8003be8:	4a84      	ldr	r2, [pc, #528]	; (8003dfc <HAL_GPIO_Init+0x290>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d01d      	beq.n	8003c2a <HAL_GPIO_Init+0xbe>
          break;
 8003bee:	e036      	b.n	8003c5e <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8003bf0:	4a83      	ldr	r2, [pc, #524]	; (8003e00 <HAL_GPIO_Init+0x294>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d019      	beq.n	8003c2a <HAL_GPIO_Init+0xbe>
 8003bf6:	4a83      	ldr	r2, [pc, #524]	; (8003e04 <HAL_GPIO_Init+0x298>)
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d016      	beq.n	8003c2a <HAL_GPIO_Init+0xbe>
 8003bfc:	4a82      	ldr	r2, [pc, #520]	; (8003e08 <HAL_GPIO_Init+0x29c>)
 8003bfe:	4293      	cmp	r3, r2
 8003c00:	d013      	beq.n	8003c2a <HAL_GPIO_Init+0xbe>
          break;
 8003c02:	e02c      	b.n	8003c5e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	623b      	str	r3, [r7, #32]
          break;
 8003c0a:	e028      	b.n	8003c5e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	3304      	adds	r3, #4
 8003c12:	623b      	str	r3, [r7, #32]
          break;
 8003c14:	e023      	b.n	8003c5e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	3308      	adds	r3, #8
 8003c1c:	623b      	str	r3, [r7, #32]
          break;
 8003c1e:	e01e      	b.n	8003c5e <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	330c      	adds	r3, #12
 8003c26:	623b      	str	r3, [r7, #32]
          break;
 8003c28:	e019      	b.n	8003c5e <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	689b      	ldr	r3, [r3, #8]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d102      	bne.n	8003c38 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003c32:	2304      	movs	r3, #4
 8003c34:	623b      	str	r3, [r7, #32]
          break;
 8003c36:	e012      	b.n	8003c5e <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	689b      	ldr	r3, [r3, #8]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d105      	bne.n	8003c4c <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003c40:	2308      	movs	r3, #8
 8003c42:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	69fa      	ldr	r2, [r7, #28]
 8003c48:	611a      	str	r2, [r3, #16]
          break;
 8003c4a:	e008      	b.n	8003c5e <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003c4c:	2308      	movs	r3, #8
 8003c4e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	69fa      	ldr	r2, [r7, #28]
 8003c54:	615a      	str	r2, [r3, #20]
          break;
 8003c56:	e002      	b.n	8003c5e <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	623b      	str	r3, [r7, #32]
          break;
 8003c5c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003c5e:	69bb      	ldr	r3, [r7, #24]
 8003c60:	2bff      	cmp	r3, #255	; 0xff
 8003c62:	d801      	bhi.n	8003c68 <HAL_GPIO_Init+0xfc>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	e001      	b.n	8003c6c <HAL_GPIO_Init+0x100>
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	3304      	adds	r3, #4
 8003c6c:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8003c6e:	69bb      	ldr	r3, [r7, #24]
 8003c70:	2bff      	cmp	r3, #255	; 0xff
 8003c72:	d802      	bhi.n	8003c7a <HAL_GPIO_Init+0x10e>
 8003c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	e002      	b.n	8003c80 <HAL_GPIO_Init+0x114>
 8003c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c7c:	3b08      	subs	r3, #8
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	210f      	movs	r1, #15
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c8e:	43db      	mvns	r3, r3
 8003c90:	401a      	ands	r2, r3
 8003c92:	6a39      	ldr	r1, [r7, #32]
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	fa01 f303 	lsl.w	r3, r1, r3
 8003c9a:	431a      	orrs	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	f000 8096 	beq.w	8003dda <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003cae:	4a57      	ldr	r2, [pc, #348]	; (8003e0c <HAL_GPIO_Init+0x2a0>)
 8003cb0:	4b56      	ldr	r3, [pc, #344]	; (8003e0c <HAL_GPIO_Init+0x2a0>)
 8003cb2:	699b      	ldr	r3, [r3, #24]
 8003cb4:	f043 0301 	orr.w	r3, r3, #1
 8003cb8:	6193      	str	r3, [r2, #24]
 8003cba:	4b54      	ldr	r3, [pc, #336]	; (8003e0c <HAL_GPIO_Init+0x2a0>)
 8003cbc:	699b      	ldr	r3, [r3, #24]
 8003cbe:	f003 0301 	and.w	r3, r3, #1
 8003cc2:	60bb      	str	r3, [r7, #8]
 8003cc4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 8003cc6:	4a52      	ldr	r2, [pc, #328]	; (8003e10 <HAL_GPIO_Init+0x2a4>)
 8003cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cca:	089b      	lsrs	r3, r3, #2
 8003ccc:	3302      	adds	r3, #2
 8003cce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cd2:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8003cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd6:	f003 0303 	and.w	r3, r3, #3
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	220f      	movs	r2, #15
 8003cde:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce2:	43db      	mvns	r3, r3
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a49      	ldr	r2, [pc, #292]	; (8003e14 <HAL_GPIO_Init+0x2a8>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d013      	beq.n	8003d1a <HAL_GPIO_Init+0x1ae>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a48      	ldr	r2, [pc, #288]	; (8003e18 <HAL_GPIO_Init+0x2ac>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d00d      	beq.n	8003d16 <HAL_GPIO_Init+0x1aa>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a47      	ldr	r2, [pc, #284]	; (8003e1c <HAL_GPIO_Init+0x2b0>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d007      	beq.n	8003d12 <HAL_GPIO_Init+0x1a6>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a46      	ldr	r2, [pc, #280]	; (8003e20 <HAL_GPIO_Init+0x2b4>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d101      	bne.n	8003d0e <HAL_GPIO_Init+0x1a2>
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e006      	b.n	8003d1c <HAL_GPIO_Init+0x1b0>
 8003d0e:	2304      	movs	r3, #4
 8003d10:	e004      	b.n	8003d1c <HAL_GPIO_Init+0x1b0>
 8003d12:	2302      	movs	r3, #2
 8003d14:	e002      	b.n	8003d1c <HAL_GPIO_Init+0x1b0>
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <HAL_GPIO_Init+0x1b0>
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d1e:	f002 0203 	and.w	r2, r2, #3
 8003d22:	0092      	lsls	r2, r2, #2
 8003d24:	4093      	lsls	r3, r2
 8003d26:	697a      	ldr	r2, [r7, #20]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8003d2c:	4938      	ldr	r1, [pc, #224]	; (8003e10 <HAL_GPIO_Init+0x2a4>)
 8003d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d30:	089b      	lsrs	r3, r3, #2
 8003d32:	3302      	adds	r3, #2
 8003d34:	697a      	ldr	r2, [r7, #20]
 8003d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d006      	beq.n	8003d54 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003d46:	4937      	ldr	r1, [pc, #220]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003d48:	4b36      	ldr	r3, [pc, #216]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	69bb      	ldr	r3, [r7, #24]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	600b      	str	r3, [r1, #0]
 8003d52:	e006      	b.n	8003d62 <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003d54:	4933      	ldr	r1, [pc, #204]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003d56:	4b33      	ldr	r3, [pc, #204]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	43db      	mvns	r3, r3
 8003d5e:	4013      	ands	r3, r2
 8003d60:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d006      	beq.n	8003d7c <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003d6e:	492d      	ldr	r1, [pc, #180]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003d70:	4b2c      	ldr	r3, [pc, #176]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	69bb      	ldr	r3, [r7, #24]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	604b      	str	r3, [r1, #4]
 8003d7a:	e006      	b.n	8003d8a <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003d7c:	4929      	ldr	r1, [pc, #164]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003d7e:	4b29      	ldr	r3, [pc, #164]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003d80:	685a      	ldr	r2, [r3, #4]
 8003d82:	69bb      	ldr	r3, [r7, #24]
 8003d84:	43db      	mvns	r3, r3
 8003d86:	4013      	ands	r3, r2
 8003d88:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d006      	beq.n	8003da4 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003d96:	4923      	ldr	r1, [pc, #140]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003d98:	4b22      	ldr	r3, [pc, #136]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003d9a:	689a      	ldr	r2, [r3, #8]
 8003d9c:	69bb      	ldr	r3, [r7, #24]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	608b      	str	r3, [r1, #8]
 8003da2:	e006      	b.n	8003db2 <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003da4:	491f      	ldr	r1, [pc, #124]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003da6:	4b1f      	ldr	r3, [pc, #124]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003da8:	689a      	ldr	r2, [r3, #8]
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	43db      	mvns	r3, r3
 8003dae:	4013      	ands	r3, r2
 8003db0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d006      	beq.n	8003dcc <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003dbe:	4919      	ldr	r1, [pc, #100]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003dc0:	4b18      	ldr	r3, [pc, #96]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003dc2:	68da      	ldr	r2, [r3, #12]
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	60cb      	str	r3, [r1, #12]
 8003dca:	e006      	b.n	8003dda <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003dcc:	4915      	ldr	r1, [pc, #84]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003dce:	4b15      	ldr	r3, [pc, #84]	; (8003e24 <HAL_GPIO_Init+0x2b8>)
 8003dd0:	68da      	ldr	r2, [r3, #12]
 8003dd2:	69bb      	ldr	r3, [r7, #24]
 8003dd4:	43db      	mvns	r3, r3
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8003dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ddc:	3301      	adds	r3, #1
 8003dde:	627b      	str	r3, [r7, #36]	; 0x24
 8003de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de2:	2b0f      	cmp	r3, #15
 8003de4:	f67f aed4 	bls.w	8003b90 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8003de8:	bf00      	nop
 8003dea:	372c      	adds	r7, #44	; 0x2c
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bc80      	pop	{r7}
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	10210000 	.word	0x10210000
 8003df8:	10110000 	.word	0x10110000
 8003dfc:	10120000 	.word	0x10120000
 8003e00:	10310000 	.word	0x10310000
 8003e04:	10320000 	.word	0x10320000
 8003e08:	10220000 	.word	0x10220000
 8003e0c:	40021000 	.word	0x40021000
 8003e10:	40010000 	.word	0x40010000
 8003e14:	40010800 	.word	0x40010800
 8003e18:	40010c00 	.word	0x40010c00
 8003e1c:	40011000 	.word	0x40011000
 8003e20:	40011400 	.word	0x40011400
 8003e24:	40010400 	.word	0x40010400

08003e28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	460b      	mov	r3, r1
 8003e32:	807b      	strh	r3, [r7, #2]
 8003e34:	4613      	mov	r3, r2
 8003e36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e38:	787b      	ldrb	r3, [r7, #1]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d003      	beq.n	8003e46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e3e:	887a      	ldrh	r2, [r7, #2]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e44:	e003      	b.n	8003e4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e46:	887b      	ldrh	r3, [r7, #2]
 8003e48:	041a      	lsls	r2, r3, #16
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	611a      	str	r2, [r3, #16]
}
 8003e4e:	bf00      	nop
 8003e50:	370c      	adds	r7, #12
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bc80      	pop	{r7}
 8003e56:	4770      	bx	lr

08003e58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	4603      	mov	r3, r0
 8003e60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003e62:	4b08      	ldr	r3, [pc, #32]	; (8003e84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e64:	695a      	ldr	r2, [r3, #20]
 8003e66:	88fb      	ldrh	r3, [r7, #6]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d006      	beq.n	8003e7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e6e:	4a05      	ldr	r2, [pc, #20]	; (8003e84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e70:	88fb      	ldrh	r3, [r7, #6]
 8003e72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e74:	88fb      	ldrh	r3, [r7, #6]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7fd ffbc 	bl	8001df4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e7c:	bf00      	nop
 8003e7e:	3708      	adds	r7, #8
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}
 8003e84:	40010400 	.word	0x40010400

08003e88 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	460b      	mov	r3, r1
 8003e92:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8003e94:	4a09      	ldr	r2, [pc, #36]	; (8003ebc <HAL_PWR_EnterSLEEPMode+0x34>)
 8003e96:	4b09      	ldr	r3, [pc, #36]	; (8003ebc <HAL_PWR_EnterSLEEPMode+0x34>)
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	f023 0304 	bic.w	r3, r3, #4
 8003e9e:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8003ea0:	78fb      	ldrb	r3, [r7, #3]
 8003ea2:	2b01      	cmp	r3, #1
 8003ea4:	d101      	bne.n	8003eaa <HAL_PWR_EnterSLEEPMode+0x22>
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8003ea6:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8003ea8:	e002      	b.n	8003eb0 <HAL_PWR_EnterSLEEPMode+0x28>
  \brief   Send Event
  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 */
__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
{
  __ASM volatile ("sev");
 8003eaa:	bf40      	sev
  __ASM volatile ("wfe");
 8003eac:	bf20      	wfe
 8003eae:	bf20      	wfe
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bc80      	pop	{r7}
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	e000ed00 	.word	0xe000ed00

08003ec0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b086      	sub	sp, #24
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	f000 8087 	beq.w	8003fe8 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003eda:	4b92      	ldr	r3, [pc, #584]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f003 030c 	and.w	r3, r3, #12
 8003ee2:	2b04      	cmp	r3, #4
 8003ee4:	d00c      	beq.n	8003f00 <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ee6:	4b8f      	ldr	r3, [pc, #572]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f003 030c 	and.w	r3, r3, #12
 8003eee:	2b08      	cmp	r3, #8
 8003ef0:	d112      	bne.n	8003f18 <HAL_RCC_OscConfig+0x58>
 8003ef2:	4b8c      	ldr	r3, [pc, #560]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003efa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003efe:	d10b      	bne.n	8003f18 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f00:	4b88      	ldr	r3, [pc, #544]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d06c      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x126>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d168      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e22d      	b.n	8004374 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f20:	d106      	bne.n	8003f30 <HAL_RCC_OscConfig+0x70>
 8003f22:	4a80      	ldr	r2, [pc, #512]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003f24:	4b7f      	ldr	r3, [pc, #508]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f2c:	6013      	str	r3, [r2, #0]
 8003f2e:	e02e      	b.n	8003f8e <HAL_RCC_OscConfig+0xce>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d10c      	bne.n	8003f52 <HAL_RCC_OscConfig+0x92>
 8003f38:	4a7a      	ldr	r2, [pc, #488]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003f3a:	4b7a      	ldr	r3, [pc, #488]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f42:	6013      	str	r3, [r2, #0]
 8003f44:	4a77      	ldr	r2, [pc, #476]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003f46:	4b77      	ldr	r3, [pc, #476]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f4e:	6013      	str	r3, [r2, #0]
 8003f50:	e01d      	b.n	8003f8e <HAL_RCC_OscConfig+0xce>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f5a:	d10c      	bne.n	8003f76 <HAL_RCC_OscConfig+0xb6>
 8003f5c:	4a71      	ldr	r2, [pc, #452]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003f5e:	4b71      	ldr	r3, [pc, #452]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f66:	6013      	str	r3, [r2, #0]
 8003f68:	4a6e      	ldr	r2, [pc, #440]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003f6a:	4b6e      	ldr	r3, [pc, #440]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f72:	6013      	str	r3, [r2, #0]
 8003f74:	e00b      	b.n	8003f8e <HAL_RCC_OscConfig+0xce>
 8003f76:	4a6b      	ldr	r2, [pc, #428]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003f78:	4b6a      	ldr	r3, [pc, #424]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f80:	6013      	str	r3, [r2, #0]
 8003f82:	4a68      	ldr	r2, [pc, #416]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003f84:	4b67      	ldr	r3, [pc, #412]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f8c:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d013      	beq.n	8003fbe <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f96:	f7fe fc23 	bl	80027e0 <HAL_GetTick>
 8003f9a:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f9c:	e008      	b.n	8003fb0 <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f9e:	f7fe fc1f 	bl	80027e0 <HAL_GetTick>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	2b64      	cmp	r3, #100	; 0x64
 8003faa:	d901      	bls.n	8003fb0 <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8003fac:	2303      	movs	r3, #3
 8003fae:	e1e1      	b.n	8004374 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fb0:	4b5c      	ldr	r3, [pc, #368]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d0f0      	beq.n	8003f9e <HAL_RCC_OscConfig+0xde>
 8003fbc:	e014      	b.n	8003fe8 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fbe:	f7fe fc0f 	bl	80027e0 <HAL_GetTick>
 8003fc2:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fc4:	e008      	b.n	8003fd8 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003fc6:	f7fe fc0b 	bl	80027e0 <HAL_GetTick>
 8003fca:	4602      	mov	r2, r0
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	2b64      	cmp	r3, #100	; 0x64
 8003fd2:	d901      	bls.n	8003fd8 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e1cd      	b.n	8004374 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fd8:	4b52      	ldr	r3, [pc, #328]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d1f0      	bne.n	8003fc6 <HAL_RCC_OscConfig+0x106>
 8003fe4:	e000      	b.n	8003fe8 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fe6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d063      	beq.n	80040bc <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003ff4:	4b4b      	ldr	r3, [pc, #300]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f003 030c 	and.w	r3, r3, #12
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d00b      	beq.n	8004018 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004000:	4b48      	ldr	r3, [pc, #288]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f003 030c 	and.w	r3, r3, #12
 8004008:	2b08      	cmp	r3, #8
 800400a:	d11c      	bne.n	8004046 <HAL_RCC_OscConfig+0x186>
 800400c:	4b45      	ldr	r3, [pc, #276]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d116      	bne.n	8004046 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004018:	4b42      	ldr	r3, [pc, #264]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0302 	and.w	r3, r3, #2
 8004020:	2b00      	cmp	r3, #0
 8004022:	d005      	beq.n	8004030 <HAL_RCC_OscConfig+0x170>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	2b01      	cmp	r3, #1
 800402a:	d001      	beq.n	8004030 <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e1a1      	b.n	8004374 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004030:	493c      	ldr	r1, [pc, #240]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8004032:	4b3c      	ldr	r3, [pc, #240]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	695b      	ldr	r3, [r3, #20]
 800403e:	00db      	lsls	r3, r3, #3
 8004040:	4313      	orrs	r3, r2
 8004042:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004044:	e03a      	b.n	80040bc <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	691b      	ldr	r3, [r3, #16]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d020      	beq.n	8004090 <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800404e:	4b36      	ldr	r3, [pc, #216]	; (8004128 <HAL_RCC_OscConfig+0x268>)
 8004050:	2201      	movs	r2, #1
 8004052:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004054:	f7fe fbc4 	bl	80027e0 <HAL_GetTick>
 8004058:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800405a:	e008      	b.n	800406e <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800405c:	f7fe fbc0 	bl	80027e0 <HAL_GetTick>
 8004060:	4602      	mov	r2, r0
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	2b02      	cmp	r3, #2
 8004068:	d901      	bls.n	800406e <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 800406a:	2303      	movs	r3, #3
 800406c:	e182      	b.n	8004374 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800406e:	4b2d      	ldr	r3, [pc, #180]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f003 0302 	and.w	r3, r3, #2
 8004076:	2b00      	cmp	r3, #0
 8004078:	d0f0      	beq.n	800405c <HAL_RCC_OscConfig+0x19c>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800407a:	492a      	ldr	r1, [pc, #168]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 800407c:	4b29      	ldr	r3, [pc, #164]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	695b      	ldr	r3, [r3, #20]
 8004088:	00db      	lsls	r3, r3, #3
 800408a:	4313      	orrs	r3, r2
 800408c:	600b      	str	r3, [r1, #0]
 800408e:	e015      	b.n	80040bc <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004090:	4b25      	ldr	r3, [pc, #148]	; (8004128 <HAL_RCC_OscConfig+0x268>)
 8004092:	2200      	movs	r2, #0
 8004094:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004096:	f7fe fba3 	bl	80027e0 <HAL_GetTick>
 800409a:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800409c:	e008      	b.n	80040b0 <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800409e:	f7fe fb9f 	bl	80027e0 <HAL_GetTick>
 80040a2:	4602      	mov	r2, r0
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	1ad3      	subs	r3, r2, r3
 80040a8:	2b02      	cmp	r3, #2
 80040aa:	d901      	bls.n	80040b0 <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 80040ac:	2303      	movs	r3, #3
 80040ae:	e161      	b.n	8004374 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040b0:	4b1c      	ldr	r3, [pc, #112]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0302 	and.w	r3, r3, #2
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d1f0      	bne.n	800409e <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0308 	and.w	r3, r3, #8
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d039      	beq.n	800413c <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	699b      	ldr	r3, [r3, #24]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d019      	beq.n	8004104 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040d0:	4b16      	ldr	r3, [pc, #88]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 80040d2:	2201      	movs	r2, #1
 80040d4:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040d6:	f7fe fb83 	bl	80027e0 <HAL_GetTick>
 80040da:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040dc:	e008      	b.n	80040f0 <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040de:	f7fe fb7f 	bl	80027e0 <HAL_GetTick>
 80040e2:	4602      	mov	r2, r0
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	2b02      	cmp	r3, #2
 80040ea:	d901      	bls.n	80040f0 <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e141      	b.n	8004374 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040f0:	4b0c      	ldr	r3, [pc, #48]	; (8004124 <HAL_RCC_OscConfig+0x264>)
 80040f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d0f0      	beq.n	80040de <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 80040fc:	2001      	movs	r0, #1
 80040fe:	f000 facb 	bl	8004698 <RCC_Delay>
 8004102:	e01b      	b.n	800413c <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004104:	4b09      	ldr	r3, [pc, #36]	; (800412c <HAL_RCC_OscConfig+0x26c>)
 8004106:	2200      	movs	r2, #0
 8004108:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800410a:	f7fe fb69 	bl	80027e0 <HAL_GetTick>
 800410e:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004110:	e00e      	b.n	8004130 <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004112:	f7fe fb65 	bl	80027e0 <HAL_GetTick>
 8004116:	4602      	mov	r2, r0
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	1ad3      	subs	r3, r2, r3
 800411c:	2b02      	cmp	r3, #2
 800411e:	d907      	bls.n	8004130 <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 8004120:	2303      	movs	r3, #3
 8004122:	e127      	b.n	8004374 <HAL_RCC_OscConfig+0x4b4>
 8004124:	40021000 	.word	0x40021000
 8004128:	42420000 	.word	0x42420000
 800412c:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004130:	4b92      	ldr	r3, [pc, #584]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 8004132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004134:	f003 0302 	and.w	r3, r3, #2
 8004138:	2b00      	cmp	r3, #0
 800413a:	d1ea      	bne.n	8004112 <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f003 0304 	and.w	r3, r3, #4
 8004144:	2b00      	cmp	r3, #0
 8004146:	f000 80a6 	beq.w	8004296 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 800414a:	2300      	movs	r3, #0
 800414c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800414e:	4b8b      	ldr	r3, [pc, #556]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 8004150:	69db      	ldr	r3, [r3, #28]
 8004152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d10d      	bne.n	8004176 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800415a:	4a88      	ldr	r2, [pc, #544]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 800415c:	4b87      	ldr	r3, [pc, #540]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 800415e:	69db      	ldr	r3, [r3, #28]
 8004160:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004164:	61d3      	str	r3, [r2, #28]
 8004166:	4b85      	ldr	r3, [pc, #532]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 8004168:	69db      	ldr	r3, [r3, #28]
 800416a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800416e:	60fb      	str	r3, [r7, #12]
 8004170:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004172:	2301      	movs	r3, #1
 8004174:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004176:	4b82      	ldr	r3, [pc, #520]	; (8004380 <HAL_RCC_OscConfig+0x4c0>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800417e:	2b00      	cmp	r3, #0
 8004180:	d118      	bne.n	80041b4 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004182:	4a7f      	ldr	r2, [pc, #508]	; (8004380 <HAL_RCC_OscConfig+0x4c0>)
 8004184:	4b7e      	ldr	r3, [pc, #504]	; (8004380 <HAL_RCC_OscConfig+0x4c0>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800418c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800418e:	f7fe fb27 	bl	80027e0 <HAL_GetTick>
 8004192:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004194:	e008      	b.n	80041a8 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004196:	f7fe fb23 	bl	80027e0 <HAL_GetTick>
 800419a:	4602      	mov	r2, r0
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	1ad3      	subs	r3, r2, r3
 80041a0:	2b64      	cmp	r3, #100	; 0x64
 80041a2:	d901      	bls.n	80041a8 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 80041a4:	2303      	movs	r3, #3
 80041a6:	e0e5      	b.n	8004374 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041a8:	4b75      	ldr	r3, [pc, #468]	; (8004380 <HAL_RCC_OscConfig+0x4c0>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d0f0      	beq.n	8004196 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d106      	bne.n	80041ca <HAL_RCC_OscConfig+0x30a>
 80041bc:	4a6f      	ldr	r2, [pc, #444]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 80041be:	4b6f      	ldr	r3, [pc, #444]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 80041c0:	6a1b      	ldr	r3, [r3, #32]
 80041c2:	f043 0301 	orr.w	r3, r3, #1
 80041c6:	6213      	str	r3, [r2, #32]
 80041c8:	e02d      	b.n	8004226 <HAL_RCC_OscConfig+0x366>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d10c      	bne.n	80041ec <HAL_RCC_OscConfig+0x32c>
 80041d2:	4a6a      	ldr	r2, [pc, #424]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 80041d4:	4b69      	ldr	r3, [pc, #420]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 80041d6:	6a1b      	ldr	r3, [r3, #32]
 80041d8:	f023 0301 	bic.w	r3, r3, #1
 80041dc:	6213      	str	r3, [r2, #32]
 80041de:	4a67      	ldr	r2, [pc, #412]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 80041e0:	4b66      	ldr	r3, [pc, #408]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 80041e2:	6a1b      	ldr	r3, [r3, #32]
 80041e4:	f023 0304 	bic.w	r3, r3, #4
 80041e8:	6213      	str	r3, [r2, #32]
 80041ea:	e01c      	b.n	8004226 <HAL_RCC_OscConfig+0x366>
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	2b05      	cmp	r3, #5
 80041f2:	d10c      	bne.n	800420e <HAL_RCC_OscConfig+0x34e>
 80041f4:	4a61      	ldr	r2, [pc, #388]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 80041f6:	4b61      	ldr	r3, [pc, #388]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 80041f8:	6a1b      	ldr	r3, [r3, #32]
 80041fa:	f043 0304 	orr.w	r3, r3, #4
 80041fe:	6213      	str	r3, [r2, #32]
 8004200:	4a5e      	ldr	r2, [pc, #376]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 8004202:	4b5e      	ldr	r3, [pc, #376]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 8004204:	6a1b      	ldr	r3, [r3, #32]
 8004206:	f043 0301 	orr.w	r3, r3, #1
 800420a:	6213      	str	r3, [r2, #32]
 800420c:	e00b      	b.n	8004226 <HAL_RCC_OscConfig+0x366>
 800420e:	4a5b      	ldr	r2, [pc, #364]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 8004210:	4b5a      	ldr	r3, [pc, #360]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 8004212:	6a1b      	ldr	r3, [r3, #32]
 8004214:	f023 0301 	bic.w	r3, r3, #1
 8004218:	6213      	str	r3, [r2, #32]
 800421a:	4a58      	ldr	r2, [pc, #352]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 800421c:	4b57      	ldr	r3, [pc, #348]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 800421e:	6a1b      	ldr	r3, [r3, #32]
 8004220:	f023 0304 	bic.w	r3, r3, #4
 8004224:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d015      	beq.n	800425a <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800422e:	f7fe fad7 	bl	80027e0 <HAL_GetTick>
 8004232:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004234:	e00a      	b.n	800424c <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004236:	f7fe fad3 	bl	80027e0 <HAL_GetTick>
 800423a:	4602      	mov	r2, r0
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	f241 3288 	movw	r2, #5000	; 0x1388
 8004244:	4293      	cmp	r3, r2
 8004246:	d901      	bls.n	800424c <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8004248:	2303      	movs	r3, #3
 800424a:	e093      	b.n	8004374 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800424c:	4b4b      	ldr	r3, [pc, #300]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 800424e:	6a1b      	ldr	r3, [r3, #32]
 8004250:	f003 0302 	and.w	r3, r3, #2
 8004254:	2b00      	cmp	r3, #0
 8004256:	d0ee      	beq.n	8004236 <HAL_RCC_OscConfig+0x376>
 8004258:	e014      	b.n	8004284 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800425a:	f7fe fac1 	bl	80027e0 <HAL_GetTick>
 800425e:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004260:	e00a      	b.n	8004278 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004262:	f7fe fabd 	bl	80027e0 <HAL_GetTick>
 8004266:	4602      	mov	r2, r0
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	1ad3      	subs	r3, r2, r3
 800426c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004270:	4293      	cmp	r3, r2
 8004272:	d901      	bls.n	8004278 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8004274:	2303      	movs	r3, #3
 8004276:	e07d      	b.n	8004374 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004278:	4b40      	ldr	r3, [pc, #256]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 800427a:	6a1b      	ldr	r3, [r3, #32]
 800427c:	f003 0302 	and.w	r3, r3, #2
 8004280:	2b00      	cmp	r3, #0
 8004282:	d1ee      	bne.n	8004262 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004284:	7dfb      	ldrb	r3, [r7, #23]
 8004286:	2b01      	cmp	r3, #1
 8004288:	d105      	bne.n	8004296 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800428a:	4a3c      	ldr	r2, [pc, #240]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 800428c:	4b3b      	ldr	r3, [pc, #236]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 800428e:	69db      	ldr	r3, [r3, #28]
 8004290:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004294:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	69db      	ldr	r3, [r3, #28]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d069      	beq.n	8004372 <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800429e:	4b37      	ldr	r3, [pc, #220]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f003 030c 	and.w	r3, r3, #12
 80042a6:	2b08      	cmp	r3, #8
 80042a8:	d061      	beq.n	800436e <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	69db      	ldr	r3, [r3, #28]
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d146      	bne.n	8004340 <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042b2:	4b34      	ldr	r3, [pc, #208]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b8:	f7fe fa92 	bl	80027e0 <HAL_GetTick>
 80042bc:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042be:	e008      	b.n	80042d2 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042c0:	f7fe fa8e 	bl	80027e0 <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	693b      	ldr	r3, [r7, #16]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	2b02      	cmp	r3, #2
 80042cc:	d901      	bls.n	80042d2 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80042ce:	2303      	movs	r3, #3
 80042d0:	e050      	b.n	8004374 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042d2:	4b2a      	ldr	r3, [pc, #168]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d1f0      	bne.n	80042c0 <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6a1b      	ldr	r3, [r3, #32]
 80042e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042e6:	d108      	bne.n	80042fa <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80042e8:	4924      	ldr	r1, [pc, #144]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 80042ea:	4b24      	ldr	r3, [pc, #144]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042fa:	4820      	ldr	r0, [pc, #128]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 80042fc:	4b1f      	ldr	r3, [pc, #124]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a19      	ldr	r1, [r3, #32]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430c:	430b      	orrs	r3, r1
 800430e:	4313      	orrs	r3, r2
 8004310:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004312:	4b1c      	ldr	r3, [pc, #112]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004314:	2201      	movs	r2, #1
 8004316:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004318:	f7fe fa62 	bl	80027e0 <HAL_GetTick>
 800431c:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800431e:	e008      	b.n	8004332 <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004320:	f7fe fa5e 	bl	80027e0 <HAL_GetTick>
 8004324:	4602      	mov	r2, r0
 8004326:	693b      	ldr	r3, [r7, #16]
 8004328:	1ad3      	subs	r3, r2, r3
 800432a:	2b02      	cmp	r3, #2
 800432c:	d901      	bls.n	8004332 <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e020      	b.n	8004374 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004332:	4b12      	ldr	r3, [pc, #72]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d0f0      	beq.n	8004320 <HAL_RCC_OscConfig+0x460>
 800433e:	e018      	b.n	8004372 <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004340:	4b10      	ldr	r3, [pc, #64]	; (8004384 <HAL_RCC_OscConfig+0x4c4>)
 8004342:	2200      	movs	r2, #0
 8004344:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004346:	f7fe fa4b 	bl	80027e0 <HAL_GetTick>
 800434a:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800434c:	e008      	b.n	8004360 <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800434e:	f7fe fa47 	bl	80027e0 <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	2b02      	cmp	r3, #2
 800435a:	d901      	bls.n	8004360 <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 800435c:	2303      	movs	r3, #3
 800435e:	e009      	b.n	8004374 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004360:	4b06      	ldr	r3, [pc, #24]	; (800437c <HAL_RCC_OscConfig+0x4bc>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004368:	2b00      	cmp	r3, #0
 800436a:	d1f0      	bne.n	800434e <HAL_RCC_OscConfig+0x48e>
 800436c:	e001      	b.n	8004372 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e000      	b.n	8004374 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8004372:	2300      	movs	r3, #0
}
 8004374:	4618      	mov	r0, r3
 8004376:	3718      	adds	r7, #24
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}
 800437c:	40021000 	.word	0x40021000
 8004380:	40007000 	.word	0x40007000
 8004384:	42420060 	.word	0x42420060

08004388 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b084      	sub	sp, #16
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004392:	2300      	movs	r3, #0
 8004394:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8004396:	4b72      	ldr	r3, [pc, #456]	; (8004560 <HAL_RCC_ClockConfig+0x1d8>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0207 	and.w	r2, r3, #7
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d210      	bcs.n	80043c6 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043a4:	496e      	ldr	r1, [pc, #440]	; (8004560 <HAL_RCC_ClockConfig+0x1d8>)
 80043a6:	4b6e      	ldr	r3, [pc, #440]	; (8004560 <HAL_RCC_ClockConfig+0x1d8>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f023 0207 	bic.w	r2, r3, #7
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	4313      	orrs	r3, r2
 80043b2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80043b4:	4b6a      	ldr	r3, [pc, #424]	; (8004560 <HAL_RCC_ClockConfig+0x1d8>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 0207 	and.w	r2, r3, #7
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d001      	beq.n	80043c6 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e0c8      	b.n	8004558 <HAL_RCC_ClockConfig+0x1d0>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0302 	and.w	r3, r3, #2
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d008      	beq.n	80043e4 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043d2:	4964      	ldr	r1, [pc, #400]	; (8004564 <HAL_RCC_ClockConfig+0x1dc>)
 80043d4:	4b63      	ldr	r3, [pc, #396]	; (8004564 <HAL_RCC_ClockConfig+0x1dc>)
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	4313      	orrs	r3, r2
 80043e2:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0301 	and.w	r3, r3, #1
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d06a      	beq.n	80044c6 <HAL_RCC_ClockConfig+0x13e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d107      	bne.n	8004408 <HAL_RCC_ClockConfig+0x80>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043f8:	4b5a      	ldr	r3, [pc, #360]	; (8004564 <HAL_RCC_ClockConfig+0x1dc>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d115      	bne.n	8004430 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e0a7      	b.n	8004558 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	2b02      	cmp	r3, #2
 800440e:	d107      	bne.n	8004420 <HAL_RCC_ClockConfig+0x98>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004410:	4b54      	ldr	r3, [pc, #336]	; (8004564 <HAL_RCC_ClockConfig+0x1dc>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004418:	2b00      	cmp	r3, #0
 800441a:	d109      	bne.n	8004430 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	e09b      	b.n	8004558 <HAL_RCC_ClockConfig+0x1d0>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004420:	4b50      	ldr	r3, [pc, #320]	; (8004564 <HAL_RCC_ClockConfig+0x1dc>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0302 	and.w	r3, r3, #2
 8004428:	2b00      	cmp	r3, #0
 800442a:	d101      	bne.n	8004430 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e093      	b.n	8004558 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004430:	494c      	ldr	r1, [pc, #304]	; (8004564 <HAL_RCC_ClockConfig+0x1dc>)
 8004432:	4b4c      	ldr	r3, [pc, #304]	; (8004564 <HAL_RCC_ClockConfig+0x1dc>)
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	f023 0203 	bic.w	r2, r3, #3
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	685b      	ldr	r3, [r3, #4]
 800443e:	4313      	orrs	r3, r2
 8004440:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004442:	f7fe f9cd 	bl	80027e0 <HAL_GetTick>
 8004446:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	2b01      	cmp	r3, #1
 800444e:	d112      	bne.n	8004476 <HAL_RCC_ClockConfig+0xee>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004450:	e00a      	b.n	8004468 <HAL_RCC_ClockConfig+0xe0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004452:	f7fe f9c5 	bl	80027e0 <HAL_GetTick>
 8004456:	4602      	mov	r2, r0
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	1ad3      	subs	r3, r2, r3
 800445c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004460:	4293      	cmp	r3, r2
 8004462:	d901      	bls.n	8004468 <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	e077      	b.n	8004558 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004468:	4b3e      	ldr	r3, [pc, #248]	; (8004564 <HAL_RCC_ClockConfig+0x1dc>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f003 030c 	and.w	r3, r3, #12
 8004470:	2b04      	cmp	r3, #4
 8004472:	d1ee      	bne.n	8004452 <HAL_RCC_ClockConfig+0xca>
 8004474:	e027      	b.n	80044c6 <HAL_RCC_ClockConfig+0x13e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	2b02      	cmp	r3, #2
 800447c:	d11d      	bne.n	80044ba <HAL_RCC_ClockConfig+0x132>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800447e:	e00a      	b.n	8004496 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004480:	f7fe f9ae 	bl	80027e0 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	f241 3288 	movw	r2, #5000	; 0x1388
 800448e:	4293      	cmp	r3, r2
 8004490:	d901      	bls.n	8004496 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e060      	b.n	8004558 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004496:	4b33      	ldr	r3, [pc, #204]	; (8004564 <HAL_RCC_ClockConfig+0x1dc>)
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f003 030c 	and.w	r3, r3, #12
 800449e:	2b08      	cmp	r3, #8
 80044a0:	d1ee      	bne.n	8004480 <HAL_RCC_ClockConfig+0xf8>
 80044a2:	e010      	b.n	80044c6 <HAL_RCC_ClockConfig+0x13e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044a4:	f7fe f99c 	bl	80027e0 <HAL_GetTick>
 80044a8:	4602      	mov	r2, r0
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	1ad3      	subs	r3, r2, r3
 80044ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d901      	bls.n	80044ba <HAL_RCC_ClockConfig+0x132>
        {
          return HAL_TIMEOUT;
 80044b6:	2303      	movs	r3, #3
 80044b8:	e04e      	b.n	8004558 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80044ba:	4b2a      	ldr	r3, [pc, #168]	; (8004564 <HAL_RCC_ClockConfig+0x1dc>)
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	f003 030c 	and.w	r3, r3, #12
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d1ee      	bne.n	80044a4 <HAL_RCC_ClockConfig+0x11c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80044c6:	4b26      	ldr	r3, [pc, #152]	; (8004560 <HAL_RCC_ClockConfig+0x1d8>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0207 	and.w	r2, r3, #7
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d910      	bls.n	80044f6 <HAL_RCC_ClockConfig+0x16e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044d4:	4922      	ldr	r1, [pc, #136]	; (8004560 <HAL_RCC_ClockConfig+0x1d8>)
 80044d6:	4b22      	ldr	r3, [pc, #136]	; (8004560 <HAL_RCC_ClockConfig+0x1d8>)
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f023 0207 	bic.w	r2, r3, #7
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80044e4:	4b1e      	ldr	r3, [pc, #120]	; (8004560 <HAL_RCC_ClockConfig+0x1d8>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 0207 	and.w	r2, r3, #7
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d001      	beq.n	80044f6 <HAL_RCC_ClockConfig+0x16e>
    {
      return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e030      	b.n	8004558 <HAL_RCC_ClockConfig+0x1d0>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0304 	and.w	r3, r3, #4
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d008      	beq.n	8004514 <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004502:	4918      	ldr	r1, [pc, #96]	; (8004564 <HAL_RCC_ClockConfig+0x1dc>)
 8004504:	4b17      	ldr	r3, [pc, #92]	; (8004564 <HAL_RCC_ClockConfig+0x1dc>)
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	4313      	orrs	r3, r2
 8004512:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 0308 	and.w	r3, r3, #8
 800451c:	2b00      	cmp	r3, #0
 800451e:	d009      	beq.n	8004534 <HAL_RCC_ClockConfig+0x1ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004520:	4910      	ldr	r1, [pc, #64]	; (8004564 <HAL_RCC_ClockConfig+0x1dc>)
 8004522:	4b10      	ldr	r3, [pc, #64]	; (8004564 <HAL_RCC_ClockConfig+0x1dc>)
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	691b      	ldr	r3, [r3, #16]
 800452e:	00db      	lsls	r3, r3, #3
 8004530:	4313      	orrs	r3, r2
 8004532:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004534:	f000 f81c 	bl	8004570 <HAL_RCC_GetSysClockFreq>
 8004538:	4601      	mov	r1, r0
 800453a:	4b0a      	ldr	r3, [pc, #40]	; (8004564 <HAL_RCC_ClockConfig+0x1dc>)
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	091b      	lsrs	r3, r3, #4
 8004540:	f003 030f 	and.w	r3, r3, #15
 8004544:	4a08      	ldr	r2, [pc, #32]	; (8004568 <HAL_RCC_ClockConfig+0x1e0>)
 8004546:	5cd3      	ldrb	r3, [r2, r3]
 8004548:	fa21 f303 	lsr.w	r3, r1, r3
 800454c:	4a07      	ldr	r2, [pc, #28]	; (800456c <HAL_RCC_ClockConfig+0x1e4>)
 800454e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004550:	2000      	movs	r0, #0
 8004552:	f7fe f903 	bl	800275c <HAL_InitTick>
  
  return HAL_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	4618      	mov	r0, r3
 800455a:	3710      	adds	r7, #16
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}
 8004560:	40022000 	.word	0x40022000
 8004564:	40021000 	.word	0x40021000
 8004568:	0800678c 	.word	0x0800678c
 800456c:	20000018 	.word	0x20000018

08004570 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004570:	b490      	push	{r4, r7}
 8004572:	b08a      	sub	sp, #40	; 0x28
 8004574:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004576:	4b2a      	ldr	r3, [pc, #168]	; (8004620 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004578:	1d3c      	adds	r4, r7, #4
 800457a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800457c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004580:	4b28      	ldr	r3, [pc, #160]	; (8004624 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004582:	881b      	ldrh	r3, [r3, #0]
 8004584:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004586:	2300      	movs	r3, #0
 8004588:	61fb      	str	r3, [r7, #28]
 800458a:	2300      	movs	r3, #0
 800458c:	61bb      	str	r3, [r7, #24]
 800458e:	2300      	movs	r3, #0
 8004590:	627b      	str	r3, [r7, #36]	; 0x24
 8004592:	2300      	movs	r3, #0
 8004594:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004596:	2300      	movs	r3, #0
 8004598:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800459a:	4b23      	ldr	r3, [pc, #140]	; (8004628 <HAL_RCC_GetSysClockFreq+0xb8>)
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80045a0:	69fb      	ldr	r3, [r7, #28]
 80045a2:	f003 030c 	and.w	r3, r3, #12
 80045a6:	2b04      	cmp	r3, #4
 80045a8:	d002      	beq.n	80045b0 <HAL_RCC_GetSysClockFreq+0x40>
 80045aa:	2b08      	cmp	r3, #8
 80045ac:	d003      	beq.n	80045b6 <HAL_RCC_GetSysClockFreq+0x46>
 80045ae:	e02d      	b.n	800460c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80045b0:	4b1e      	ldr	r3, [pc, #120]	; (800462c <HAL_RCC_GetSysClockFreq+0xbc>)
 80045b2:	623b      	str	r3, [r7, #32]
      break;
 80045b4:	e02d      	b.n	8004612 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80045b6:	69fb      	ldr	r3, [r7, #28]
 80045b8:	0c9b      	lsrs	r3, r3, #18
 80045ba:	f003 030f 	and.w	r3, r3, #15
 80045be:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80045c2:	4413      	add	r3, r2
 80045c4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80045c8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d013      	beq.n	80045fc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80045d4:	4b14      	ldr	r3, [pc, #80]	; (8004628 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	0c5b      	lsrs	r3, r3, #17
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80045e2:	4413      	add	r3, r2
 80045e4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80045e8:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80045ea:	697b      	ldr	r3, [r7, #20]
 80045ec:	4a0f      	ldr	r2, [pc, #60]	; (800462c <HAL_RCC_GetSysClockFreq+0xbc>)
 80045ee:	fb02 f203 	mul.w	r2, r2, r3
 80045f2:	69bb      	ldr	r3, [r7, #24]
 80045f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f8:	627b      	str	r3, [r7, #36]	; 0x24
 80045fa:	e004      	b.n	8004606 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	4a0c      	ldr	r2, [pc, #48]	; (8004630 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004600:	fb02 f303 	mul.w	r3, r2, r3
 8004604:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004608:	623b      	str	r3, [r7, #32]
      break;
 800460a:	e002      	b.n	8004612 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800460c:	4b07      	ldr	r3, [pc, #28]	; (800462c <HAL_RCC_GetSysClockFreq+0xbc>)
 800460e:	623b      	str	r3, [r7, #32]
      break;
 8004610:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004612:	6a3b      	ldr	r3, [r7, #32]
}
 8004614:	4618      	mov	r0, r3
 8004616:	3728      	adds	r7, #40	; 0x28
 8004618:	46bd      	mov	sp, r7
 800461a:	bc90      	pop	{r4, r7}
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop
 8004620:	08006778 	.word	0x08006778
 8004624:	08006788 	.word	0x08006788
 8004628:	40021000 	.word	0x40021000
 800462c:	007a1200 	.word	0x007a1200
 8004630:	003d0900 	.word	0x003d0900

08004634 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004634:	b480      	push	{r7}
 8004636:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004638:	4b02      	ldr	r3, [pc, #8]	; (8004644 <HAL_RCC_GetHCLKFreq+0x10>)
 800463a:	681b      	ldr	r3, [r3, #0]
}
 800463c:	4618      	mov	r0, r3
 800463e:	46bd      	mov	sp, r7
 8004640:	bc80      	pop	{r7}
 8004642:	4770      	bx	lr
 8004644:	20000018 	.word	0x20000018

08004648 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800464c:	f7ff fff2 	bl	8004634 <HAL_RCC_GetHCLKFreq>
 8004650:	4601      	mov	r1, r0
 8004652:	4b05      	ldr	r3, [pc, #20]	; (8004668 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	0a1b      	lsrs	r3, r3, #8
 8004658:	f003 0307 	and.w	r3, r3, #7
 800465c:	4a03      	ldr	r2, [pc, #12]	; (800466c <HAL_RCC_GetPCLK1Freq+0x24>)
 800465e:	5cd3      	ldrb	r3, [r2, r3]
 8004660:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004664:	4618      	mov	r0, r3
 8004666:	bd80      	pop	{r7, pc}
 8004668:	40021000 	.word	0x40021000
 800466c:	0800679c 	.word	0x0800679c

08004670 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004674:	f7ff ffde 	bl	8004634 <HAL_RCC_GetHCLKFreq>
 8004678:	4601      	mov	r1, r0
 800467a:	4b05      	ldr	r3, [pc, #20]	; (8004690 <HAL_RCC_GetPCLK2Freq+0x20>)
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	0adb      	lsrs	r3, r3, #11
 8004680:	f003 0307 	and.w	r3, r3, #7
 8004684:	4a03      	ldr	r2, [pc, #12]	; (8004694 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004686:	5cd3      	ldrb	r3, [r2, r3]
 8004688:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800468c:	4618      	mov	r0, r3
 800468e:	bd80      	pop	{r7, pc}
 8004690:	40021000 	.word	0x40021000
 8004694:	0800679c 	.word	0x0800679c

08004698 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004698:	b480      	push	{r7}
 800469a:	b085      	sub	sp, #20
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80046a0:	4b0a      	ldr	r3, [pc, #40]	; (80046cc <RCC_Delay+0x34>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a0a      	ldr	r2, [pc, #40]	; (80046d0 <RCC_Delay+0x38>)
 80046a6:	fba2 2303 	umull	r2, r3, r2, r3
 80046aa:	0a5b      	lsrs	r3, r3, #9
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	fb02 f303 	mul.w	r3, r2, r3
 80046b2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("nop");
 80046b4:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	1e5a      	subs	r2, r3, #1
 80046ba:	60fa      	str	r2, [r7, #12]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d1f9      	bne.n	80046b4 <RCC_Delay+0x1c>
}
 80046c0:	bf00      	nop
 80046c2:	3714      	adds	r7, #20
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bc80      	pop	{r7}
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	20000018 	.word	0x20000018
 80046d0:	10624dd3 	.word	0x10624dd3

080046d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b086      	sub	sp, #24
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80046dc:	2300      	movs	r3, #0
 80046de:	613b      	str	r3, [r7, #16]
 80046e0:	2300      	movs	r3, #0
 80046e2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d07d      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80046f0:	2300      	movs	r3, #0
 80046f2:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046f4:	4b4f      	ldr	r3, [pc, #316]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046f6:	69db      	ldr	r3, [r3, #28]
 80046f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d10d      	bne.n	800471c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004700:	4a4c      	ldr	r2, [pc, #304]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004702:	4b4c      	ldr	r3, [pc, #304]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004704:	69db      	ldr	r3, [r3, #28]
 8004706:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800470a:	61d3      	str	r3, [r2, #28]
 800470c:	4b49      	ldr	r3, [pc, #292]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800470e:	69db      	ldr	r3, [r3, #28]
 8004710:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004714:	60bb      	str	r3, [r7, #8]
 8004716:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004718:	2301      	movs	r3, #1
 800471a:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800471c:	4b46      	ldr	r3, [pc, #280]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004724:	2b00      	cmp	r3, #0
 8004726:	d118      	bne.n	800475a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004728:	4a43      	ldr	r2, [pc, #268]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800472a:	4b43      	ldr	r3, [pc, #268]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004732:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004734:	f7fe f854 	bl	80027e0 <HAL_GetTick>
 8004738:	6138      	str	r0, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800473a:	e008      	b.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800473c:	f7fe f850 	bl	80027e0 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b64      	cmp	r3, #100	; 0x64
 8004748:	d901      	bls.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e06d      	b.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x156>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800474e:	4b3a      	ldr	r3, [pc, #232]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004756:	2b00      	cmp	r3, #0
 8004758:	d0f0      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800475a:	4b36      	ldr	r3, [pc, #216]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800475c:	6a1b      	ldr	r3, [r3, #32]
 800475e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004762:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d02e      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	429a      	cmp	r2, r3
 8004776:	d027      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004778:	4b2e      	ldr	r3, [pc, #184]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800477a:	6a1b      	ldr	r3, [r3, #32]
 800477c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004780:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004782:	4b2e      	ldr	r3, [pc, #184]	; (800483c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004784:	2201      	movs	r2, #1
 8004786:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004788:	4b2c      	ldr	r3, [pc, #176]	; (800483c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800478a:	2200      	movs	r2, #0
 800478c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800478e:	4a29      	ldr	r2, [pc, #164]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	f003 0301 	and.w	r3, r3, #1
 800479a:	2b00      	cmp	r3, #0
 800479c:	d014      	beq.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800479e:	f7fe f81f 	bl	80027e0 <HAL_GetTick>
 80047a2:	6138      	str	r0, [r7, #16]
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047a4:	e00a      	b.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047a6:	f7fe f81b 	bl	80027e0 <HAL_GetTick>
 80047aa:	4602      	mov	r2, r0
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	1ad3      	subs	r3, r2, r3
 80047b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d901      	bls.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	e036      	b.n	800482a <HAL_RCCEx_PeriphCLKConfig+0x156>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047bc:	4b1d      	ldr	r3, [pc, #116]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047be:	6a1b      	ldr	r3, [r3, #32]
 80047c0:	f003 0302 	and.w	r3, r3, #2
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d0ee      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80047c8:	491a      	ldr	r1, [pc, #104]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047ca:	4b1a      	ldr	r3, [pc, #104]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80047da:	7dfb      	ldrb	r3, [r7, #23]
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d105      	bne.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047e0:	4a14      	ldr	r2, [pc, #80]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047e2:	4b14      	ldr	r3, [pc, #80]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047e4:	69db      	ldr	r3, [r3, #28]
 80047e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0302 	and.w	r3, r3, #2
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d008      	beq.n	800480a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047f8:	490e      	ldr	r1, [pc, #56]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047fa:	4b0e      	ldr	r3, [pc, #56]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	689b      	ldr	r3, [r3, #8]
 8004806:	4313      	orrs	r3, r2
 8004808:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0310 	and.w	r3, r3, #16
 8004812:	2b00      	cmp	r3, #0
 8004814:	d008      	beq.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004816:	4907      	ldr	r1, [pc, #28]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004818:	4b06      	ldr	r3, [pc, #24]	; (8004834 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	68db      	ldr	r3, [r3, #12]
 8004824:	4313      	orrs	r3, r2
 8004826:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004828:	2300      	movs	r3, #0
}
 800482a:	4618      	mov	r0, r3
 800482c:	3718      	adds	r7, #24
 800482e:	46bd      	mov	sp, r7
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	40021000 	.word	0x40021000
 8004838:	40007000 	.word	0x40007000
 800483c:	42420440 	.word	0x42420440

08004840 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b082      	sub	sp, #8
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d101      	bne.n	8004852 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e01d      	b.n	800488e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004858:	b2db      	uxtb	r3, r3
 800485a:	2b00      	cmp	r3, #0
 800485c:	d106      	bne.n	800486c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f7fd fdb0 	bl	80023cc <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2202      	movs	r2, #2
 8004870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681a      	ldr	r2, [r3, #0]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	3304      	adds	r3, #4
 800487c:	4619      	mov	r1, r3
 800487e:	4610      	mov	r0, r2
 8004880:	f000 fe16 	bl	80054b0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	3708      	adds	r7, #8
 8004892:	46bd      	mov	sp, r7
 8004894:	bd80      	pop	{r7, pc}

08004896 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004896:	b480      	push	{r7}
 8004898:	b083      	sub	sp, #12
 800489a:	af00      	add	r7, sp, #0
 800489c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	687a      	ldr	r2, [r7, #4]
 80048a4:	6812      	ldr	r2, [r2, #0]
 80048a6:	68d2      	ldr	r2, [r2, #12]
 80048a8:	f042 0201 	orr.w	r2, r2, #1
 80048ac:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	6812      	ldr	r2, [r2, #0]
 80048b6:	6812      	ldr	r2, [r2, #0]
 80048b8:	f042 0201 	orr.w	r2, r2, #1
 80048bc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80048be:	2300      	movs	r3, #0
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	370c      	adds	r7, #12
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bc80      	pop	{r7}
 80048c8:	4770      	bx	lr

080048ca <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80048ca:	b580      	push	{r7, lr}
 80048cc:	b082      	sub	sp, #8
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d101      	bne.n	80048dc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e01d      	b.n	8004918 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d106      	bne.n	80048f6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f000 f815 	bl	8004920 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2202      	movs	r2, #2
 80048fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	3304      	adds	r3, #4
 8004906:	4619      	mov	r1, r3
 8004908:	4610      	mov	r0, r2
 800490a:	f000 fdd1 	bl	80054b0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2201      	movs	r2, #1
 8004912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004916:	2300      	movs	r3, #0
}
 8004918:	4618      	mov	r0, r3
 800491a:	3708      	adds	r7, #8
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}

08004920 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004920:	b480      	push	{r7}
 8004922:	b083      	sub	sp, #12
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	bc80      	pop	{r7}
 8004930:	4770      	bx	lr
	...

08004934 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2201      	movs	r2, #1
 8004944:	6839      	ldr	r1, [r7, #0]
 8004946:	4618      	mov	r0, r3
 8004948:	f001 fa06 	bl	8005d58 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a0b      	ldr	r2, [pc, #44]	; (8004980 <HAL_TIM_PWM_Start+0x4c>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d107      	bne.n	8004966 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	6812      	ldr	r2, [r2, #0]
 800495e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004960:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004964:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	6812      	ldr	r2, [r2, #0]
 800496e:	6812      	ldr	r2, [r2, #0]
 8004970:	f042 0201 	orr.w	r2, r2, #1
 8004974:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004976:	2300      	movs	r3, #0
}
 8004978:	4618      	mov	r0, r3
 800497a:	3708      	adds	r7, #8
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}
 8004980:	40012c00 	.word	0x40012c00

08004984 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b082      	sub	sp, #8
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
 800498c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2200      	movs	r2, #0
 8004994:	6839      	ldr	r1, [r7, #0]
 8004996:	4618      	mov	r0, r3
 8004998:	f001 f9de 	bl	8005d58 <TIM_CCxChannelCmd>

  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a1d      	ldr	r2, [pc, #116]	; (8004a18 <HAL_TIM_PWM_Stop+0x94>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d117      	bne.n	80049d6 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Ouput */
    __HAL_TIM_MOE_DISABLE(htim);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	6a1a      	ldr	r2, [r3, #32]
 80049ac:	f241 1311 	movw	r3, #4369	; 0x1111
 80049b0:	4013      	ands	r3, r2
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d10f      	bne.n	80049d6 <HAL_TIM_PWM_Stop+0x52>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	6a1a      	ldr	r2, [r3, #32]
 80049bc:	f240 4344 	movw	r3, #1092	; 0x444
 80049c0:	4013      	ands	r3, r2
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d107      	bne.n	80049d6 <HAL_TIM_PWM_Stop+0x52>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	687a      	ldr	r2, [r7, #4]
 80049cc:	6812      	ldr	r2, [r2, #0]
 80049ce:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80049d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80049d4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	6a1a      	ldr	r2, [r3, #32]
 80049dc:	f241 1311 	movw	r3, #4369	; 0x1111
 80049e0:	4013      	ands	r3, r2
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d10f      	bne.n	8004a06 <HAL_TIM_PWM_Stop+0x82>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	6a1a      	ldr	r2, [r3, #32]
 80049ec:	f240 4344 	movw	r3, #1092	; 0x444
 80049f0:	4013      	ands	r3, r2
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d107      	bne.n	8004a06 <HAL_TIM_PWM_Stop+0x82>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	6812      	ldr	r2, [r2, #0]
 80049fe:	6812      	ldr	r2, [r2, #0]
 8004a00:	f022 0201 	bic.w	r2, r2, #1
 8004a04:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3708      	adds	r7, #8
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	40012c00 	.word	0x40012c00

08004a1c <HAL_TIM_IC_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b082      	sub	sp, #8
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d101      	bne.n	8004a2e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e01d      	b.n	8004a6a <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d106      	bne.n	8004a48 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f000 f815 	bl	8004a72 <HAL_TIM_IC_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2202      	movs	r2, #2
 8004a4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	3304      	adds	r3, #4
 8004a58:	4619      	mov	r1, r3
 8004a5a:	4610      	mov	r0, r2
 8004a5c:	f000 fd28 	bl	80054b0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a68:	2300      	movs	r3, #0
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3708      	adds	r7, #8
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bd80      	pop	{r7, pc}

08004a72 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004a72:	b480      	push	{r7}
 8004a74:	b083      	sub	sp, #12
 8004a76:	af00      	add	r7, sp, #0
 8004a78:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004a7a:	bf00      	nop
 8004a7c:	370c      	adds	r7, #12
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bc80      	pop	{r7}
 8004a82:	4770      	bx	lr

08004a84 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b082      	sub	sp, #8
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
 8004a8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	2b0c      	cmp	r3, #12
 8004a92:	d841      	bhi.n	8004b18 <HAL_TIM_IC_Start_IT+0x94>
 8004a94:	a201      	add	r2, pc, #4	; (adr r2, 8004a9c <HAL_TIM_IC_Start_IT+0x18>)
 8004a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a9a:	bf00      	nop
 8004a9c:	08004ad1 	.word	0x08004ad1
 8004aa0:	08004b19 	.word	0x08004b19
 8004aa4:	08004b19 	.word	0x08004b19
 8004aa8:	08004b19 	.word	0x08004b19
 8004aac:	08004ae3 	.word	0x08004ae3
 8004ab0:	08004b19 	.word	0x08004b19
 8004ab4:	08004b19 	.word	0x08004b19
 8004ab8:	08004b19 	.word	0x08004b19
 8004abc:	08004af5 	.word	0x08004af5
 8004ac0:	08004b19 	.word	0x08004b19
 8004ac4:	08004b19 	.word	0x08004b19
 8004ac8:	08004b19 	.word	0x08004b19
 8004acc:	08004b07 	.word	0x08004b07
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	6812      	ldr	r2, [r2, #0]
 8004ad8:	68d2      	ldr	r2, [r2, #12]
 8004ada:	f042 0202 	orr.w	r2, r2, #2
 8004ade:	60da      	str	r2, [r3, #12]
    }
    break;
 8004ae0:	e01b      	b.n	8004b1a <HAL_TIM_IC_Start_IT+0x96>

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	6812      	ldr	r2, [r2, #0]
 8004aea:	68d2      	ldr	r2, [r2, #12]
 8004aec:	f042 0204 	orr.w	r2, r2, #4
 8004af0:	60da      	str	r2, [r3, #12]
    }
    break;
 8004af2:	e012      	b.n	8004b1a <HAL_TIM_IC_Start_IT+0x96>

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	687a      	ldr	r2, [r7, #4]
 8004afa:	6812      	ldr	r2, [r2, #0]
 8004afc:	68d2      	ldr	r2, [r2, #12]
 8004afe:	f042 0208 	orr.w	r2, r2, #8
 8004b02:	60da      	str	r2, [r3, #12]
    }
    break;
 8004b04:	e009      	b.n	8004b1a <HAL_TIM_IC_Start_IT+0x96>

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	6812      	ldr	r2, [r2, #0]
 8004b0e:	68d2      	ldr	r2, [r2, #12]
 8004b10:	f042 0210 	orr.w	r2, r2, #16
 8004b14:	60da      	str	r2, [r3, #12]
    }
    break;
 8004b16:	e000      	b.n	8004b1a <HAL_TIM_IC_Start_IT+0x96>

    default:
    break;
 8004b18:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	6839      	ldr	r1, [r7, #0]
 8004b22:	4618      	mov	r0, r3
 8004b24:	f001 f918 	bl	8005d58 <TIM_CCxChannelCmd>

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	6812      	ldr	r2, [r2, #0]
 8004b30:	6812      	ldr	r2, [r2, #0]
 8004b32:	f042 0201 	orr.w	r2, r2, #1
 8004b36:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004b38:	2300      	movs	r3, #0
}
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	3708      	adds	r7, #8
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop

08004b44 <HAL_TIM_Encoder_Init>:
  * @param  htim : TIM Encoder Interface handle
  * @param  sConfig : TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef* sConfig)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b086      	sub	sp, #24
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 8004b52:	2300      	movs	r3, #0
 8004b54:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8004b56:	2300      	movs	r3, #0
 8004b58:	60fb      	str	r3, [r7, #12]

  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d101      	bne.n	8004b64 <HAL_TIM_Encoder_Init+0x20>
  {
    return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e081      	b.n	8004c68 <HAL_TIM_Encoder_Init+0x124>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if(htim->State == HAL_TIM_STATE_RESET)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b6a:	b2db      	uxtb	r3, r3
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d106      	bne.n	8004b7e <HAL_TIM_Encoder_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f7fd fc75 	bl	8002468 <HAL_TIM_Encoder_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2202      	movs	r2, #2
 8004b82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS bits */
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	6812      	ldr	r2, [r2, #0]
 8004b8e:	6892      	ldr	r2, [r2, #8]
 8004b90:	f022 0207 	bic.w	r2, r2, #7
 8004b94:	609a      	str	r2, [r3, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	3304      	adds	r3, #4
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	4610      	mov	r0, r2
 8004ba2:	f000 fc85 	bl	80054b0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	699b      	ldr	r3, [r3, #24]
 8004bb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	6a1b      	ldr	r3, [r3, #32]
 8004bbc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	697a      	ldr	r2, [r7, #20]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bce:	f023 0303 	bic.w	r3, r3, #3
 8004bd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	689a      	ldr	r2, [r3, #8]
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	021b      	lsls	r3, r3, #8
 8004bde:	4313      	orrs	r3, r2
 8004be0:	693a      	ldr	r2, [r7, #16]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	613b      	str	r3, [r7, #16]

  /* Set the the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004bec:	f023 030c 	bic.w	r3, r3, #12
 8004bf0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004bf8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004bfc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	68da      	ldr	r2, [r3, #12]
 8004c02:	683b      	ldr	r3, [r7, #0]
 8004c04:	69db      	ldr	r3, [r3, #28]
 8004c06:	021b      	lsls	r3, r3, #8
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	693a      	ldr	r2, [r7, #16]
 8004c0c:	4313      	orrs	r3, r2
 8004c0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	691b      	ldr	r3, [r3, #16]
 8004c14:	011a      	lsls	r2, r3, #4
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	6a1b      	ldr	r3, [r3, #32]
 8004c1a:	031b      	lsls	r3, r3, #12
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	693a      	ldr	r2, [r7, #16]
 8004c20:	4313      	orrs	r3, r2
 8004c22:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004c2a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004c32:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	695b      	ldr	r3, [r3, #20]
 8004c3c:	011b      	lsls	r3, r3, #4
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	68fa      	ldr	r2, [r7, #12]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	697a      	ldr	r2, [r7, #20]
 8004c4c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	693a      	ldr	r2, [r7, #16]
 8004c54:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2201      	movs	r2, #1
 8004c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004c66:	2300      	movs	r3, #0
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3718      	adds	r7, #24
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d002      	beq.n	8004c86 <HAL_TIM_Encoder_Start+0x16>
 8004c80:	2b04      	cmp	r3, #4
 8004c82:	d008      	beq.n	8004c96 <HAL_TIM_Encoder_Start+0x26>
 8004c84:	e00f      	b.n	8004ca6 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	2100      	movs	r1, #0
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f001 f862 	bl	8005d58 <TIM_CCxChannelCmd>
      break;
 8004c94:	e016      	b.n	8004cc4 <HAL_TIM_Encoder_Start+0x54>
  }
    case TIM_CHANNEL_2:
  {
    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	2104      	movs	r1, #4
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f001 f85a 	bl	8005d58 <TIM_CCxChannelCmd>
      break;
 8004ca4:	e00e      	b.n	8004cc4 <HAL_TIM_Encoder_Start+0x54>
  }
    default :
  {
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	2201      	movs	r2, #1
 8004cac:	2100      	movs	r1, #0
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f001 f852 	bl	8005d58 <TIM_CCxChannelCmd>
     TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2201      	movs	r2, #1
 8004cba:	2104      	movs	r1, #4
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f001 f84b 	bl	8005d58 <TIM_CCxChannelCmd>
     break;
 8004cc2:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	6812      	ldr	r2, [r2, #0]
 8004ccc:	6812      	ldr	r2, [r2, #0]
 8004cce:	f042 0201 	orr.w	r2, r2, #1
 8004cd2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3708      	adds	r7, #8
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}

08004cde <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cde:	b580      	push	{r7, lr}
 8004ce0:	b082      	sub	sp, #8
 8004ce2:	af00      	add	r7, sp, #0
 8004ce4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	691b      	ldr	r3, [r3, #16]
 8004cec:	f003 0302 	and.w	r3, r3, #2
 8004cf0:	2b02      	cmp	r3, #2
 8004cf2:	d122      	bne.n	8004d3a <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	f003 0302 	and.w	r3, r3, #2
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d11b      	bne.n	8004d3a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f06f 0202 	mvn.w	r2, #2
 8004d0a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	f003 0303 	and.w	r3, r3, #3
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d003      	beq.n	8004d28 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f7fd f89b 	bl	8001e5c <HAL_TIM_IC_CaptureCallback>
 8004d26:	e005      	b.n	8004d34 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f000 fba5 	bl	8005478 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f000 fbab 	bl	800548a <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	691b      	ldr	r3, [r3, #16]
 8004d40:	f003 0304 	and.w	r3, r3, #4
 8004d44:	2b04      	cmp	r3, #4
 8004d46:	d122      	bne.n	8004d8e <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	f003 0304 	and.w	r3, r3, #4
 8004d52:	2b04      	cmp	r3, #4
 8004d54:	d11b      	bne.n	8004d8e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f06f 0204 	mvn.w	r2, #4
 8004d5e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2202      	movs	r2, #2
 8004d64:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	699b      	ldr	r3, [r3, #24]
 8004d6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d003      	beq.n	8004d7c <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f7fd f871 	bl	8001e5c <HAL_TIM_IC_CaptureCallback>
 8004d7a:	e005      	b.n	8004d88 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 fb7b 	bl	8005478 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 fb81 	bl	800548a <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	691b      	ldr	r3, [r3, #16]
 8004d94:	f003 0308 	and.w	r3, r3, #8
 8004d98:	2b08      	cmp	r3, #8
 8004d9a:	d122      	bne.n	8004de2 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68db      	ldr	r3, [r3, #12]
 8004da2:	f003 0308 	and.w	r3, r3, #8
 8004da6:	2b08      	cmp	r3, #8
 8004da8:	d11b      	bne.n	8004de2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f06f 0208 	mvn.w	r2, #8
 8004db2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2204      	movs	r2, #4
 8004db8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	69db      	ldr	r3, [r3, #28]
 8004dc0:	f003 0303 	and.w	r3, r3, #3
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d003      	beq.n	8004dd0 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f7fd f847 	bl	8001e5c <HAL_TIM_IC_CaptureCallback>
 8004dce:	e005      	b.n	8004ddc <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dd0:	6878      	ldr	r0, [r7, #4]
 8004dd2:	f000 fb51 	bl	8005478 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 fb57 	bl	800548a <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	691b      	ldr	r3, [r3, #16]
 8004de8:	f003 0310 	and.w	r3, r3, #16
 8004dec:	2b10      	cmp	r3, #16
 8004dee:	d122      	bne.n	8004e36 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68db      	ldr	r3, [r3, #12]
 8004df6:	f003 0310 	and.w	r3, r3, #16
 8004dfa:	2b10      	cmp	r3, #16
 8004dfc:	d11b      	bne.n	8004e36 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f06f 0210 	mvn.w	r2, #16
 8004e06:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2208      	movs	r2, #8
 8004e0c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	69db      	ldr	r3, [r3, #28]
 8004e14:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d003      	beq.n	8004e24 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f7fd f81d 	bl	8001e5c <HAL_TIM_IC_CaptureCallback>
 8004e22:	e005      	b.n	8004e30 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f000 fb27 	bl	8005478 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e2a:	6878      	ldr	r0, [r7, #4]
 8004e2c:	f000 fb2d 	bl	800548a <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2200      	movs	r2, #0
 8004e34:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	691b      	ldr	r3, [r3, #16]
 8004e3c:	f003 0301 	and.w	r3, r3, #1
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d10e      	bne.n	8004e62 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	f003 0301 	and.w	r3, r3, #1
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d107      	bne.n	8004e62 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f06f 0201 	mvn.w	r2, #1
 8004e5a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f7fc ff4b 	bl	8001cf8 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	691b      	ldr	r3, [r3, #16]
 8004e68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e6c:	2b80      	cmp	r3, #128	; 0x80
 8004e6e:	d10e      	bne.n	8004e8e <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e7a:	2b80      	cmp	r3, #128	; 0x80
 8004e7c:	d107      	bne.n	8004e8e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004e86:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f001 f82c 	bl	8005ee6 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	691b      	ldr	r3, [r3, #16]
 8004e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e98:	2b40      	cmp	r3, #64	; 0x40
 8004e9a:	d10e      	bne.n	8004eba <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ea6:	2b40      	cmp	r3, #64	; 0x40
 8004ea8:	d107      	bne.n	8004eba <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004eb2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f000 faf1 	bl	800549c <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	691b      	ldr	r3, [r3, #16]
 8004ec0:	f003 0320 	and.w	r3, r3, #32
 8004ec4:	2b20      	cmp	r3, #32
 8004ec6:	d10e      	bne.n	8004ee6 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	68db      	ldr	r3, [r3, #12]
 8004ece:	f003 0320 	and.w	r3, r3, #32
 8004ed2:	2b20      	cmp	r3, #32
 8004ed4:	d107      	bne.n	8004ee6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f06f 0220 	mvn.w	r2, #32
 8004ede:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f000 fff7 	bl	8005ed4 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8004ee6:	bf00      	nop
 8004ee8:	3708      	adds	r7, #8
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}

08004eee <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 8004eee:	b580      	push	{r7, lr}
 8004ef0:	b084      	sub	sp, #16
 8004ef2:	af00      	add	r7, sp, #0
 8004ef4:	60f8      	str	r0, [r7, #12]
 8004ef6:	60b9      	str	r1, [r7, #8]
 8004ef8:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  __HAL_LOCK(htim);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d101      	bne.n	8004f08 <HAL_TIM_IC_ConfigChannel+0x1a>
 8004f04:	2302      	movs	r3, #2
 8004f06:	e08a      	b.n	800501e <HAL_TIM_IC_ConfigChannel+0x130>
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2202      	movs	r2, #2
 8004f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d11b      	bne.n	8004f56 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6818      	ldr	r0, [r3, #0]
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	6819      	ldr	r1, [r3, #0]
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	685a      	ldr	r2, [r3, #4]
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	f000 fd51 	bl	80059d4 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68fa      	ldr	r2, [r7, #12]
 8004f38:	6812      	ldr	r2, [r2, #0]
 8004f3a:	6992      	ldr	r2, [r2, #24]
 8004f3c:	f022 020c 	bic.w	r2, r2, #12
 8004f40:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68fa      	ldr	r2, [r7, #12]
 8004f48:	6812      	ldr	r2, [r2, #0]
 8004f4a:	6991      	ldr	r1, [r2, #24]
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	6892      	ldr	r2, [r2, #8]
 8004f50:	430a      	orrs	r2, r1
 8004f52:	619a      	str	r2, [r3, #24]
 8004f54:	e05a      	b.n	800500c <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2b04      	cmp	r3, #4
 8004f5a:	d11c      	bne.n	8004f96 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	6818      	ldr	r0, [r3, #0]
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	6819      	ldr	r1, [r3, #0]
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	685a      	ldr	r2, [r3, #4]
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	f000 fdc2 	bl	8005af4 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68fa      	ldr	r2, [r7, #12]
 8004f76:	6812      	ldr	r2, [r2, #0]
 8004f78:	6992      	ldr	r2, [r2, #24]
 8004f7a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004f7e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68fa      	ldr	r2, [r7, #12]
 8004f86:	6812      	ldr	r2, [r2, #0]
 8004f88:	6991      	ldr	r1, [r2, #24]
 8004f8a:	68ba      	ldr	r2, [r7, #8]
 8004f8c:	6892      	ldr	r2, [r2, #8]
 8004f8e:	0212      	lsls	r2, r2, #8
 8004f90:	430a      	orrs	r2, r1
 8004f92:	619a      	str	r2, [r3, #24]
 8004f94:	e03a      	b.n	800500c <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2b08      	cmp	r3, #8
 8004f9a:	d11b      	bne.n	8004fd4 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	6818      	ldr	r0, [r3, #0]
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	6819      	ldr	r1, [r3, #0]
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	685a      	ldr	r2, [r3, #4]
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	68db      	ldr	r3, [r3, #12]
 8004fac:	f000 fe15 	bl	8005bda <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	68fa      	ldr	r2, [r7, #12]
 8004fb6:	6812      	ldr	r2, [r2, #0]
 8004fb8:	69d2      	ldr	r2, [r2, #28]
 8004fba:	f022 020c 	bic.w	r2, r2, #12
 8004fbe:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	68fa      	ldr	r2, [r7, #12]
 8004fc6:	6812      	ldr	r2, [r2, #0]
 8004fc8:	69d1      	ldr	r1, [r2, #28]
 8004fca:	68ba      	ldr	r2, [r7, #8]
 8004fcc:	6892      	ldr	r2, [r2, #8]
 8004fce:	430a      	orrs	r2, r1
 8004fd0:	61da      	str	r2, [r3, #28]
 8004fd2:	e01b      	b.n	800500c <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6818      	ldr	r0, [r3, #0]
 8004fd8:	68bb      	ldr	r3, [r7, #8]
 8004fda:	6819      	ldr	r1, [r3, #0]
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	685a      	ldr	r2, [r3, #4]
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	f000 fe38 	bl	8005c58 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	68fa      	ldr	r2, [r7, #12]
 8004fee:	6812      	ldr	r2, [r2, #0]
 8004ff0:	69d2      	ldr	r2, [r2, #28]
 8004ff2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004ff6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	68fa      	ldr	r2, [r7, #12]
 8004ffe:	6812      	ldr	r2, [r2, #0]
 8005000:	69d1      	ldr	r1, [r2, #28]
 8005002:	68ba      	ldr	r2, [r7, #8]
 8005004:	6892      	ldr	r2, [r2, #8]
 8005006:	0212      	lsls	r2, r2, #8
 8005008:	430a      	orrs	r2, r1
 800500a:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800501c:	2300      	movs	r3, #0
}
 800501e:	4618      	mov	r0, r3
 8005020:	3710      	adds	r7, #16
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
	...

08005028 <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	b084      	sub	sp, #16
 800502c:	af00      	add	r7, sp, #0
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800503a:	2b01      	cmp	r3, #1
 800503c:	d101      	bne.n	8005042 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800503e:	2302      	movs	r3, #2
 8005040:	e0b4      	b.n	80051ac <HAL_TIM_PWM_ConfigChannel+0x184>
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2201      	movs	r2, #1
 8005046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2202      	movs	r2, #2
 800504e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2b0c      	cmp	r3, #12
 8005056:	f200 809f 	bhi.w	8005198 <HAL_TIM_PWM_ConfigChannel+0x170>
 800505a:	a201      	add	r2, pc, #4	; (adr r2, 8005060 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800505c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005060:	08005095 	.word	0x08005095
 8005064:	08005199 	.word	0x08005199
 8005068:	08005199 	.word	0x08005199
 800506c:	08005199 	.word	0x08005199
 8005070:	080050d5 	.word	0x080050d5
 8005074:	08005199 	.word	0x08005199
 8005078:	08005199 	.word	0x08005199
 800507c:	08005199 	.word	0x08005199
 8005080:	08005117 	.word	0x08005117
 8005084:	08005199 	.word	0x08005199
 8005088:	08005199 	.word	0x08005199
 800508c:	08005199 	.word	0x08005199
 8005090:	08005157 	.word	0x08005157
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	68b9      	ldr	r1, [r7, #8]
 800509a:	4618      	mov	r0, r3
 800509c:	f000 fa6e 	bl	800557c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68fa      	ldr	r2, [r7, #12]
 80050a6:	6812      	ldr	r2, [r2, #0]
 80050a8:	6992      	ldr	r2, [r2, #24]
 80050aa:	f042 0208 	orr.w	r2, r2, #8
 80050ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	68fa      	ldr	r2, [r7, #12]
 80050b6:	6812      	ldr	r2, [r2, #0]
 80050b8:	6992      	ldr	r2, [r2, #24]
 80050ba:	f022 0204 	bic.w	r2, r2, #4
 80050be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	6812      	ldr	r2, [r2, #0]
 80050c8:	6991      	ldr	r1, [r2, #24]
 80050ca:	68ba      	ldr	r2, [r7, #8]
 80050cc:	6912      	ldr	r2, [r2, #16]
 80050ce:	430a      	orrs	r2, r1
 80050d0:	619a      	str	r2, [r3, #24]
    }
    break;
 80050d2:	e062      	b.n	800519a <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	68b9      	ldr	r1, [r7, #8]
 80050da:	4618      	mov	r0, r3
 80050dc:	f000 faba 	bl	8005654 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	68fa      	ldr	r2, [r7, #12]
 80050e6:	6812      	ldr	r2, [r2, #0]
 80050e8:	6992      	ldr	r2, [r2, #24]
 80050ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	68fa      	ldr	r2, [r7, #12]
 80050f6:	6812      	ldr	r2, [r2, #0]
 80050f8:	6992      	ldr	r2, [r2, #24]
 80050fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68fa      	ldr	r2, [r7, #12]
 8005106:	6812      	ldr	r2, [r2, #0]
 8005108:	6991      	ldr	r1, [r2, #24]
 800510a:	68ba      	ldr	r2, [r7, #8]
 800510c:	6912      	ldr	r2, [r2, #16]
 800510e:	0212      	lsls	r2, r2, #8
 8005110:	430a      	orrs	r2, r1
 8005112:	619a      	str	r2, [r3, #24]
    }
    break;
 8005114:	e041      	b.n	800519a <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	68b9      	ldr	r1, [r7, #8]
 800511c:	4618      	mov	r0, r3
 800511e:	f000 fb09 	bl	8005734 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	68fa      	ldr	r2, [r7, #12]
 8005128:	6812      	ldr	r2, [r2, #0]
 800512a:	69d2      	ldr	r2, [r2, #28]
 800512c:	f042 0208 	orr.w	r2, r2, #8
 8005130:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	68fa      	ldr	r2, [r7, #12]
 8005138:	6812      	ldr	r2, [r2, #0]
 800513a:	69d2      	ldr	r2, [r2, #28]
 800513c:	f022 0204 	bic.w	r2, r2, #4
 8005140:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	68fa      	ldr	r2, [r7, #12]
 8005148:	6812      	ldr	r2, [r2, #0]
 800514a:	69d1      	ldr	r1, [r2, #28]
 800514c:	68ba      	ldr	r2, [r7, #8]
 800514e:	6912      	ldr	r2, [r2, #16]
 8005150:	430a      	orrs	r2, r1
 8005152:	61da      	str	r2, [r3, #28]
    }
    break;
 8005154:	e021      	b.n	800519a <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	68b9      	ldr	r1, [r7, #8]
 800515c:	4618      	mov	r0, r3
 800515e:	f000 fb59 	bl	8005814 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68fa      	ldr	r2, [r7, #12]
 8005168:	6812      	ldr	r2, [r2, #0]
 800516a:	69d2      	ldr	r2, [r2, #28]
 800516c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005170:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	68fa      	ldr	r2, [r7, #12]
 8005178:	6812      	ldr	r2, [r2, #0]
 800517a:	69d2      	ldr	r2, [r2, #28]
 800517c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005180:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	68fa      	ldr	r2, [r7, #12]
 8005188:	6812      	ldr	r2, [r2, #0]
 800518a:	69d1      	ldr	r1, [r2, #28]
 800518c:	68ba      	ldr	r2, [r7, #8]
 800518e:	6912      	ldr	r2, [r2, #16]
 8005190:	0212      	lsls	r2, r2, #8
 8005192:	430a      	orrs	r2, r1
 8005194:	61da      	str	r2, [r3, #28]
    }
    break;
 8005196:	e000      	b.n	800519a <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 8005198:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2201      	movs	r2, #1
 800519e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80051aa:	2300      	movs	r3, #0
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	3710      	adds	r7, #16
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bd80      	pop	{r7, pc}

080051b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80051be:	2300      	movs	r3, #0
 80051c0:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d101      	bne.n	80051d0 <HAL_TIM_ConfigClockSource+0x1c>
 80051cc:	2302      	movs	r3, #2
 80051ce:	e0c8      	b.n	8005362 <HAL_TIM_ConfigClockSource+0x1ae>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2202      	movs	r2, #2
 80051dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	689b      	ldr	r3, [r3, #8]
 80051e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80051ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051f6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	68fa      	ldr	r2, [r7, #12]
 80051fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	2b40      	cmp	r3, #64	; 0x40
 8005206:	d077      	beq.n	80052f8 <HAL_TIM_ConfigClockSource+0x144>
 8005208:	2b40      	cmp	r3, #64	; 0x40
 800520a:	d80e      	bhi.n	800522a <HAL_TIM_ConfigClockSource+0x76>
 800520c:	2b10      	cmp	r3, #16
 800520e:	f000 808a 	beq.w	8005326 <HAL_TIM_ConfigClockSource+0x172>
 8005212:	2b10      	cmp	r3, #16
 8005214:	d802      	bhi.n	800521c <HAL_TIM_ConfigClockSource+0x68>
 8005216:	2b00      	cmp	r3, #0
 8005218:	d07e      	beq.n	8005318 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 800521a:	e099      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800521c:	2b20      	cmp	r3, #32
 800521e:	f000 8089 	beq.w	8005334 <HAL_TIM_ConfigClockSource+0x180>
 8005222:	2b30      	cmp	r3, #48	; 0x30
 8005224:	f000 808d 	beq.w	8005342 <HAL_TIM_ConfigClockSource+0x18e>
    break;
 8005228:	e092      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800522a:	2b70      	cmp	r3, #112	; 0x70
 800522c:	d016      	beq.n	800525c <HAL_TIM_ConfigClockSource+0xa8>
 800522e:	2b70      	cmp	r3, #112	; 0x70
 8005230:	d804      	bhi.n	800523c <HAL_TIM_ConfigClockSource+0x88>
 8005232:	2b50      	cmp	r3, #80	; 0x50
 8005234:	d040      	beq.n	80052b8 <HAL_TIM_ConfigClockSource+0x104>
 8005236:	2b60      	cmp	r3, #96	; 0x60
 8005238:	d04e      	beq.n	80052d8 <HAL_TIM_ConfigClockSource+0x124>
    break;
 800523a:	e089      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 800523c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005240:	d003      	beq.n	800524a <HAL_TIM_ConfigClockSource+0x96>
 8005242:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005246:	d024      	beq.n	8005292 <HAL_TIM_ConfigClockSource+0xde>
    break;
 8005248:	e082      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	6812      	ldr	r2, [r2, #0]
 8005252:	6892      	ldr	r2, [r2, #8]
 8005254:	f022 0207 	bic.w	r2, r2, #7
 8005258:	609a      	str	r2, [r3, #8]
    break;
 800525a:	e079      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6818      	ldr	r0, [r3, #0]
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	6899      	ldr	r1, [r3, #8]
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	685a      	ldr	r2, [r3, #4]
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	f000 fd53 	bl	8005d16 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	689b      	ldr	r3, [r3, #8]
 8005276:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800527e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005286:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	609a      	str	r2, [r3, #8]
    break;
 8005290:	e05e      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6818      	ldr	r0, [r3, #0]
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	6899      	ldr	r1, [r3, #8]
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	685a      	ldr	r2, [r3, #4]
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	f000 fd38 	bl	8005d16 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	687a      	ldr	r2, [r7, #4]
 80052ac:	6812      	ldr	r2, [r2, #0]
 80052ae:	6892      	ldr	r2, [r2, #8]
 80052b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80052b4:	609a      	str	r2, [r3, #8]
    break;
 80052b6:	e04b      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6818      	ldr	r0, [r3, #0]
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	6859      	ldr	r1, [r3, #4]
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	461a      	mov	r2, r3
 80052c6:	f000 fbe3 	bl	8005a90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2150      	movs	r1, #80	; 0x50
 80052d0:	4618      	mov	r0, r3
 80052d2:	f000 fd01 	bl	8005cd8 <TIM_ITRx_SetConfig>
    break;
 80052d6:	e03b      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6818      	ldr	r0, [r3, #0]
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	6859      	ldr	r1, [r3, #4]
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	461a      	mov	r2, r3
 80052e6:	f000 fc45 	bl	8005b74 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2160      	movs	r1, #96	; 0x60
 80052f0:	4618      	mov	r0, r3
 80052f2:	f000 fcf1 	bl	8005cd8 <TIM_ITRx_SetConfig>
    break;
 80052f6:	e02b      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6818      	ldr	r0, [r3, #0]
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	6859      	ldr	r1, [r3, #4]
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	461a      	mov	r2, r3
 8005306:	f000 fbc3 	bl	8005a90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	2140      	movs	r1, #64	; 0x40
 8005310:	4618      	mov	r0, r3
 8005312:	f000 fce1 	bl	8005cd8 <TIM_ITRx_SetConfig>
    break;
 8005316:	e01b      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2100      	movs	r1, #0
 800531e:	4618      	mov	r0, r3
 8005320:	f000 fcda 	bl	8005cd8 <TIM_ITRx_SetConfig>
    break;
 8005324:	e014      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	2110      	movs	r1, #16
 800532c:	4618      	mov	r0, r3
 800532e:	f000 fcd3 	bl	8005cd8 <TIM_ITRx_SetConfig>
    break;
 8005332:	e00d      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	2120      	movs	r1, #32
 800533a:	4618      	mov	r0, r3
 800533c:	f000 fccc 	bl	8005cd8 <TIM_ITRx_SetConfig>
    break;
 8005340:	e006      	b.n	8005350 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2130      	movs	r1, #48	; 0x30
 8005348:	4618      	mov	r0, r3
 800534a:	f000 fcc5 	bl	8005cd8 <TIM_ITRx_SetConfig>
    break;
 800534e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3710      	adds	r7, #16
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}

0800536a <HAL_TIM_SlaveConfigSynchronization>:
  *         timer input or external trigger input) and the ) and the Slave 
  *         mode (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchronization(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 800536a:	b580      	push	{r7, lr}
 800536c:	b082      	sub	sp, #8
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
 8005372:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800537a:	2b01      	cmp	r3, #1
 800537c:	d101      	bne.n	8005382 <HAL_TIM_SlaveConfigSynchronization+0x18>
 800537e:	2302      	movs	r3, #2
 8005380:	e024      	b.n	80053cc <HAL_TIM_SlaveConfigSynchronization+0x62>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2201      	movs	r2, #1
 8005386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2202      	movs	r2, #2
 800538e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  TIM_SlaveTimer_SetConfig(htim, sSlaveConfig);
 8005392:	6839      	ldr	r1, [r7, #0]
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f000 fa91 	bl	80058bc <TIM_SlaveTimer_SetConfig>

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	687a      	ldr	r2, [r7, #4]
 80053a0:	6812      	ldr	r2, [r2, #0]
 80053a2:	68d2      	ldr	r2, [r2, #12]
 80053a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053a8:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	6812      	ldr	r2, [r2, #0]
 80053b2:	68d2      	ldr	r2, [r2, #12]
 80053b4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80053b8:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
    }
 80053cc:	4618      	mov	r0, r3
 80053ce:	3708      	adds	r7, #8
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3 : TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4 : TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b085      	sub	sp, #20
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80053de:	2300      	movs	r3, #0
 80053e0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(htim);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d101      	bne.n	80053f0 <HAL_TIM_ReadCapturedValue+0x1c>
 80053ec:	2302      	movs	r3, #2
 80053ee:	e03d      	b.n	800546c <HAL_TIM_ReadCapturedValue+0x98>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	2b0c      	cmp	r3, #12
 80053fc:	d830      	bhi.n	8005460 <HAL_TIM_ReadCapturedValue+0x8c>
 80053fe:	a201      	add	r2, pc, #4	; (adr r2, 8005404 <HAL_TIM_ReadCapturedValue+0x30>)
 8005400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005404:	08005439 	.word	0x08005439
 8005408:	08005461 	.word	0x08005461
 800540c:	08005461 	.word	0x08005461
 8005410:	08005461 	.word	0x08005461
 8005414:	08005443 	.word	0x08005443
 8005418:	08005461 	.word	0x08005461
 800541c:	08005461 	.word	0x08005461
 8005420:	08005461 	.word	0x08005461
 8005424:	0800544d 	.word	0x0800544d
 8005428:	08005461 	.word	0x08005461
 800542c:	08005461 	.word	0x08005461
 8005430:	08005461 	.word	0x08005461
 8005434:	08005457 	.word	0x08005457
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800543e:	60fb      	str	r3, [r7, #12]

      break;
 8005440:	e00f      	b.n	8005462 <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005448:	60fb      	str	r3, [r7, #12]

      break;
 800544a:	e00a      	b.n	8005462 <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005452:	60fb      	str	r3, [r7, #12]

      break;
 8005454:	e005      	b.n	8005462 <HAL_TIM_ReadCapturedValue+0x8e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545c:	60fb      	str	r3, [r7, #12]

      break;
 800545e:	e000      	b.n	8005462 <HAL_TIM_ReadCapturedValue+0x8e>
    }

  default:
    break;
 8005460:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  return tmpreg;
 800546a:	68fb      	ldr	r3, [r7, #12]
}
 800546c:	4618      	mov	r0, r3
 800546e:	3714      	adds	r7, #20
 8005470:	46bd      	mov	sp, r7
 8005472:	bc80      	pop	{r7}
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop

08005478 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005480:	bf00      	nop
 8005482:	370c      	adds	r7, #12
 8005484:	46bd      	mov	sp, r7
 8005486:	bc80      	pop	{r7}
 8005488:	4770      	bx	lr

0800548a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800548a:	b480      	push	{r7}
 800548c:	b083      	sub	sp, #12
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005492:	bf00      	nop
 8005494:	370c      	adds	r7, #12
 8005496:	46bd      	mov	sp, r7
 8005498:	bc80      	pop	{r7}
 800549a:	4770      	bx	lr

0800549c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80054a4:	bf00      	nop
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	bc80      	pop	{r7}
 80054ac:	4770      	bx	lr
	...

080054b0 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b085      	sub	sp, #20
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80054ba:	2300      	movs	r3, #0
 80054bc:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	4a2a      	ldr	r2, [pc, #168]	; (8005570 <TIM_Base_SetConfig+0xc0>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d00b      	beq.n	80054e4 <TIM_Base_SetConfig+0x34>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054d2:	d007      	beq.n	80054e4 <TIM_Base_SetConfig+0x34>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	4a27      	ldr	r2, [pc, #156]	; (8005574 <TIM_Base_SetConfig+0xc4>)
 80054d8:	4293      	cmp	r3, r2
 80054da:	d003      	beq.n	80054e4 <TIM_Base_SetConfig+0x34>
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	4a26      	ldr	r2, [pc, #152]	; (8005578 <TIM_Base_SetConfig+0xc8>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d108      	bne.n	80054f6 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	68fa      	ldr	r2, [r7, #12]
 80054f2:	4313      	orrs	r3, r2
 80054f4:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	4a1d      	ldr	r2, [pc, #116]	; (8005570 <TIM_Base_SetConfig+0xc0>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d00b      	beq.n	8005516 <TIM_Base_SetConfig+0x66>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005504:	d007      	beq.n	8005516 <TIM_Base_SetConfig+0x66>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	4a1a      	ldr	r2, [pc, #104]	; (8005574 <TIM_Base_SetConfig+0xc4>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d003      	beq.n	8005516 <TIM_Base_SetConfig+0x66>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	4a19      	ldr	r2, [pc, #100]	; (8005578 <TIM_Base_SetConfig+0xc8>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d108      	bne.n	8005528 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800551c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	4313      	orrs	r3, r2
 8005526:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800552e:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	695b      	ldr	r3, [r3, #20]
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	4313      	orrs	r3, r2
 8005538:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	68fa      	ldr	r2, [r7, #12]
 800553e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	689a      	ldr	r2, [r3, #8]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	4a07      	ldr	r2, [pc, #28]	; (8005570 <TIM_Base_SetConfig+0xc0>)
 8005554:	4293      	cmp	r3, r2
 8005556:	d103      	bne.n	8005560 <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	691a      	ldr	r2, [r3, #16]
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	615a      	str	r2, [r3, #20]
}
 8005566:	bf00      	nop
 8005568:	3714      	adds	r7, #20
 800556a:	46bd      	mov	sp, r7
 800556c:	bc80      	pop	{r7}
 800556e:	4770      	bx	lr
 8005570:	40012c00 	.word	0x40012c00
 8005574:	40000400 	.word	0x40000400
 8005578:	40000800 	.word	0x40000800

0800557c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800557c:	b480      	push	{r7}
 800557e:	b087      	sub	sp, #28
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 8005586:	2300      	movs	r3, #0
 8005588:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 800558a:	2300      	movs	r3, #0
 800558c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 800558e:	2300      	movs	r3, #0
 8005590:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6a1b      	ldr	r3, [r3, #32]
 8005596:	f023 0201 	bic.w	r2, r3, #1
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6a1b      	ldr	r3, [r3, #32]
 80055a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f023 0303 	bic.w	r3, r3, #3
 80055be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	f023 0302 	bic.w	r3, r3, #2
 80055d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	4313      	orrs	r3, r2
 80055da:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a1c      	ldr	r2, [pc, #112]	; (8005650 <TIM_OC1_SetConfig+0xd4>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d10c      	bne.n	80055fe <TIM_OC1_SetConfig+0x82>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	f023 0308 	bic.w	r3, r3, #8
 80055ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	697a      	ldr	r2, [r7, #20]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	f023 0304 	bic.w	r3, r3, #4
 80055fc:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a13      	ldr	r2, [pc, #76]	; (8005650 <TIM_OC1_SetConfig+0xd4>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d111      	bne.n	800562a <TIM_OC1_SetConfig+0xae>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800560c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800560e:	693b      	ldr	r3, [r7, #16]
 8005610:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005614:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	4313      	orrs	r3, r2
 800561e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	699b      	ldr	r3, [r3, #24]
 8005624:	693a      	ldr	r2, [r7, #16]
 8005626:	4313      	orrs	r3, r2
 8005628:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	693a      	ldr	r2, [r7, #16]
 800562e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	68fa      	ldr	r2, [r7, #12]
 8005634:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	685a      	ldr	r2, [r3, #4]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	697a      	ldr	r2, [r7, #20]
 8005642:	621a      	str	r2, [r3, #32]
}
 8005644:	bf00      	nop
 8005646:	371c      	adds	r7, #28
 8005648:	46bd      	mov	sp, r7
 800564a:	bc80      	pop	{r7}
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	40012c00 	.word	0x40012c00

08005654 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005654:	b480      	push	{r7}
 8005656:	b087      	sub	sp, #28
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800565e:	2300      	movs	r3, #0
 8005660:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8005662:	2300      	movs	r3, #0
 8005664:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8005666:	2300      	movs	r3, #0
 8005668:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a1b      	ldr	r3, [r3, #32]
 800566e:	f023 0210 	bic.w	r2, r3, #16
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a1b      	ldr	r3, [r3, #32]
 800567a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	699b      	ldr	r3, [r3, #24]
 8005686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800568e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005696:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	021b      	lsls	r3, r3, #8
 800569e:	68fa      	ldr	r2, [r7, #12]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	f023 0320 	bic.w	r3, r3, #32
 80056aa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	011b      	lsls	r3, r3, #4
 80056b2:	697a      	ldr	r2, [r7, #20]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	4a1d      	ldr	r2, [pc, #116]	; (8005730 <TIM_OC2_SetConfig+0xdc>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d10d      	bne.n	80056dc <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80056c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	68db      	ldr	r3, [r3, #12]
 80056cc:	011b      	lsls	r3, r3, #4
 80056ce:	697a      	ldr	r2, [r7, #20]
 80056d0:	4313      	orrs	r3, r2
 80056d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056da:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a14      	ldr	r2, [pc, #80]	; (8005730 <TIM_OC2_SetConfig+0xdc>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d113      	bne.n	800570c <TIM_OC2_SetConfig+0xb8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80056ea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80056f2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	695b      	ldr	r3, [r3, #20]
 80056f8:	009b      	lsls	r3, r3, #2
 80056fa:	693a      	ldr	r2, [r7, #16]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	699b      	ldr	r3, [r3, #24]
 8005704:	009b      	lsls	r3, r3, #2
 8005706:	693a      	ldr	r2, [r7, #16]
 8005708:	4313      	orrs	r3, r2
 800570a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	693a      	ldr	r2, [r7, #16]
 8005710:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	68fa      	ldr	r2, [r7, #12]
 8005716:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	685a      	ldr	r2, [r3, #4]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	697a      	ldr	r2, [r7, #20]
 8005724:	621a      	str	r2, [r3, #32]
}
 8005726:	bf00      	nop
 8005728:	371c      	adds	r7, #28
 800572a:	46bd      	mov	sp, r7
 800572c:	bc80      	pop	{r7}
 800572e:	4770      	bx	lr
 8005730:	40012c00 	.word	0x40012c00

08005734 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005734:	b480      	push	{r7}
 8005736:	b087      	sub	sp, #28
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800573e:	2300      	movs	r3, #0
 8005740:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0U;
 8005742:	2300      	movs	r3, #0
 8005744:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0U;
 8005746:	2300      	movs	r3, #0
 8005748:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6a1b      	ldr	r3, [r3, #32]
 800574e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	69db      	ldr	r3, [r3, #28]
 8005766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800576e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f023 0303 	bic.w	r3, r3, #3
 8005776:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68fa      	ldr	r2, [r7, #12]
 800577e:	4313      	orrs	r3, r2
 8005780:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005782:	697b      	ldr	r3, [r7, #20]
 8005784:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005788:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	021b      	lsls	r3, r3, #8
 8005790:	697a      	ldr	r2, [r7, #20]
 8005792:	4313      	orrs	r3, r2
 8005794:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	4a1d      	ldr	r2, [pc, #116]	; (8005810 <TIM_OC3_SetConfig+0xdc>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d10d      	bne.n	80057ba <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80057a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	021b      	lsls	r3, r3, #8
 80057ac:	697a      	ldr	r2, [r7, #20]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80057b8:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	4a14      	ldr	r2, [pc, #80]	; (8005810 <TIM_OC3_SetConfig+0xdc>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d113      	bne.n	80057ea <TIM_OC3_SetConfig+0xb6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80057c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80057d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	695b      	ldr	r3, [r3, #20]
 80057d6:	011b      	lsls	r3, r3, #4
 80057d8:	693a      	ldr	r2, [r7, #16]
 80057da:	4313      	orrs	r3, r2
 80057dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	699b      	ldr	r3, [r3, #24]
 80057e2:	011b      	lsls	r3, r3, #4
 80057e4:	693a      	ldr	r2, [r7, #16]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	693a      	ldr	r2, [r7, #16]
 80057ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	68fa      	ldr	r2, [r7, #12]
 80057f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	685a      	ldr	r2, [r3, #4]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	697a      	ldr	r2, [r7, #20]
 8005802:	621a      	str	r2, [r3, #32]
}
 8005804:	bf00      	nop
 8005806:	371c      	adds	r7, #28
 8005808:	46bd      	mov	sp, r7
 800580a:	bc80      	pop	{r7}
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	40012c00 	.word	0x40012c00

08005814 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005814:	b480      	push	{r7}
 8005816:	b087      	sub	sp, #28
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
 800581c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0U;
 800581e:	2300      	movs	r3, #0
 8005820:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 8005822:	2300      	movs	r3, #0
 8005824:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0U;
 8005826:	2300      	movs	r3, #0
 8005828:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6a1b      	ldr	r3, [r3, #32]
 800583a:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	69db      	ldr	r3, [r3, #28]
 8005846:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800584e:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005856:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	021b      	lsls	r3, r3, #8
 800585e:	693a      	ldr	r2, [r7, #16]
 8005860:	4313      	orrs	r3, r2
 8005862:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800586a:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	031b      	lsls	r3, r3, #12
 8005872:	68fa      	ldr	r2, [r7, #12]
 8005874:	4313      	orrs	r3, r2
 8005876:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	4a0f      	ldr	r2, [pc, #60]	; (80058b8 <TIM_OC4_SetConfig+0xa4>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d109      	bne.n	8005894 <TIM_OC4_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005886:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	695b      	ldr	r3, [r3, #20]
 800588c:	019b      	lsls	r3, r3, #6
 800588e:	697a      	ldr	r2, [r7, #20]
 8005890:	4313      	orrs	r3, r2
 8005892:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	697a      	ldr	r2, [r7, #20]
 8005898:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	693a      	ldr	r2, [r7, #16]
 800589e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	685a      	ldr	r2, [r3, #4]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	621a      	str	r2, [r3, #32]
}
 80058ae:	bf00      	nop
 80058b0:	371c      	adds	r7, #28
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bc80      	pop	{r7}
 80058b6:	4770      	bx	lr
 80058b8:	40012c00 	.word	0x40012c00

080058bc <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig: The slave configuration structure
  * @retval None
  */
static void TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                              TIM_SlaveConfigTypeDef * sSlaveConfig)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b086      	sub	sp, #24
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 80058c6:	2300      	movs	r3, #0
 80058c8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccmr1 = 0U;
 80058ca:	2300      	movs	r3, #0
 80058cc:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0U;
 80058ce:	2300      	movs	r3, #0
 80058d0:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	689b      	ldr	r3, [r3, #8]
 80058d8:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058e0:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	697a      	ldr	r2, [r7, #20]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f023 0307 	bic.w	r3, r3, #7
 80058f2:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	697a      	ldr	r2, [r7, #20]
 8005904:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005906:	683b      	ldr	r3, [r7, #0]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	2b30      	cmp	r3, #48	; 0x30
 800590c:	d056      	beq.n	80059bc <TIM_SlaveTimer_SetConfig+0x100>
 800590e:	2b30      	cmp	r3, #48	; 0x30
 8005910:	d806      	bhi.n	8005920 <TIM_SlaveTimer_SetConfig+0x64>
 8005912:	2b10      	cmp	r3, #16
 8005914:	d054      	beq.n	80059c0 <TIM_SlaveTimer_SetConfig+0x104>
 8005916:	2b20      	cmp	r3, #32
 8005918:	d054      	beq.n	80059c4 <TIM_SlaveTimer_SetConfig+0x108>
 800591a:	2b00      	cmp	r3, #0
 800591c:	d054      	beq.n	80059c8 <TIM_SlaveTimer_SetConfig+0x10c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
    }
    break;

  default:
    break;
 800591e:	e054      	b.n	80059ca <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 8005920:	2b50      	cmp	r3, #80	; 0x50
 8005922:	d037      	beq.n	8005994 <TIM_SlaveTimer_SetConfig+0xd8>
 8005924:	2b50      	cmp	r3, #80	; 0x50
 8005926:	d802      	bhi.n	800592e <TIM_SlaveTimer_SetConfig+0x72>
 8005928:	2b40      	cmp	r3, #64	; 0x40
 800592a:	d010      	beq.n	800594e <TIM_SlaveTimer_SetConfig+0x92>
    break;
 800592c:	e04d      	b.n	80059ca <TIM_SlaveTimer_SetConfig+0x10e>
  switch (sSlaveConfig->InputTrigger)
 800592e:	2b60      	cmp	r3, #96	; 0x60
 8005930:	d03a      	beq.n	80059a8 <TIM_SlaveTimer_SetConfig+0xec>
 8005932:	2b70      	cmp	r3, #112	; 0x70
 8005934:	d000      	beq.n	8005938 <TIM_SlaveTimer_SetConfig+0x7c>
    break;
 8005936:	e048      	b.n	80059ca <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_ETR_SetConfig(htim->Instance,
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6818      	ldr	r0, [r3, #0]
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	68d9      	ldr	r1, [r3, #12]
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	689a      	ldr	r2, [r3, #8]
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	691b      	ldr	r3, [r3, #16]
 8005948:	f000 f9e5 	bl	8005d16 <TIM_ETR_SetConfig>
    break;
 800594c:	e03d      	b.n	80059ca <TIM_SlaveTimer_SetConfig+0x10e>
      tmpccer = htim->Instance->CCER;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	6a1b      	ldr	r3, [r3, #32]
 8005954:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	687a      	ldr	r2, [r7, #4]
 800595c:	6812      	ldr	r2, [r2, #0]
 800595e:	6a12      	ldr	r2, [r2, #32]
 8005960:	f022 0201 	bic.w	r2, r2, #1
 8005964:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	699b      	ldr	r3, [r3, #24]
 800596c:	613b      	str	r3, [r7, #16]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005974:	613b      	str	r3, [r7, #16]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	011b      	lsls	r3, r3, #4
 800597c:	693a      	ldr	r2, [r7, #16]
 800597e:	4313      	orrs	r3, r2
 8005980:	613b      	str	r3, [r7, #16]
      htim->Instance->CCMR1 = tmpccmr1;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	693a      	ldr	r2, [r7, #16]
 8005988:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	621a      	str	r2, [r3, #32]
    break;
 8005992:	e01a      	b.n	80059ca <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6818      	ldr	r0, [r3, #0]
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	6899      	ldr	r1, [r3, #8]
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	691b      	ldr	r3, [r3, #16]
 80059a0:	461a      	mov	r2, r3
 80059a2:	f000 f875 	bl	8005a90 <TIM_TI1_ConfigInputStage>
    break;
 80059a6:	e010      	b.n	80059ca <TIM_SlaveTimer_SetConfig+0x10e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6818      	ldr	r0, [r3, #0]
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	6899      	ldr	r1, [r3, #8]
 80059b0:	683b      	ldr	r3, [r7, #0]
 80059b2:	691b      	ldr	r3, [r3, #16]
 80059b4:	461a      	mov	r2, r3
 80059b6:	f000 f8dd 	bl	8005b74 <TIM_TI2_ConfigInputStage>
    break;
 80059ba:	e006      	b.n	80059ca <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 80059bc:	bf00      	nop
 80059be:	e004      	b.n	80059ca <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 80059c0:	bf00      	nop
 80059c2:	e002      	b.n	80059ca <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 80059c4:	bf00      	nop
 80059c6:	e000      	b.n	80059ca <TIM_SlaveTimer_SetConfig+0x10e>
    break;
 80059c8:	bf00      	nop
  }
}
 80059ca:	bf00      	nop
 80059cc:	3718      	adds	r7, #24
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
	...

080059d4 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b087      	sub	sp, #28
 80059d8:	af00      	add	r7, sp, #0
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]
 80059e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 80059e2:	2300      	movs	r3, #0
 80059e4:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80059e6:	2300      	movs	r3, #0
 80059e8:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6a1b      	ldr	r3, [r3, #32]
 80059ee:	f023 0201 	bic.w	r2, r3, #1
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	699b      	ldr	r3, [r3, #24]
 80059fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6a1b      	ldr	r3, [r3, #32]
 8005a00:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	4a1f      	ldr	r2, [pc, #124]	; (8005a84 <TIM_TI1_SetConfig+0xb0>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d00b      	beq.n	8005a22 <TIM_TI1_SetConfig+0x4e>
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a10:	d007      	beq.n	8005a22 <TIM_TI1_SetConfig+0x4e>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	4a1c      	ldr	r2, [pc, #112]	; (8005a88 <TIM_TI1_SetConfig+0xb4>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d003      	beq.n	8005a22 <TIM_TI1_SetConfig+0x4e>
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	4a1b      	ldr	r2, [pc, #108]	; (8005a8c <TIM_TI1_SetConfig+0xb8>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d101      	bne.n	8005a26 <TIM_TI1_SetConfig+0x52>
 8005a22:	2301      	movs	r3, #1
 8005a24:	e000      	b.n	8005a28 <TIM_TI1_SetConfig+0x54>
 8005a26:	2300      	movs	r3, #0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d008      	beq.n	8005a3e <TIM_TI1_SetConfig+0x6a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	f023 0303 	bic.w	r3, r3, #3
 8005a32:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005a34:	697a      	ldr	r2, [r7, #20]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	617b      	str	r3, [r7, #20]
 8005a3c:	e003      	b.n	8005a46 <TIM_TI1_SetConfig+0x72>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005a3e:	697b      	ldr	r3, [r7, #20]
 8005a40:	f043 0301 	orr.w	r3, r3, #1
 8005a44:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a4c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	011b      	lsls	r3, r3, #4
 8005a52:	b2db      	uxtb	r3, r3
 8005a54:	697a      	ldr	r2, [r7, #20]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	f023 030a 	bic.w	r3, r3, #10
 8005a60:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	f003 030a 	and.w	r3, r3, #10
 8005a68:	693a      	ldr	r2, [r7, #16]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	693a      	ldr	r2, [r7, #16]
 8005a78:	621a      	str	r2, [r3, #32]
}
 8005a7a:	bf00      	nop
 8005a7c:	371c      	adds	r7, #28
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bc80      	pop	{r7}
 8005a82:	4770      	bx	lr
 8005a84:	40012c00 	.word	0x40012c00
 8005a88:	40000400 	.word	0x40000400
 8005a8c:	40000800 	.word	0x40000800

08005a90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b087      	sub	sp, #28
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	60f8      	str	r0, [r7, #12]
 8005a98:	60b9      	str	r1, [r7, #8]
 8005a9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	6a1b      	ldr	r3, [r3, #32]
 8005aa8:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6a1b      	ldr	r3, [r3, #32]
 8005aae:	f023 0201 	bic.w	r2, r3, #1
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	699b      	ldr	r3, [r3, #24]
 8005aba:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ac2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	011b      	lsls	r3, r3, #4
 8005ac8:	697a      	ldr	r2, [r7, #20]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	f023 030a 	bic.w	r3, r3, #10
 8005ad4:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8005ad6:	693a      	ldr	r2, [r7, #16]
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	697a      	ldr	r2, [r7, #20]
 8005ae2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	693a      	ldr	r2, [r7, #16]
 8005ae8:	621a      	str	r2, [r3, #32]
}
 8005aea:	bf00      	nop
 8005aec:	371c      	adds	r7, #28
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bc80      	pop	{r7}
 8005af2:	4770      	bx	lr

08005af4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b087      	sub	sp, #28
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	60f8      	str	r0, [r7, #12]
 8005afc:	60b9      	str	r1, [r7, #8]
 8005afe:	607a      	str	r2, [r7, #4]
 8005b00:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8005b02:	2300      	movs	r3, #0
 8005b04:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005b06:	2300      	movs	r3, #0
 8005b08:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	f023 0210 	bic.w	r2, r3, #16
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	699b      	ldr	r3, [r3, #24]
 8005b1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6a1b      	ldr	r3, [r3, #32]
 8005b20:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	021b      	lsls	r3, r3, #8
 8005b2e:	697a      	ldr	r2, [r7, #20]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b3a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005b3c:	683b      	ldr	r3, [r7, #0]
 8005b3e:	031b      	lsls	r3, r3, #12
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	697a      	ldr	r2, [r7, #20]
 8005b44:	4313      	orrs	r3, r2
 8005b46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b4e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	011b      	lsls	r3, r3, #4
 8005b54:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005b58:	693a      	ldr	r2, [r7, #16]
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	697a      	ldr	r2, [r7, #20]
 8005b62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	693a      	ldr	r2, [r7, #16]
 8005b68:	621a      	str	r2, [r3, #32]
}
 8005b6a:	bf00      	nop
 8005b6c:	371c      	adds	r7, #28
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bc80      	pop	{r7}
 8005b72:	4770      	bx	lr

08005b74 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b087      	sub	sp, #28
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	60f8      	str	r0, [r7, #12]
 8005b7c:	60b9      	str	r1, [r7, #8]
 8005b7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8005b80:	2300      	movs	r3, #0
 8005b82:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005b84:	2300      	movs	r3, #0
 8005b86:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	6a1b      	ldr	r3, [r3, #32]
 8005b8c:	f023 0210 	bic.w	r2, r3, #16
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	699b      	ldr	r3, [r3, #24]
 8005b98:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	6a1b      	ldr	r3, [r3, #32]
 8005b9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ba6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	031b      	lsls	r3, r3, #12
 8005bac:	697a      	ldr	r2, [r7, #20]
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005bb8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	011b      	lsls	r3, r3, #4
 8005bbe:	693a      	ldr	r2, [r7, #16]
 8005bc0:	4313      	orrs	r3, r2
 8005bc2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	693a      	ldr	r2, [r7, #16]
 8005bce:	621a      	str	r2, [r3, #32]
}
 8005bd0:	bf00      	nop
 8005bd2:	371c      	adds	r7, #28
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bc80      	pop	{r7}
 8005bd8:	4770      	bx	lr

08005bda <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005bda:	b480      	push	{r7}
 8005bdc:	b087      	sub	sp, #28
 8005bde:	af00      	add	r7, sp, #0
 8005be0:	60f8      	str	r0, [r7, #12]
 8005be2:	60b9      	str	r1, [r7, #8]
 8005be4:	607a      	str	r2, [r7, #4]
 8005be6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8005be8:	2300      	movs	r3, #0
 8005bea:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005bec:	2300      	movs	r3, #0
 8005bee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6a1b      	ldr	r3, [r3, #32]
 8005bf4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	69db      	ldr	r3, [r3, #28]
 8005c00:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6a1b      	ldr	r3, [r3, #32]
 8005c06:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	f023 0303 	bic.w	r3, r3, #3
 8005c0e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005c10:	697a      	ldr	r2, [r7, #20]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	4313      	orrs	r3, r2
 8005c16:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c1e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	011b      	lsls	r3, r3, #4
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	697a      	ldr	r2, [r7, #20]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005c32:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	021b      	lsls	r3, r3, #8
 8005c38:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005c3c:	693a      	ldr	r2, [r7, #16]
 8005c3e:	4313      	orrs	r3, r2
 8005c40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	697a      	ldr	r2, [r7, #20]
 8005c46:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	693a      	ldr	r2, [r7, #16]
 8005c4c:	621a      	str	r2, [r3, #32]
}
 8005c4e:	bf00      	nop
 8005c50:	371c      	adds	r7, #28
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bc80      	pop	{r7}
 8005c56:	4770      	bx	lr

08005c58 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b087      	sub	sp, #28
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	60f8      	str	r0, [r7, #12]
 8005c60:	60b9      	str	r1, [r7, #8]
 8005c62:	607a      	str	r2, [r7, #4]
 8005c64:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8005c66:	2300      	movs	r3, #0
 8005c68:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	6a1b      	ldr	r3, [r3, #32]
 8005c72:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	69db      	ldr	r3, [r3, #28]
 8005c7e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	6a1b      	ldr	r3, [r3, #32]
 8005c84:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c8c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	021b      	lsls	r3, r3, #8
 8005c92:	697a      	ldr	r2, [r7, #20]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c9e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	031b      	lsls	r3, r3, #12
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	697a      	ldr	r2, [r7, #20]
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~TIM_CCER_CC4P;
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005cb2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	031b      	lsls	r3, r3, #12
 8005cb8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005cbc:	693a      	ldr	r2, [r7, #16]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	697a      	ldr	r2, [r7, #20]
 8005cc6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	693a      	ldr	r2, [r7, #16]
 8005ccc:	621a      	str	r2, [r3, #32]
}
 8005cce:	bf00      	nop
 8005cd0:	371c      	adds	r7, #28
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bc80      	pop	{r7}
 8005cd6:	4770      	bx	lr

08005cd8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b085      	sub	sp, #20
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	460b      	mov	r3, r1
 8005ce2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cf4:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8005cf6:	887b      	ldrh	r3, [r7, #2]
 8005cf8:	f043 0307 	orr.w	r3, r3, #7
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	461a      	mov	r2, r3
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	4313      	orrs	r3, r2
 8005d04:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	609a      	str	r2, [r3, #8]
}
 8005d0c:	bf00      	nop
 8005d0e:	3714      	adds	r7, #20
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bc80      	pop	{r7}
 8005d14:	4770      	bx	lr

08005d16 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d16:	b480      	push	{r7}
 8005d18:	b087      	sub	sp, #28
 8005d1a:	af00      	add	r7, sp, #0
 8005d1c:	60f8      	str	r0, [r7, #12]
 8005d1e:	60b9      	str	r1, [r7, #8]
 8005d20:	607a      	str	r2, [r7, #4]
 8005d22:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005d24:	2300      	movs	r3, #0
 8005d26:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d2e:	697b      	ldr	r3, [r7, #20]
 8005d30:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d34:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	021a      	lsls	r2, r3, #8
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	431a      	orrs	r2, r3
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	4313      	orrs	r3, r2
 8005d42:	697a      	ldr	r2, [r7, #20]
 8005d44:	4313      	orrs	r3, r2
 8005d46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	697a      	ldr	r2, [r7, #20]
 8005d4c:	609a      	str	r2, [r3, #8]
}
 8005d4e:	bf00      	nop
 8005d50:	371c      	adds	r7, #28
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bc80      	pop	{r7}
 8005d56:	4770      	bx	lr

08005d58 <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b087      	sub	sp, #28
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	60b9      	str	r1, [r7, #8]
 8005d62:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8005d64:	2300      	movs	r3, #0
 8005d66:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8005d68:	2201      	movs	r2, #1
 8005d6a:	68bb      	ldr	r3, [r7, #8]
 8005d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	6a1a      	ldr	r2, [r3, #32]
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	43db      	mvns	r3, r3
 8005d7a:	401a      	ands	r2, r3
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	6a1a      	ldr	r2, [r3, #32]
 8005d84:	6879      	ldr	r1, [r7, #4]
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	fa01 f303 	lsl.w	r3, r1, r3
 8005d8c:	431a      	orrs	r2, r3
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	621a      	str	r2, [r3, #32]
}
 8005d92:	bf00      	nop
 8005d94:	371c      	adds	r7, #28
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bc80      	pop	{r7}
 8005d9a:	4770      	bx	lr

08005d9c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b085      	sub	sp, #20
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
 8005da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0U;
 8005da6:	2300      	movs	r3, #0
 8005da8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d101      	bne.n	8005db8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005db4:	2302      	movs	r3, #2
 8005db6:	e044      	b.n	8005e42 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	68db      	ldr	r3, [r3, #12]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	4313      	orrs	r3, r2
 8005de8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4313      	orrs	r3, r2
 8005df6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	691b      	ldr	r3, [r3, #16]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	695b      	ldr	r3, [r3, #20]
 8005e10:	4313      	orrs	r3, r2
 8005e12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	699b      	ldr	r3, [r3, #24]
 8005e1e:	4313      	orrs	r3, r2
 8005e20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	699b      	ldr	r3, [r3, #24]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	68fa      	ldr	r2, [r7, #12]
 8005e36:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3714      	adds	r7, #20
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bc80      	pop	{r7}
 8005e4a:	4770      	bx	lr

08005e4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b083      	sub	sp, #12
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d101      	bne.n	8005e64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e60:	2302      	movs	r3, #2
 8005e62:	e032      	b.n	8005eca <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2202      	movs	r2, #2
 8005e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	687a      	ldr	r2, [r7, #4]
 8005e7a:	6812      	ldr	r2, [r2, #0]
 8005e7c:	6852      	ldr	r2, [r2, #4]
 8005e7e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005e82:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	687a      	ldr	r2, [r7, #4]
 8005e8a:	6812      	ldr	r2, [r2, #0]
 8005e8c:	6851      	ldr	r1, [r2, #4]
 8005e8e:	683a      	ldr	r2, [r7, #0]
 8005e90:	6812      	ldr	r2, [r2, #0]
 8005e92:	430a      	orrs	r2, r1
 8005e94:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	6812      	ldr	r2, [r2, #0]
 8005e9e:	6892      	ldr	r2, [r2, #8]
 8005ea0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ea4:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	687a      	ldr	r2, [r7, #4]
 8005eac:	6812      	ldr	r2, [r2, #0]
 8005eae:	6891      	ldr	r1, [r2, #8]
 8005eb0:	683a      	ldr	r2, [r7, #0]
 8005eb2:	6852      	ldr	r2, [r2, #4]
 8005eb4:	430a      	orrs	r2, r1
 8005eb6:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ec8:	2300      	movs	r3, #0
}
 8005eca:	4618      	mov	r0, r3
 8005ecc:	370c      	adds	r7, #12
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bc80      	pop	{r7}
 8005ed2:	4770      	bx	lr

08005ed4 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	b083      	sub	sp, #12
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8005edc:	bf00      	nop
 8005ede:	370c      	adds	r7, #12
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bc80      	pop	{r7}
 8005ee4:	4770      	bx	lr

08005ee6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b083      	sub	sp, #12
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005eee:	bf00      	nop
 8005ef0:	370c      	adds	r7, #12
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bc80      	pop	{r7}
 8005ef6:	4770      	bx	lr

08005ef8 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b082      	sub	sp, #8
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d101      	bne.n	8005f0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f06:	2301      	movs	r3, #1
 8005f08:	e03f      	b.n	8005f8a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005f10:	b2db      	uxtb	r3, r3
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d106      	bne.n	8005f24 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f7fc fb84 	bl	800262c <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2224      	movs	r2, #36	; 0x24
 8005f28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	6812      	ldr	r2, [r2, #0]
 8005f34:	68d2      	ldr	r2, [r2, #12]
 8005f36:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f3a:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f000 faa9 	bl	8006494 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	687a      	ldr	r2, [r7, #4]
 8005f48:	6812      	ldr	r2, [r2, #0]
 8005f4a:	6912      	ldr	r2, [r2, #16]
 8005f4c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	687a      	ldr	r2, [r7, #4]
 8005f58:	6812      	ldr	r2, [r2, #0]
 8005f5a:	6952      	ldr	r2, [r2, #20]
 8005f5c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f60:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	6812      	ldr	r2, [r2, #0]
 8005f6a:	68d2      	ldr	r2, [r2, #12]
 8005f6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f70:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2200      	movs	r2, #0
 8005f76:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2220      	movs	r2, #32
 8005f7c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	2220      	movs	r2, #32
 8005f84:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8005f88:	2300      	movs	r3, #0
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3708      	adds	r7, #8
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}

08005f92 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f92:	b480      	push	{r7}
 8005f94:	b085      	sub	sp, #20
 8005f96:	af00      	add	r7, sp, #0
 8005f98:	60f8      	str	r0, [r7, #12]
 8005f9a:	60b9      	str	r1, [r7, #8]
 8005f9c:	4613      	mov	r3, r2
 8005f9e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	2b20      	cmp	r3, #32
 8005faa:	d140      	bne.n	800602e <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d002      	beq.n	8005fb8 <HAL_UART_Receive_IT+0x26>
 8005fb2:	88fb      	ldrh	r3, [r7, #6]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d101      	bne.n	8005fbc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e039      	b.n	8006030 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d101      	bne.n	8005fca <HAL_UART_Receive_IT+0x38>
 8005fc6:	2302      	movs	r3, #2
 8005fc8:	e032      	b.n	8006030 <HAL_UART_Receive_IT+0x9e>
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	68ba      	ldr	r2, [r7, #8]
 8005fd6:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	88fa      	ldrh	r2, [r7, #6]
 8005fdc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	88fa      	ldrh	r2, [r7, #6]
 8005fe2:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2222      	movs	r2, #34	; 0x22
 8005fee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	2200      	movs	r2, #0
 8005ff6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	6812      	ldr	r2, [r2, #0]
 8006002:	68d2      	ldr	r2, [r2, #12]
 8006004:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006008:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	6812      	ldr	r2, [r2, #0]
 8006012:	6952      	ldr	r2, [r2, #20]
 8006014:	f042 0201 	orr.w	r2, r2, #1
 8006018:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68fa      	ldr	r2, [r7, #12]
 8006020:	6812      	ldr	r2, [r2, #0]
 8006022:	68d2      	ldr	r2, [r2, #12]
 8006024:	f042 0220 	orr.w	r2, r2, #32
 8006028:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800602a:	2300      	movs	r3, #0
 800602c:	e000      	b.n	8006030 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800602e:	2302      	movs	r3, #2
  }
}
 8006030:	4618      	mov	r0, r3
 8006032:	3714      	adds	r7, #20
 8006034:	46bd      	mov	sp, r7
 8006036:	bc80      	pop	{r7}
 8006038:	4770      	bx	lr
	...

0800603c <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b088      	sub	sp, #32
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	695b      	ldr	r3, [r3, #20]
 800605a:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 800605c:	2300      	movs	r3, #0
 800605e:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8006060:	2300      	movs	r3, #0
 8006062:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006064:	69fb      	ldr	r3, [r7, #28]
 8006066:	f003 030f 	and.w	r3, r3, #15
 800606a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 800606c:	693b      	ldr	r3, [r7, #16]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d10d      	bne.n	800608e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006072:	69fb      	ldr	r3, [r7, #28]
 8006074:	f003 0320 	and.w	r3, r3, #32
 8006078:	2b00      	cmp	r3, #0
 800607a:	d008      	beq.n	800608e <HAL_UART_IRQHandler+0x52>
 800607c:	69bb      	ldr	r3, [r7, #24]
 800607e:	f003 0320 	and.w	r3, r3, #32
 8006082:	2b00      	cmp	r3, #0
 8006084:	d003      	beq.n	800608e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 f983 	bl	8006392 <UART_Receive_IT>
      return;
 800608c:	e0cc      	b.n	8006228 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	2b00      	cmp	r3, #0
 8006092:	f000 80ab 	beq.w	80061ec <HAL_UART_IRQHandler+0x1b0>
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	f003 0301 	and.w	r3, r3, #1
 800609c:	2b00      	cmp	r3, #0
 800609e:	d105      	bne.n	80060ac <HAL_UART_IRQHandler+0x70>
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	f000 80a0 	beq.w	80061ec <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	f003 0301 	and.w	r3, r3, #1
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d00a      	beq.n	80060cc <HAL_UART_IRQHandler+0x90>
 80060b6:	69bb      	ldr	r3, [r7, #24]
 80060b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d005      	beq.n	80060cc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060c4:	f043 0201 	orr.w	r2, r3, #1
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	f003 0304 	and.w	r3, r3, #4
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d00a      	beq.n	80060ec <HAL_UART_IRQHandler+0xb0>
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	f003 0301 	and.w	r3, r3, #1
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d005      	beq.n	80060ec <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060e4:	f043 0202 	orr.w	r2, r3, #2
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	f003 0302 	and.w	r3, r3, #2
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00a      	beq.n	800610c <HAL_UART_IRQHandler+0xd0>
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	f003 0301 	and.w	r3, r3, #1
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d005      	beq.n	800610c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006104:	f043 0204 	orr.w	r2, r3, #4
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800610c:	69fb      	ldr	r3, [r7, #28]
 800610e:	f003 0308 	and.w	r3, r3, #8
 8006112:	2b00      	cmp	r3, #0
 8006114:	d00a      	beq.n	800612c <HAL_UART_IRQHandler+0xf0>
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	f003 0301 	and.w	r3, r3, #1
 800611c:	2b00      	cmp	r3, #0
 800611e:	d005      	beq.n	800612c <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006124:	f043 0208 	orr.w	r2, r3, #8
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006130:	2b00      	cmp	r3, #0
 8006132:	d078      	beq.n	8006226 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	f003 0320 	and.w	r3, r3, #32
 800613a:	2b00      	cmp	r3, #0
 800613c:	d007      	beq.n	800614e <HAL_UART_IRQHandler+0x112>
 800613e:	69bb      	ldr	r3, [r7, #24]
 8006140:	f003 0320 	and.w	r3, r3, #32
 8006144:	2b00      	cmp	r3, #0
 8006146:	d002      	beq.n	800614e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f000 f922 	bl	8006392 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	695b      	ldr	r3, [r3, #20]
 8006154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006158:	2b00      	cmp	r3, #0
 800615a:	bf14      	ite	ne
 800615c:	2301      	movne	r3, #1
 800615e:	2300      	moveq	r3, #0
 8006160:	b2db      	uxtb	r3, r3
 8006162:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006168:	f003 0308 	and.w	r3, r3, #8
 800616c:	2b00      	cmp	r3, #0
 800616e:	d102      	bne.n	8006176 <HAL_UART_IRQHandler+0x13a>
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d031      	beq.n	80061da <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 f86e 	bl	8006258 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	695b      	ldr	r3, [r3, #20]
 8006182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006186:	2b00      	cmp	r3, #0
 8006188:	d023      	beq.n	80061d2 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	6812      	ldr	r2, [r2, #0]
 8006192:	6952      	ldr	r2, [r2, #20]
 8006194:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006198:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d013      	beq.n	80061ca <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061a6:	4a22      	ldr	r2, [pc, #136]	; (8006230 <HAL_UART_IRQHandler+0x1f4>)
 80061a8:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061ae:	4618      	mov	r0, r3
 80061b0:	f7fd fb20 	bl	80037f4 <HAL_DMA_Abort_IT>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d016      	beq.n	80061e8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80061c4:	4610      	mov	r0, r2
 80061c6:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061c8:	e00e      	b.n	80061e8 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 f83b 	bl	8006246 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061d0:	e00a      	b.n	80061e8 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f000 f837 	bl	8006246 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061d8:	e006      	b.n	80061e8 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f000 f833 	bl	8006246 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80061e6:	e01e      	b.n	8006226 <HAL_UART_IRQHandler+0x1ea>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061e8:	bf00      	nop
    return;
 80061ea:	e01c      	b.n	8006226 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80061ec:	69fb      	ldr	r3, [r7, #28]
 80061ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d008      	beq.n	8006208 <HAL_UART_IRQHandler+0x1cc>
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d003      	beq.n	8006208 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 f85a 	bl	80062ba <UART_Transmit_IT>
    return;
 8006206:	e00f      	b.n	8006228 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006208:	69fb      	ldr	r3, [r7, #28]
 800620a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00a      	beq.n	8006228 <HAL_UART_IRQHandler+0x1ec>
 8006212:	69bb      	ldr	r3, [r7, #24]
 8006214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006218:	2b00      	cmp	r3, #0
 800621a:	d005      	beq.n	8006228 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f000 f8a0 	bl	8006362 <UART_EndTransmit_IT>
    return;
 8006222:	bf00      	nop
 8006224:	e000      	b.n	8006228 <HAL_UART_IRQHandler+0x1ec>
    return;
 8006226:	bf00      	nop
  }
}
 8006228:	3720      	adds	r7, #32
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	08006293 	.word	0x08006293

08006234 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006234:	b480      	push	{r7}
 8006236:	b083      	sub	sp, #12
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 800623c:	bf00      	nop
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	bc80      	pop	{r7}
 8006244:	4770      	bx	lr

08006246 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006246:	b480      	push	{r7}
 8006248:	b083      	sub	sp, #12
 800624a:	af00      	add	r7, sp, #0
 800624c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 800624e:	bf00      	nop
 8006250:	370c      	adds	r7, #12
 8006252:	46bd      	mov	sp, r7
 8006254:	bc80      	pop	{r7}
 8006256:	4770      	bx	lr

08006258 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006258:	b480      	push	{r7}
 800625a:	b083      	sub	sp, #12
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	687a      	ldr	r2, [r7, #4]
 8006266:	6812      	ldr	r2, [r2, #0]
 8006268:	68d2      	ldr	r2, [r2, #12]
 800626a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800626e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	687a      	ldr	r2, [r7, #4]
 8006276:	6812      	ldr	r2, [r2, #0]
 8006278:	6952      	ldr	r2, [r2, #20]
 800627a:	f022 0201 	bic.w	r2, r2, #1
 800627e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2220      	movs	r2, #32
 8006284:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006288:	bf00      	nop
 800628a:	370c      	adds	r7, #12
 800628c:	46bd      	mov	sp, r7
 800628e:	bc80      	pop	{r7}
 8006290:	4770      	bx	lr

08006292 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006292:	b580      	push	{r7, lr}
 8006294:	b084      	sub	sp, #16
 8006296:	af00      	add	r7, sp, #0
 8006298:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800629e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2200      	movs	r2, #0
 80062a4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2200      	movs	r2, #0
 80062aa:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80062ac:	68f8      	ldr	r0, [r7, #12]
 80062ae:	f7ff ffca 	bl	8006246 <HAL_UART_ErrorCallback>
}
 80062b2:	bf00      	nop
 80062b4:	3710      	adds	r7, #16
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}

080062ba <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80062ba:	b480      	push	{r7}
 80062bc:	b085      	sub	sp, #20
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	2b21      	cmp	r3, #33	; 0x21
 80062cc:	d143      	bne.n	8006356 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062d6:	d119      	bne.n	800630c <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6a1b      	ldr	r3, [r3, #32]
 80062dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	68fa      	ldr	r2, [r7, #12]
 80062e4:	8812      	ldrh	r2, [r2, #0]
 80062e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062ea:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	691b      	ldr	r3, [r3, #16]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d105      	bne.n	8006300 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6a1b      	ldr	r3, [r3, #32]
 80062f8:	1c9a      	adds	r2, r3, #2
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	621a      	str	r2, [r3, #32]
 80062fe:	e00e      	b.n	800631e <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6a1b      	ldr	r3, [r3, #32]
 8006304:	1c5a      	adds	r2, r3, #1
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	621a      	str	r2, [r3, #32]
 800630a:	e008      	b.n	800631e <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6a1b      	ldr	r3, [r3, #32]
 8006314:	1c58      	adds	r0, r3, #1
 8006316:	6879      	ldr	r1, [r7, #4]
 8006318:	6208      	str	r0, [r1, #32]
 800631a:	781b      	ldrb	r3, [r3, #0]
 800631c:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006322:	b29b      	uxth	r3, r3
 8006324:	3b01      	subs	r3, #1
 8006326:	b29b      	uxth	r3, r3
 8006328:	687a      	ldr	r2, [r7, #4]
 800632a:	4619      	mov	r1, r3
 800632c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800632e:	2b00      	cmp	r3, #0
 8006330:	d10f      	bne.n	8006352 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	6812      	ldr	r2, [r2, #0]
 800633a:	68d2      	ldr	r2, [r2, #12]
 800633c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006340:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	687a      	ldr	r2, [r7, #4]
 8006348:	6812      	ldr	r2, [r2, #0]
 800634a:	68d2      	ldr	r2, [r2, #12]
 800634c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006350:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006352:	2300      	movs	r3, #0
 8006354:	e000      	b.n	8006358 <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006356:	2302      	movs	r3, #2
  }
}
 8006358:	4618      	mov	r0, r3
 800635a:	3714      	adds	r7, #20
 800635c:	46bd      	mov	sp, r7
 800635e:	bc80      	pop	{r7}
 8006360:	4770      	bx	lr

08006362 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006362:	b580      	push	{r7, lr}
 8006364:	b082      	sub	sp, #8
 8006366:	af00      	add	r7, sp, #0
 8006368:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	687a      	ldr	r2, [r7, #4]
 8006370:	6812      	ldr	r2, [r2, #0]
 8006372:	68d2      	ldr	r2, [r2, #12]
 8006374:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006378:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2220      	movs	r2, #32
 800637e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f7ff ff56 	bl	8006234 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8006388:	2300      	movs	r3, #0
}
 800638a:	4618      	mov	r0, r3
 800638c:	3708      	adds	r7, #8
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}

08006392 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006392:	b580      	push	{r7, lr}
 8006394:	b084      	sub	sp, #16
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	2b22      	cmp	r3, #34	; 0x22
 80063a4:	d171      	bne.n	800648a <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063ae:	d123      	bne.n	80063f8 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063b4:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d10e      	bne.n	80063dc <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063ca:	b29a      	uxth	r2, r3
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063d4:	1c9a      	adds	r2, r3, #2
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	629a      	str	r2, [r3, #40]	; 0x28
 80063da:	e029      	b.n	8006430 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	b29a      	uxth	r2, r3
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063f0:	1c5a      	adds	r2, r3, #1
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	629a      	str	r2, [r3, #40]	; 0x28
 80063f6:	e01b      	b.n	8006430 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	691b      	ldr	r3, [r3, #16]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d10a      	bne.n	8006416 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006404:	1c59      	adds	r1, r3, #1
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	6291      	str	r1, [r2, #40]	; 0x28
 800640a:	687a      	ldr	r2, [r7, #4]
 800640c:	6812      	ldr	r2, [r2, #0]
 800640e:	6852      	ldr	r2, [r2, #4]
 8006410:	b2d2      	uxtb	r2, r2
 8006412:	701a      	strb	r2, [r3, #0]
 8006414:	e00c      	b.n	8006430 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800641a:	1c59      	adds	r1, r3, #1
 800641c:	687a      	ldr	r2, [r7, #4]
 800641e:	6291      	str	r1, [r2, #40]	; 0x28
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	6812      	ldr	r2, [r2, #0]
 8006424:	6852      	ldr	r2, [r2, #4]
 8006426:	b2d2      	uxtb	r2, r2
 8006428:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800642c:	b2d2      	uxtb	r2, r2
 800642e:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006434:	b29b      	uxth	r3, r3
 8006436:	3b01      	subs	r3, #1
 8006438:	b29b      	uxth	r3, r3
 800643a:	687a      	ldr	r2, [r7, #4]
 800643c:	4619      	mov	r1, r3
 800643e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006440:	2b00      	cmp	r3, #0
 8006442:	d120      	bne.n	8006486 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	6812      	ldr	r2, [r2, #0]
 800644c:	68d2      	ldr	r2, [r2, #12]
 800644e:	f022 0220 	bic.w	r2, r2, #32
 8006452:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	6812      	ldr	r2, [r2, #0]
 800645c:	68d2      	ldr	r2, [r2, #12]
 800645e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006462:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	687a      	ldr	r2, [r7, #4]
 800646a:	6812      	ldr	r2, [r2, #0]
 800646c:	6952      	ldr	r2, [r2, #20]
 800646e:	f022 0201 	bic.w	r2, r2, #1
 8006472:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2220      	movs	r2, #32
 8006478:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f7fb fb91 	bl	8001ba4 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 8006482:	2300      	movs	r3, #0
 8006484:	e002      	b.n	800648c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006486:	2300      	movs	r3, #0
 8006488:	e000      	b.n	800648c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800648a:	2302      	movs	r3, #2
  }
}
 800648c:	4618      	mov	r0, r3
 800648e:	3710      	adds	r7, #16
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006494:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006496:	b085      	sub	sp, #20
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800649c:	2300      	movs	r3, #0
 800649e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	687a      	ldr	r2, [r7, #4]
 80064a6:	6812      	ldr	r2, [r2, #0]
 80064a8:	6912      	ldr	r2, [r2, #16]
 80064aa:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 80064ae:	687a      	ldr	r2, [r7, #4]
 80064b0:	68d2      	ldr	r2, [r2, #12]
 80064b2:	430a      	orrs	r2, r1
 80064b4:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	689a      	ldr	r2, [r3, #8]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	691b      	ldr	r3, [r3, #16]
 80064be:	431a      	orrs	r2, r3
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	695b      	ldr	r3, [r3, #20]
 80064c4:	4313      	orrs	r3, r2
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	4313      	orrs	r3, r2
 80064ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80064da:	f023 030c 	bic.w	r3, r3, #12
 80064de:	68f9      	ldr	r1, [r7, #12]
 80064e0:	430b      	orrs	r3, r1
 80064e2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	6812      	ldr	r2, [r2, #0]
 80064ec:	6952      	ldr	r2, [r2, #20]
 80064ee:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 80064f2:	687a      	ldr	r2, [r7, #4]
 80064f4:	6992      	ldr	r2, [r2, #24]
 80064f6:	430a      	orrs	r2, r1
 80064f8:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	4a6f      	ldr	r2, [pc, #444]	; (80066bc <UART_SetConfig+0x228>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d16b      	bne.n	80065dc <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681c      	ldr	r4, [r3, #0]
 8006508:	f7fe f8b2 	bl	8004670 <HAL_RCC_GetPCLK2Freq>
 800650c:	4602      	mov	r2, r0
 800650e:	4613      	mov	r3, r2
 8006510:	009b      	lsls	r3, r3, #2
 8006512:	4413      	add	r3, r2
 8006514:	009a      	lsls	r2, r3, #2
 8006516:	441a      	add	r2, r3
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	009b      	lsls	r3, r3, #2
 800651e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006522:	4a67      	ldr	r2, [pc, #412]	; (80066c0 <UART_SetConfig+0x22c>)
 8006524:	fba2 2303 	umull	r2, r3, r2, r3
 8006528:	095b      	lsrs	r3, r3, #5
 800652a:	011d      	lsls	r5, r3, #4
 800652c:	f7fe f8a0 	bl	8004670 <HAL_RCC_GetPCLK2Freq>
 8006530:	4602      	mov	r2, r0
 8006532:	4613      	mov	r3, r2
 8006534:	009b      	lsls	r3, r3, #2
 8006536:	4413      	add	r3, r2
 8006538:	009a      	lsls	r2, r3, #2
 800653a:	441a      	add	r2, r3
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	fbb2 f6f3 	udiv	r6, r2, r3
 8006546:	f7fe f893 	bl	8004670 <HAL_RCC_GetPCLK2Freq>
 800654a:	4602      	mov	r2, r0
 800654c:	4613      	mov	r3, r2
 800654e:	009b      	lsls	r3, r3, #2
 8006550:	4413      	add	r3, r2
 8006552:	009a      	lsls	r2, r3, #2
 8006554:	441a      	add	r2, r3
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	009b      	lsls	r3, r3, #2
 800655c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006560:	4a57      	ldr	r2, [pc, #348]	; (80066c0 <UART_SetConfig+0x22c>)
 8006562:	fba2 2303 	umull	r2, r3, r2, r3
 8006566:	095b      	lsrs	r3, r3, #5
 8006568:	2264      	movs	r2, #100	; 0x64
 800656a:	fb02 f303 	mul.w	r3, r2, r3
 800656e:	1af3      	subs	r3, r6, r3
 8006570:	011b      	lsls	r3, r3, #4
 8006572:	3332      	adds	r3, #50	; 0x32
 8006574:	4a52      	ldr	r2, [pc, #328]	; (80066c0 <UART_SetConfig+0x22c>)
 8006576:	fba2 2303 	umull	r2, r3, r2, r3
 800657a:	095b      	lsrs	r3, r3, #5
 800657c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006580:	441d      	add	r5, r3
 8006582:	f7fe f875 	bl	8004670 <HAL_RCC_GetPCLK2Freq>
 8006586:	4602      	mov	r2, r0
 8006588:	4613      	mov	r3, r2
 800658a:	009b      	lsls	r3, r3, #2
 800658c:	4413      	add	r3, r2
 800658e:	009a      	lsls	r2, r3, #2
 8006590:	441a      	add	r2, r3
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	685b      	ldr	r3, [r3, #4]
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	fbb2 f6f3 	udiv	r6, r2, r3
 800659c:	f7fe f868 	bl	8004670 <HAL_RCC_GetPCLK2Freq>
 80065a0:	4602      	mov	r2, r0
 80065a2:	4613      	mov	r3, r2
 80065a4:	009b      	lsls	r3, r3, #2
 80065a6:	4413      	add	r3, r2
 80065a8:	009a      	lsls	r2, r3, #2
 80065aa:	441a      	add	r2, r3
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	009b      	lsls	r3, r3, #2
 80065b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80065b6:	4a42      	ldr	r2, [pc, #264]	; (80066c0 <UART_SetConfig+0x22c>)
 80065b8:	fba2 2303 	umull	r2, r3, r2, r3
 80065bc:	095b      	lsrs	r3, r3, #5
 80065be:	2264      	movs	r2, #100	; 0x64
 80065c0:	fb02 f303 	mul.w	r3, r2, r3
 80065c4:	1af3      	subs	r3, r6, r3
 80065c6:	011b      	lsls	r3, r3, #4
 80065c8:	3332      	adds	r3, #50	; 0x32
 80065ca:	4a3d      	ldr	r2, [pc, #244]	; (80066c0 <UART_SetConfig+0x22c>)
 80065cc:	fba2 2303 	umull	r2, r3, r2, r3
 80065d0:	095b      	lsrs	r3, r3, #5
 80065d2:	f003 030f 	and.w	r3, r3, #15
 80065d6:	442b      	add	r3, r5
 80065d8:	60a3      	str	r3, [r4, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80065da:	e06a      	b.n	80066b2 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681c      	ldr	r4, [r3, #0]
 80065e0:	f7fe f832 	bl	8004648 <HAL_RCC_GetPCLK1Freq>
 80065e4:	4602      	mov	r2, r0
 80065e6:	4613      	mov	r3, r2
 80065e8:	009b      	lsls	r3, r3, #2
 80065ea:	4413      	add	r3, r2
 80065ec:	009a      	lsls	r2, r3, #2
 80065ee:	441a      	add	r2, r3
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	009b      	lsls	r3, r3, #2
 80065f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80065fa:	4a31      	ldr	r2, [pc, #196]	; (80066c0 <UART_SetConfig+0x22c>)
 80065fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006600:	095b      	lsrs	r3, r3, #5
 8006602:	011d      	lsls	r5, r3, #4
 8006604:	f7fe f820 	bl	8004648 <HAL_RCC_GetPCLK1Freq>
 8006608:	4602      	mov	r2, r0
 800660a:	4613      	mov	r3, r2
 800660c:	009b      	lsls	r3, r3, #2
 800660e:	4413      	add	r3, r2
 8006610:	009a      	lsls	r2, r3, #2
 8006612:	441a      	add	r2, r3
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	009b      	lsls	r3, r3, #2
 800661a:	fbb2 f6f3 	udiv	r6, r2, r3
 800661e:	f7fe f813 	bl	8004648 <HAL_RCC_GetPCLK1Freq>
 8006622:	4602      	mov	r2, r0
 8006624:	4613      	mov	r3, r2
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	4413      	add	r3, r2
 800662a:	009a      	lsls	r2, r3, #2
 800662c:	441a      	add	r2, r3
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	685b      	ldr	r3, [r3, #4]
 8006632:	009b      	lsls	r3, r3, #2
 8006634:	fbb2 f3f3 	udiv	r3, r2, r3
 8006638:	4a21      	ldr	r2, [pc, #132]	; (80066c0 <UART_SetConfig+0x22c>)
 800663a:	fba2 2303 	umull	r2, r3, r2, r3
 800663e:	095b      	lsrs	r3, r3, #5
 8006640:	2264      	movs	r2, #100	; 0x64
 8006642:	fb02 f303 	mul.w	r3, r2, r3
 8006646:	1af3      	subs	r3, r6, r3
 8006648:	011b      	lsls	r3, r3, #4
 800664a:	3332      	adds	r3, #50	; 0x32
 800664c:	4a1c      	ldr	r2, [pc, #112]	; (80066c0 <UART_SetConfig+0x22c>)
 800664e:	fba2 2303 	umull	r2, r3, r2, r3
 8006652:	095b      	lsrs	r3, r3, #5
 8006654:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006658:	441d      	add	r5, r3
 800665a:	f7fd fff5 	bl	8004648 <HAL_RCC_GetPCLK1Freq>
 800665e:	4602      	mov	r2, r0
 8006660:	4613      	mov	r3, r2
 8006662:	009b      	lsls	r3, r3, #2
 8006664:	4413      	add	r3, r2
 8006666:	009a      	lsls	r2, r3, #2
 8006668:	441a      	add	r2, r3
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	009b      	lsls	r3, r3, #2
 8006670:	fbb2 f6f3 	udiv	r6, r2, r3
 8006674:	f7fd ffe8 	bl	8004648 <HAL_RCC_GetPCLK1Freq>
 8006678:	4602      	mov	r2, r0
 800667a:	4613      	mov	r3, r2
 800667c:	009b      	lsls	r3, r3, #2
 800667e:	4413      	add	r3, r2
 8006680:	009a      	lsls	r2, r3, #2
 8006682:	441a      	add	r2, r3
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	009b      	lsls	r3, r3, #2
 800668a:	fbb2 f3f3 	udiv	r3, r2, r3
 800668e:	4a0c      	ldr	r2, [pc, #48]	; (80066c0 <UART_SetConfig+0x22c>)
 8006690:	fba2 2303 	umull	r2, r3, r2, r3
 8006694:	095b      	lsrs	r3, r3, #5
 8006696:	2264      	movs	r2, #100	; 0x64
 8006698:	fb02 f303 	mul.w	r3, r2, r3
 800669c:	1af3      	subs	r3, r6, r3
 800669e:	011b      	lsls	r3, r3, #4
 80066a0:	3332      	adds	r3, #50	; 0x32
 80066a2:	4a07      	ldr	r2, [pc, #28]	; (80066c0 <UART_SetConfig+0x22c>)
 80066a4:	fba2 2303 	umull	r2, r3, r2, r3
 80066a8:	095b      	lsrs	r3, r3, #5
 80066aa:	f003 030f 	and.w	r3, r3, #15
 80066ae:	442b      	add	r3, r5
 80066b0:	60a3      	str	r3, [r4, #8]
}
 80066b2:	bf00      	nop
 80066b4:	3714      	adds	r7, #20
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066ba:	bf00      	nop
 80066bc:	40013800 	.word	0x40013800
 80066c0:	51eb851f 	.word	0x51eb851f

080066c4 <__libc_init_array>:
 80066c4:	b570      	push	{r4, r5, r6, lr}
 80066c6:	2500      	movs	r5, #0
 80066c8:	4e0c      	ldr	r6, [pc, #48]	; (80066fc <__libc_init_array+0x38>)
 80066ca:	4c0d      	ldr	r4, [pc, #52]	; (8006700 <__libc_init_array+0x3c>)
 80066cc:	1ba4      	subs	r4, r4, r6
 80066ce:	10a4      	asrs	r4, r4, #2
 80066d0:	42a5      	cmp	r5, r4
 80066d2:	d109      	bne.n	80066e8 <__libc_init_array+0x24>
 80066d4:	f000 f81a 	bl	800670c <_init>
 80066d8:	2500      	movs	r5, #0
 80066da:	4e0a      	ldr	r6, [pc, #40]	; (8006704 <__libc_init_array+0x40>)
 80066dc:	4c0a      	ldr	r4, [pc, #40]	; (8006708 <__libc_init_array+0x44>)
 80066de:	1ba4      	subs	r4, r4, r6
 80066e0:	10a4      	asrs	r4, r4, #2
 80066e2:	42a5      	cmp	r5, r4
 80066e4:	d105      	bne.n	80066f2 <__libc_init_array+0x2e>
 80066e6:	bd70      	pop	{r4, r5, r6, pc}
 80066e8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80066ec:	4798      	blx	r3
 80066ee:	3501      	adds	r5, #1
 80066f0:	e7ee      	b.n	80066d0 <__libc_init_array+0xc>
 80066f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80066f6:	4798      	blx	r3
 80066f8:	3501      	adds	r5, #1
 80066fa:	e7f2      	b.n	80066e2 <__libc_init_array+0x1e>
 80066fc:	080067a4 	.word	0x080067a4
 8006700:	080067a4 	.word	0x080067a4
 8006704:	080067a4 	.word	0x080067a4
 8006708:	080067a8 	.word	0x080067a8

0800670c <_init>:
 800670c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800670e:	bf00      	nop
 8006710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006712:	bc08      	pop	{r3}
 8006714:	469e      	mov	lr, r3
 8006716:	4770      	bx	lr

08006718 <_fini>:
 8006718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800671a:	bf00      	nop
 800671c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800671e:	bc08      	pop	{r3}
 8006720:	469e      	mov	lr, r3
 8006722:	4770      	bx	lr
