Classic Timing Analyzer report for RAM8BYTE
Fri Dec 10 16:38:35 2021
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                    ; To                                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.015 ns                                       ; data[2]                                                                                                 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.859 ns                                       ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[5]                                                                                                   ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.182 ns                                      ; data[1]                                                                                                 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1 ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                         ;                                                                                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a1~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a2~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg3 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a3~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg4 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a4~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg5 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a5~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg6 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a6~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg7 ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a7~porta_memory_reg0 ; clock      ; clock    ; None                        ; None                      ; 1.720 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                 ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                      ; To Clock ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.015 ns   ; data[2]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
; N/A   ; None         ; 3.012 ns   ; address[0] ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A   ; None         ; 2.984 ns   ; data[7]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A   ; None         ; 2.922 ns   ; address[1] ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A   ; None         ; 2.790 ns   ; address[2] ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A   ; None         ; 2.756 ns   ; data[5]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A   ; None         ; 2.586 ns   ; data[0]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A   ; None         ; 2.561 ns   ; data[6]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A   ; None         ; 2.559 ns   ; data[3]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A   ; None         ; 2.478 ns   ; wren       ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A   ; None         ; 2.436 ns   ; data[4]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A   ; None         ; 2.407 ns   ; data[1]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
+-------+--------------+------------+------------+---------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                             ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                    ; To   ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+------+------------+
; N/A   ; None         ; 8.859 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg       ; q[5] ; clock      ;
; N/A   ; None         ; 8.859 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[5] ; clock      ;
; N/A   ; None         ; 8.859 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[5] ; clock      ;
; N/A   ; None         ; 8.859 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[5] ; clock      ;
; N/A   ; None         ; 8.790 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg       ; q[7] ; clock      ;
; N/A   ; None         ; 8.790 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[7] ; clock      ;
; N/A   ; None         ; 8.790 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[7] ; clock      ;
; N/A   ; None         ; 8.790 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[7] ; clock      ;
; N/A   ; None         ; 8.511 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg       ; q[2] ; clock      ;
; N/A   ; None         ; 8.511 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[2] ; clock      ;
; N/A   ; None         ; 8.511 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[2] ; clock      ;
; N/A   ; None         ; 8.511 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[2] ; clock      ;
; N/A   ; None         ; 7.415 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg       ; q[3] ; clock      ;
; N/A   ; None         ; 7.415 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[3] ; clock      ;
; N/A   ; None         ; 7.415 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[3] ; clock      ;
; N/A   ; None         ; 7.415 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[3] ; clock      ;
; N/A   ; None         ; 7.086 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg       ; q[4] ; clock      ;
; N/A   ; None         ; 7.086 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[4] ; clock      ;
; N/A   ; None         ; 7.086 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[4] ; clock      ;
; N/A   ; None         ; 7.086 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[4] ; clock      ;
; N/A   ; None         ; 7.043 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg       ; q[0] ; clock      ;
; N/A   ; None         ; 7.043 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[0] ; clock      ;
; N/A   ; None         ; 7.043 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[0] ; clock      ;
; N/A   ; None         ; 7.043 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[0] ; clock      ;
; N/A   ; None         ; 6.853 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg       ; q[6] ; clock      ;
; N/A   ; None         ; 6.853 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[6] ; clock      ;
; N/A   ; None         ; 6.853 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[6] ; clock      ;
; N/A   ; None         ; 6.853 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[6] ; clock      ;
; N/A   ; None         ; 6.833 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg       ; q[1] ; clock      ;
; N/A   ; None         ; 6.833 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg0 ; q[1] ; clock      ;
; N/A   ; None         ; 6.833 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg1 ; q[1] ; clock      ;
; N/A   ; None         ; 6.833 ns   ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg2 ; q[1] ; clock      ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------+------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                        ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                      ; To Clock ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.182 ns ; data[1]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock    ;
; N/A           ; None        ; -2.211 ns ; data[4]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg4  ; clock    ;
; N/A           ; None        ; -2.253 ns ; wren       ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg       ; clock    ;
; N/A           ; None        ; -2.334 ns ; data[3]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg3  ; clock    ;
; N/A           ; None        ; -2.336 ns ; data[6]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg6  ; clock    ;
; N/A           ; None        ; -2.361 ns ; data[0]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock    ;
; N/A           ; None        ; -2.531 ns ; data[5]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg5  ; clock    ;
; N/A           ; None        ; -2.565 ns ; address[2] ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg2 ; clock    ;
; N/A           ; None        ; -2.697 ns ; address[1] ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg1 ; clock    ;
; N/A           ; None        ; -2.759 ns ; data[7]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg7  ; clock    ;
; N/A           ; None        ; -2.787 ns ; address[0] ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_address_reg0 ; clock    ;
; N/A           ; None        ; -2.790 ns ; data[2]    ; RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2  ; clock    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Dec 10 16:38:35 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM8BYTE -c RAM8BYTE --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 500.0 MHz between source memory "RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0" and destination memory "RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0"
    Info: fmax restricted to Clock High delay (1.0 ns) plus Clock Low delay (1.0 ns) : restricted to 2.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 1.720 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X4_Y1; Fanout = 1; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: 2: + IC(0.000 ns) + CELL(1.720 ns) = 1.720 ns; Loc. = M512_X4_Y1; Fanout = 0; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0'
            Info: Total cell delay = 1.720 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.046 ns
            Info: + Shortest clock path from clock "clock" to destination memory is 2.283 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.673 ns) + CELL(0.413 ns) = 2.283 ns; Loc. = M512_X4_Y1; Fanout = 0; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_memory_reg0'
                Info: Total cell delay = 1.267 ns ( 55.50 % )
                Info: Total interconnect delay = 1.016 ns ( 44.50 % )
            Info: - Longest clock path from clock "clock" to source memory is 2.329 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.673 ns) + CELL(0.459 ns) = 2.329 ns; Loc. = M512_X4_Y1; Fanout = 1; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.313 ns ( 56.38 % )
                Info: Total interconnect delay = 1.016 ns ( 43.62 % )
        Info: + Micro clock to output delay of source is 0.140 ns
        Info: + Micro setup delay of destination is 0.022 ns
Info: tsu for memory "RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2" (data pin = "data[2]", clock pin = "clock") is 3.015 ns
    Info: + Longest pin to memory delay is 5.322 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y15; Fanout = 1; PIN Node = 'data[2]'
        Info: 2: + IC(4.341 ns) + CELL(0.134 ns) = 5.322 ns; Loc. = M512_X4_Y1; Fanout = 1; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2'
        Info: Total cell delay = 0.981 ns ( 18.43 % )
        Info: Total interconnect delay = 4.341 ns ( 81.57 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "clock" to destination memory is 2.329 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.673 ns) + CELL(0.459 ns) = 2.329 ns; Loc. = M512_X4_Y1; Fanout = 1; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg2'
        Info: Total cell delay = 1.313 ns ( 56.38 % )
        Info: Total interconnect delay = 1.016 ns ( 43.62 % )
Info: tco from clock "clock" to destination pin "q[5]" through memory "RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg" is 8.859 ns
    Info: + Longest clock path from clock "clock" to source memory is 2.328 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.673 ns) + CELL(0.458 ns) = 2.328 ns; Loc. = M512_X4_Y1; Fanout = 8; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.312 ns ( 56.36 % )
        Info: Total interconnect delay = 1.016 ns ( 43.64 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Longest memory to pin delay is 6.391 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X4_Y1; Fanout = 8; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_we_reg'
        Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M512_X4_Y1; Fanout = 1; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|q_a[5]'
        Info: 3: + IC(2.444 ns) + CELL(2.154 ns) = 6.391 ns; Loc. = PIN_W2; Fanout = 0; PIN Node = 'q[5]'
        Info: Total cell delay = 3.947 ns ( 61.76 % )
        Info: Total interconnect delay = 2.444 ns ( 38.24 % )
Info: th for memory "RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1" (data pin = "data[1]", clock pin = "clock") is -2.182 ns
    Info: + Longest clock path from clock "clock" to destination memory is 2.329 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 20; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.673 ns) + CELL(0.459 ns) = 2.329 ns; Loc. = M512_X4_Y1; Fanout = 1; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 1.313 ns ( 56.38 % )
        Info: Total interconnect delay = 1.016 ns ( 43.62 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 4.714 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U14; Fanout = 1; PIN Node = 'data[1]'
        Info: 2: + IC(3.763 ns) + CELL(0.134 ns) = 4.714 ns; Loc. = M512_X4_Y1; Fanout = 1; MEM Node = 'RAM:inst|altsyncram:altsyncram_component|altsyncram_8pa1:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 0.951 ns ( 20.17 % )
        Info: Total interconnect delay = 3.763 ns ( 79.83 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4374 megabytes
    Info: Processing ended: Fri Dec 10 16:38:35 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


