#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Sep 29 18:12:44 2025
# Process ID         : 19948
# Current directory  : C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab5.runs/synth_1
# Command line       : vivado.exe -log lab_5_top_level_students.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab_5_top_level_students.tcl
# Log file           : C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab5.runs/synth_1/lab_5_top_level_students.vds
# Journal file       : C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab5.runs/synth_1\vivado.jou
# Running On         : VikramAsus
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-1335U
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16786 MB
# Swap memory        : 13958 MB
# Total Virtual      : 30745 MB
# Available Virtual  : 9145 MB
#-----------------------------------------------------------
source lab_5_top_level_students.tcl -notrace
Command: synth_design -top lab_5_top_level_students -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26828
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.824 ; gain = 493.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab_5_top_level_students' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab_5_top_level_students.sv:12]
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab5.runs/synth_1/.Xil/Vivado-19948-VikramAsus/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab5.runs/synth_1/.Xil/Vivado-19948-VikramAsus/realtime/xadc_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'averager' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/averager.sv:1]
	Parameter power bound to: 32'sb00000000000000000000000000001100 
	Parameter N bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'averager' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/averager.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bin_to_bcd' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/bin_to_bcd.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'bin_to_bcd' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/bin_to_bcd.sv:43]
INFO: [Synth 8-6157] synthesizing module 'mux4_16_bits' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/mux4_16_bits.sv:1]
INFO: [Synth 8-226] default block is never used [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/mux4_16_bits.sv:12]
INFO: [Synth 8-226] default block is never used [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/mux4_16_bits.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'mux4_16_bits' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/mux4_16_bits.sv:1]
WARNING: [Synth 8-689] width (12) of port connection 'in2' does not match port width (16) of module 'mux4_16_bits' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab_5_top_level_students.sv:110]
WARNING: [Synth 8-7071] port 'decimal_point' of module 'mux4_16_bits' is unconnected for instance 'MUX4' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab_5_top_level_students.sv:107]
WARNING: [Synth 8-7023] instance 'MUX4' of module 'mux4_16_bits' has 7 connections declared, but only 6 given [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab_5_top_level_students.sv:107]
INFO: [Synth 8-226] default block is never used [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab_5_top_level_students.sv:126]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display_subsystem' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6157] synthesizing module 'digit_multiplexor' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/digit_multiplexor.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'digit_multiplexor' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/digit_multiplexor.sv:39]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_digit_selector' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_digit_selector' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/seven_segment_digit_selector.sv:36]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_decoder' [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/seven_segment_decoder.sv:37]
INFO: [Synth 8-226] default block is never used [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/seven_segment_decoder.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_decoder' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/seven_segment_decoder.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display_subsystem' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/seven_segment_display_subsystem.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'lab_5_top_level_students' (0#1) [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab_5_top_level_students.sv:12]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/bin_to_bcd.sv:59]
WARNING: [Synth 8-6014] Unused sequential element scaled_adc_data_temp_reg was removed.  [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab_5_top_level_students.sv:85]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1416.805 ; gain = 726.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1416.805 ; gain = 726.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1416.805 ; gain = 726.789
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.429 . Memory (MB): peak = 1416.805 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab5.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XADC_INST'
Finished Parsing XDC File [c:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab5.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XADC_INST'
Parsing XDC File [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/Basys3_Lab_5.xdc]
Finished Parsing XDC File [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/Basys3_Lab_5.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/Basys3_Lab_5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab_5_top_level_students_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab_5_top_level_students_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1524.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1524.973 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1524.973 ; gain = 834.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1524.973 ; gain = 834.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1524.973 ; gain = 834.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:34 ; elapsed = 00:03:43 . Memory (MB): peak = 1524.973 ; gain = 834.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   28 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 4098  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP scaled_adc_data_reg, operation Mode is: (A*(B:0x4e2))'.
DSP Report: register scaled_adc_data_reg is absorbed into DSP scaled_adc_data_reg.
DSP Report: operator scaled_adc_data1 is absorbed into DSP scaled_adc_data_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:06:14 ; elapsed = 00:06:29 . Memory (MB): peak = 1616.066 ; gain = 926.051
---------------------------------------------------------------------------------
 Sort Area is lab_5_top_level_students__GC0 scaled_adc_data_reg_0 : 0 0 : 575 575 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lab_5_top_level_students | (A*(B:0x4e2))' | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+-------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:06:20 ; elapsed = 00:06:35 . Memory (MB): peak = 1710.840 ; gain = 1020.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:24 ; elapsed = 00:06:39 . Memory (MB): peak = 1860.512 ; gain = 1170.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:27 ; elapsed = 00:06:43 . Memory (MB): peak = 1933.773 ; gain = 1243.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:06:30 ; elapsed = 00:06:46 . Memory (MB): peak = 1933.773 ; gain = 1243.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:06:30 ; elapsed = 00:06:46 . Memory (MB): peak = 1933.773 ; gain = 1243.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:31 ; elapsed = 00:06:47 . Memory (MB): peak = 1933.773 ; gain = 1243.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:31 ; elapsed = 00:06:47 . Memory (MB): peak = 1933.773 ; gain = 1243.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:31 ; elapsed = 00:06:47 . Memory (MB): peak = 1933.773 ; gain = 1243.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:31 ; elapsed = 00:06:47 . Memory (MB): peak = 1933.773 ; gain = 1243.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|srl         | REG_ARRAY_reg[4096][15] | 4096   | 16    | YES          | NO                 | YES               | 0      | 2048    | 
+------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name              | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|lab_5_top_level_students | (A'*B)'     | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |xadc_wiz |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |    12|
|4     |DSP48E1  |     1|
|5     |LUT1     |     5|
|6     |LUT2     |    43|
|7     |LUT3     |    39|
|8     |LUT4     |    26|
|9     |LUT5     |    33|
|10    |LUT6     |    31|
|11    |SRLC32E  |  2048|
|12    |FDRE     |  4227|
|13    |FDSE     |     3|
|14    |IBUF     |     6|
|15    |OBUF     |    28|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:31 ; elapsed = 00:06:47 . Memory (MB): peak = 1933.773 ; gain = 1243.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:06:18 ; elapsed = 00:06:41 . Memory (MB): peak = 1933.773 ; gain = 1135.590
Synthesis Optimization Complete : Time (s): cpu = 00:06:31 ; elapsed = 00:06:47 . Memory (MB): peak = 1933.773 ; gain = 1243.758
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1933.773 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab_5_top_level_students' is not ideal for floorplanning, since the cellview 'lab_5_top_level_students' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1933.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: e1a4a3bd
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:34 ; elapsed = 00:07:11 . Memory (MB): peak = 1933.773 ; gain = 1428.207
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1933.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/vikra/Documents/School/ThirdYearEng/FALL/ENEL453/ENEL-453/lab5/lab5/lab5.runs/synth_1/lab_5_top_level_students.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab_5_top_level_students_utilization_synth.rpt -pb lab_5_top_level_students_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 29 18:20:02 2025...
