{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727258540802 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727258540802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 17:02:20 2024 " "Processing started: Wed Sep 25 17:02:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727258540802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258540802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258540802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727258541136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727258541137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_tb " "Found entity 1: Top_tb" {  } { { "Top_tb.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Top_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2 " "Found entity 1: Mux2" {  } { { "Mux2.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux1 " "Found entity 1: Mux1" {  } { { "Mux1.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Mux1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Generator " "Found entity 1: Immediate_Generator" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Instruction_Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcplus4.v 1 1 " "Found 1 design units, including 1 entities, in source file pcplus4.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCplus4 " "Found entity 1: PCplus4" {  } { { "PCplus4.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/PCplus4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547839 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Register_File.v(55) " "Verilog HDL information at Register_File.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "Register_File.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Register_File.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727258547841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Register_File.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Program_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_Top " "Found entity 1: RISCV_Top" {  } { { "RISCV_Top.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547845 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Data_memory.v(49) " "Verilog HDL information at Data_memory.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "Data_memory.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Data_memory.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727258547846 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Data_memory.v(64) " "Verilog HDL information at Data_memory.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "Data_memory.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Data_memory.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1727258547846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_memory.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_comp " "Found entity 1: branch_comp" {  } { { "branch_comp.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/branch_comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_branch.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_branch.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_Branch " "Found entity 1: mux_Branch" {  } { { "mux_Branch.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/mux_Branch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pcsel.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_pcsel.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_PCsel " "Found entity 1: mux_PCsel" {  } { { "mux_PCsel.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/mux_PCsel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727258547852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258547852 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AlUPCimm_out mux_PCsel.v(8) " "Verilog HDL Implicit Net warning at mux_PCsel.v(8): created implicit net for \"AlUPCimm_out\"" {  } { { "mux_PCsel.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/mux_PCsel.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258547852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_Top " "Elaborating entity \"RISCV_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727258547920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCplus4 PCplus4:pc4 " "Elaborating entity \"PCplus4\" for hierarchy \"PCplus4:pc4\"" {  } { { "RISCV_Top.v" "pc4" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258547953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Program_Counter:PC " "Elaborating entity \"Program_Counter\" for hierarchy \"Program_Counter:PC\"" {  } { { "RISCV_Top.v" "PC" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258547972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:Imem " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:Imem\"" {  } { { "RISCV_Top.v" "Imem" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258547987 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Imemory Instruction_Memory.v(7) " "Verilog HDL warning at Instruction_Memory.v(7): initial value for variable Imemory should be constant" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Instruction_Memory.v" 7 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1727258547988 "|RISCV_Top|Instruction_Memory:Imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Imemory 0 Instruction_Memory.v(6) " "Net \"Imemory\" at Instruction_Memory.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Instruction_Memory.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1727258547991 "|RISCV_Top|Instruction_Memory:Imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:Register_File " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:Register_File\"" {  } { { "RISCV_Top.v" "Register_File" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258547996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "RISCV_Top.v" "ALU" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258548110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux1 Mux1:Mux1 " "Elaborating entity \"Mux1\" for hierarchy \"Mux1:Mux1\"" {  } { { "RISCV_Top.v" "Mux1" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258548119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ALUControl\"" {  } { { "RISCV_Top.v" "ALUControl" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258548132 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ALUControl.v(24) " "Verilog HDL Case Statement warning at ALUControl.v(24): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ALUControl.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/ALUControl.v" 24 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1727258548132 "|RISCV_Top|ALUControl:ALUControl"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ALUControl.v(25) " "Verilog HDL Case Statement warning at ALUControl.v(25): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ALUControl.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/ALUControl.v" 25 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1727258548132 "|RISCV_Top|ALUControl:ALUControl"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ALUControl.v(26) " "Verilog HDL Case Statement warning at ALUControl.v(26): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ALUControl.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/ALUControl.v" 26 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1727258548132 "|RISCV_Top|ALUControl:ALUControl"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "ALUControl.v(29) " "Verilog HDL Case Statement warning at ALUControl.v(29): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "ALUControl.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/ALUControl.v" 29 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1727258548132 "|RISCV_Top|ALUControl:ALUControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:Data_Memory " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:Data_Memory\"" {  } { { "RISCV_Top.v" "Data_Memory" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258548137 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "DataMemory Data_memory.v(8) " "Verilog HDL warning at Data_memory.v(8): initial value for variable DataMemory should be constant" {  } { { "Data_memory.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Data_memory.v" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1727258548149 "|RISCV_Top|Data_Memory:Data_Memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Data_memory.v(52) " "Verilog HDL assignment warning at Data_memory.v(52): truncated value with size 32 to match size of target (8)" {  } { { "Data_memory.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Data_memory.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727258548150 "|RISCV_Top|Data_Memory:Data_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2 Mux2:Mux2 " "Elaborating entity \"Mux2\" for hierarchy \"Mux2:Mux2\"" {  } { { "RISCV_Top.v" "Mux2" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258549869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:Control_Unit " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:Control_Unit\"" {  } { { "RISCV_Top.v" "Control_Unit" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258549898 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCsel Control_Unit.v(13) " "Verilog HDL Always Construct warning at Control_Unit.v(13): inferring latch(es) for variable \"PCsel\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Control_Unit.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727258549899 "|RISCV_Top|Control_Unit:Control_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BrUn Control_Unit.v(13) " "Verilog HDL Always Construct warning at Control_Unit.v(13): inferring latch(es) for variable \"BrUn\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Control_Unit.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727258549899 "|RISCV_Top|Control_Unit:Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BrUn Control_Unit.v(13) " "Inferred latch for \"BrUn\" at Control_Unit.v(13)" {  } { { "Control_Unit.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Control_Unit.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549900 "|RISCV_Top|Control_Unit:Control_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCsel Control_Unit.v(13) " "Inferred latch for \"PCsel\" at Control_Unit.v(13)" {  } { { "Control_Unit.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Control_Unit.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549900 "|RISCV_Top|Control_Unit:Control_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_Generator Immediate_Generator:imm " "Elaborating entity \"Immediate_Generator\" for hierarchy \"Immediate_Generator:imm\"" {  } { { "RISCV_Top.v" "imm" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258549904 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Immediate_Generator.v(11) " "Verilog HDL Case Statement warning at Immediate_Generator.v(11): incomplete case statement has no default case item" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1727258549904 "|RISCV_Top|Immediate_Generator:imm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immOut Immediate_Generator.v(11) " "Verilog HDL Always Construct warning at Immediate_Generator.v(11): inferring latch(es) for variable \"immOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1727258549905 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[0\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[0\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549905 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[1\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[1\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549905 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[2\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[2\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549905 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[3\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[3\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[4\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[4\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[5\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[5\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[6\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[6\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[7\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[7\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[8\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[8\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[9\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[9\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[10\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[10\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[11\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[11\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[12\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[12\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[13\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[13\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[14\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[14\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[15\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[15\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[16\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[16\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[17\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[17\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[18\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[18\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[19\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[19\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[20\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[20\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[21\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[21\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[22\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[22\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[23\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[23\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[24\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[24\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[25\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[25\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[26\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[26\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[27\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[27\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[28\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[28\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[29\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[29\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[30\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[30\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immOut\[31\] Immediate_Generator.v(11) " "Inferred latch for \"immOut\[31\]\" at Immediate_Generator.v(11)" {  } { { "Immediate_Generator.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/Immediate_Generator.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258549906 "|RISCV_Top|Immediate_Generator:imm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_Branch mux_Branch:mux_Branch " "Elaborating entity \"mux_Branch\" for hierarchy \"mux_Branch:mux_Branch\"" {  } { { "RISCV_Top.v" "mux_Branch" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258549913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_PCsel mux_PCsel:mux_PCsel " "Elaborating entity \"mux_PCsel\" for hierarchy \"mux_PCsel:mux_PCsel\"" {  } { { "RISCV_Top.v" "mux_PCsel" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258549917 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AlUPCimm_out mux_PCsel.v(8) " "Verilog HDL or VHDL warning at mux_PCsel.v(8): object \"AlUPCimm_out\" assigned a value but never read" {  } { { "mux_PCsel.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/mux_PCsel.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1727258549917 "|RISCV_Top|mux_PCsel:mux_PCsel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mux_PCsel.v(8) " "Verilog HDL assignment warning at mux_PCsel.v(8): truncated value with size 32 to match size of target (1)" {  } { { "mux_PCsel.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/mux_PCsel.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1727258549917 "|RISCV_Top|mux_PCsel:mux_PCsel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUPCimm_out mux_PCsel.v(5) " "Output port \"ALUPCimm_out\" at mux_PCsel.v(5) has no driver" {  } { { "mux_PCsel.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/mux_PCsel.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1727258549917 "|RISCV_Top|mux_PCsel:mux_PCsel"}
{ "Warning" "WSGN_EMPTY_SHELL" "mux_PCsel " "Entity \"mux_PCsel\" contains only dangling pins" {  } { { "RISCV_Top.v" "mux_PCsel" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 148 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1727258549918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_comp branch_comp:branch_comp " "Elaborating entity \"branch_comp\" for hierarchy \"branch_comp:branch_comp\"" {  } { { "RISCV_Top.v" "branch_comp" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258549921 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HuyDepTry/Desktop/RISCV/output_files/RISCV.map.smsg " "Generated suppressed messages file C:/Users/HuyDepTry/Desktop/RISCV/output_files/RISCV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258550897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727258550992 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727258550992 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISCV_Top.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727258551047 "|RISCV_Top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "RISCV_Top.v" "" { Text "C:/Users/HuyDepTry/Desktop/RISCV/RISCV_Top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727258551047 "|RISCV_Top|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727258551047 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727258551047 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727258551047 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727258551047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727258551066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 17:02:31 2024 " "Processing ended: Wed Sep 25 17:02:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727258551066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727258551066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727258551066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727258551066 ""}
