command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4213911	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_lea_v_seg_0.c								
ANR	4213912	Function	gen_lea_v_seg	1:0:0:1466							
ANR	4213913	FunctionDef	"gen_lea_v_seg (DisasContext * s , TCGMemOp aflag , TCGv a0 , int def_seg , int ovr_seg)"		4213912	0					
ANR	4213914	CompoundStatement		5:0:122:1466	4213912	0					
ANR	4213915	SwitchStatement	switch ( aflag )		4213912	0					
ANR	4213916	Condition	aflag	7:12:137:141	4213912	0	True				
ANR	4213917	Identifier	aflag		4213912	0					
ANR	4213918	CompoundStatement		3:19:21:21	4213912	1					
ANR	4213919	Label	case MO_64 :	11:4:173:183	4213912	0	True				
ANR	4213920	Identifier	MO_64		4213912	0					
ANR	4213921	IfStatement	if ( ovr_seg < 0 )		4213912	1					
ANR	4213922	Condition	ovr_seg < 0	13:12:198:208	4213912	0	True				
ANR	4213923	RelationalExpression	ovr_seg < 0		4213912	0		<			
ANR	4213924	Identifier	ovr_seg		4213912	0					
ANR	4213925	PrimaryExpression	0		4213912	1					
ANR	4213926	CompoundStatement		9:25:88:88	4213912	1					
ANR	4213927	ExpressionStatement	"tcg_gen_mov_tl ( cpu_A0 , a0 )"	15:12:226:252	4213912	0	True				
ANR	4213928	CallExpression	"tcg_gen_mov_tl ( cpu_A0 , a0 )"		4213912	0					
ANR	4213929	Callee	tcg_gen_mov_tl		4213912	0					
ANR	4213930	Identifier	tcg_gen_mov_tl		4213912	0					
ANR	4213931	ArgumentList	cpu_A0		4213912	1					
ANR	4213932	Argument	cpu_A0		4213912	0					
ANR	4213933	Identifier	cpu_A0		4213912	0					
ANR	4213934	Argument	a0		4213912	1					
ANR	4213935	Identifier	a0		4213912	0					
ANR	4213936	ReturnStatement	return ;	17:12:267:273	4213912	1	True				
ANR	4213937	BreakStatement	break ;	21:8:295:300	4213912	2	True				
ANR	4213938	Label	case MO_32 :	25:4:315:325	4213912	3	True				
ANR	4213939	Identifier	MO_32		4213912	0					
ANR	4213940	IfStatement	if ( ovr_seg < 0 )		4213912	4					
ANR	4213941	Condition	ovr_seg < 0	29:12:370:380	4213912	0	True				
ANR	4213942	RelationalExpression	ovr_seg < 0		4213912	0		<			
ANR	4213943	Identifier	ovr_seg		4213912	0					
ANR	4213944	PrimaryExpression	0		4213912	1					
ANR	4213945	CompoundStatement		25:25:260:260	4213912	1					
ANR	4213946	IfStatement	if ( s -> addseg )		4213912	0					
ANR	4213947	Condition	s -> addseg	31:16:402:410	4213912	0	True				
ANR	4213948	PtrMemberAccess	s -> addseg		4213912	0					
ANR	4213949	Identifier	s		4213912	0					
ANR	4213950	Identifier	addseg		4213912	1					
ANR	4213951	CompoundStatement		27:27:290:290	4213912	1					
ANR	4213952	ExpressionStatement	ovr_seg = def_seg	33:16:432:449	4213912	0	True				
ANR	4213953	AssignmentExpression	ovr_seg = def_seg		4213912	0		=			
ANR	4213954	Identifier	ovr_seg		4213912	0					
ANR	4213955	Identifier	def_seg		4213912	1					
ANR	4213956	ElseStatement	else		4213912	0					
ANR	4213957	CompoundStatement		31:19:348:348	4213912	0					
ANR	4213958	ExpressionStatement	"tcg_gen_ext32u_tl ( cpu_A0 , a0 )"	37:16:490:519	4213912	0	True				
ANR	4213959	CallExpression	"tcg_gen_ext32u_tl ( cpu_A0 , a0 )"		4213912	0					
ANR	4213960	Callee	tcg_gen_ext32u_tl		4213912	0					
ANR	4213961	Identifier	tcg_gen_ext32u_tl		4213912	0					
ANR	4213962	ArgumentList	cpu_A0		4213912	1					
ANR	4213963	Argument	cpu_A0		4213912	0					
ANR	4213964	Identifier	cpu_A0		4213912	0					
ANR	4213965	Argument	a0		4213912	1					
ANR	4213966	Identifier	a0		4213912	0					
ANR	4213967	ReturnStatement	return ;	39:16:538:544	4213912	1	True				
ANR	4213968	BreakStatement	break ;	45:8:581:586	4213912	5	True				
ANR	4213969	Label	case MO_16 :	47:4:593:603	4213912	6	True				
ANR	4213970	Identifier	MO_16		4213912	0					
ANR	4213971	IfStatement	if ( ovr_seg < 0 )		4213912	7					
ANR	4213972	Condition	ovr_seg < 0	51:12:648:658	4213912	0	True				
ANR	4213973	RelationalExpression	ovr_seg < 0		4213912	0		<			
ANR	4213974	Identifier	ovr_seg		4213912	0					
ANR	4213975	PrimaryExpression	0		4213912	1					
ANR	4213976	CompoundStatement		47:25:538:538	4213912	1					
ANR	4213977	ExpressionStatement	ovr_seg = def_seg	53:12:676:693	4213912	0	True				
ANR	4213978	AssignmentExpression	ovr_seg = def_seg		4213912	0		=			
ANR	4213979	Identifier	ovr_seg		4213912	0					
ANR	4213980	Identifier	def_seg		4213912	1					
ANR	4213981	ExpressionStatement	"tcg_gen_ext16u_tl ( cpu_A0 , a0 )"	57:8:715:744	4213912	8	True				
ANR	4213982	CallExpression	"tcg_gen_ext16u_tl ( cpu_A0 , a0 )"		4213912	0					
ANR	4213983	Callee	tcg_gen_ext16u_tl		4213912	0					
ANR	4213984	Identifier	tcg_gen_ext16u_tl		4213912	0					
ANR	4213985	ArgumentList	cpu_A0		4213912	1					
ANR	4213986	Argument	cpu_A0		4213912	0					
ANR	4213987	Identifier	cpu_A0		4213912	0					
ANR	4213988	Argument	a0		4213912	1					
ANR	4213989	Identifier	a0		4213912	0					
ANR	4213990	IfStatement	if ( ! s -> addseg )		4213912	9					
ANR	4213991	Condition	! s -> addseg	61:12:825:834	4213912	0	True				
ANR	4213992	UnaryOperationExpression	! s -> addseg		4213912	0					
ANR	4213993	UnaryOperator	!		4213912	0					
ANR	4213994	PtrMemberAccess	s -> addseg		4213912	1					
ANR	4213995	Identifier	s		4213912	0					
ANR	4213996	Identifier	addseg		4213912	1					
ANR	4213997	CompoundStatement		57:24:714:714	4213912	1					
ANR	4213998	ReturnStatement	return ;	63:12:852:858	4213912	0	True				
ANR	4213999	ExpressionStatement	a0 = cpu_A0	67:8:880:891	4213912	10	True				
ANR	4214000	AssignmentExpression	a0 = cpu_A0		4213912	0		=			
ANR	4214001	Identifier	a0		4213912	0					
ANR	4214002	Identifier	cpu_A0		4213912	1					
ANR	4214003	BreakStatement	break ;	69:8:902:907	4213912	11	True				
ANR	4214004	Label	default :	71:4:914:921	4213912	12	True				
ANR	4214005	Identifier	default		4213912	0					
ANR	4214006	ExpressionStatement	tcg_abort ( )	73:8:932:943	4213912	13	True				
ANR	4214007	CallExpression	tcg_abort ( )		4213912	0					
ANR	4214008	Callee	tcg_abort		4213912	0					
ANR	4214009	Identifier	tcg_abort		4213912	0					
ANR	4214010	ArgumentList			4213912	1					
ANR	4214011	IfStatement	if ( ovr_seg >= 0 )		4213912	1					
ANR	4214012	Condition	ovr_seg >= 0	79:8:963:974	4213912	0	True				
ANR	4214013	RelationalExpression	ovr_seg >= 0		4213912	0		>=			
ANR	4214014	Identifier	ovr_seg		4213912	0					
ANR	4214015	PrimaryExpression	0		4213912	1					
ANR	4214016	CompoundStatement		77:8:865:890	4213912	1					
ANR	4214017	IdentifierDeclStatement	TCGv seg = tcg_temp_new ( ) ;	81:8:988:1013	4213912	0	True				
ANR	4214018	IdentifierDecl	seg = tcg_temp_new ( )		4213912	0					
ANR	4214019	IdentifierDeclType	TCGv		4213912	0					
ANR	4214020	Identifier	seg		4213912	1					
ANR	4214021	AssignmentExpression	seg = tcg_temp_new ( )		4213912	2		=			
ANR	4214022	Identifier	seg		4213912	0					
ANR	4214023	CallExpression	tcg_temp_new ( )		4213912	1					
ANR	4214024	Callee	tcg_temp_new		4213912	0					
ANR	4214025	Identifier	tcg_temp_new		4213912	0					
ANR	4214026	ArgumentList			4213912	1					
ANR	4214027	ExpressionStatement	"tcg_gen_ld_tl ( seg , cpu_env , offsetof ( CPUX86State , segs [ ovr_seg ] . base ) )"	85:8:1026:1096	4213912	1	True				
ANR	4214028	CallExpression	"tcg_gen_ld_tl ( seg , cpu_env , offsetof ( CPUX86State , segs [ ovr_seg ] . base ) )"		4213912	0					
ANR	4214029	Callee	tcg_gen_ld_tl		4213912	0					
ANR	4214030	Identifier	tcg_gen_ld_tl		4213912	0					
ANR	4214031	ArgumentList	seg		4213912	1					
ANR	4214032	Argument	seg		4213912	0					
ANR	4214033	Identifier	seg		4213912	0					
ANR	4214034	Argument	cpu_env		4213912	1					
ANR	4214035	Identifier	cpu_env		4213912	0					
ANR	4214036	Argument	"offsetof ( CPUX86State , segs [ ovr_seg ] . base )"		4213912	2					
ANR	4214037	CallExpression	"offsetof ( CPUX86State , segs [ ovr_seg ] . base )"		4213912	0					
ANR	4214038	Callee	offsetof		4213912	0					
ANR	4214039	Identifier	offsetof		4213912	0					
ANR	4214040	ArgumentList	CPUX86State		4213912	1					
ANR	4214041	Argument	CPUX86State		4213912	0					
ANR	4214042	Identifier	CPUX86State		4213912	0					
ANR	4214043	Argument	segs [ ovr_seg ] . base		4213912	1					
ANR	4214044	MemberAccess	segs [ ovr_seg ] . base		4213912	0					
ANR	4214045	ArrayIndexing	segs [ ovr_seg ]		4213912	0					
ANR	4214046	Identifier	segs		4213912	0					
ANR	4214047	Identifier	ovr_seg		4213912	1					
ANR	4214048	Identifier	base		4213912	1					
ANR	4214049	IfStatement	if ( aflag == MO_64 )		4213912	2					
ANR	4214050	Condition	aflag == MO_64	89:12:1113:1126	4213912	0	True				
ANR	4214051	EqualityExpression	aflag == MO_64		4213912	0		==			
ANR	4214052	Identifier	aflag		4213912	0					
ANR	4214053	Identifier	MO_64		4213912	1					
ANR	4214054	CompoundStatement		85:28:1006:1006	4213912	1					
ANR	4214055	ExpressionStatement	"tcg_gen_add_tl ( cpu_A0 , a0 , seg )"	91:12:1144:1175	4213912	0	True				
ANR	4214056	CallExpression	"tcg_gen_add_tl ( cpu_A0 , a0 , seg )"		4213912	0					
ANR	4214057	Callee	tcg_gen_add_tl		4213912	0					
ANR	4214058	Identifier	tcg_gen_add_tl		4213912	0					
ANR	4214059	ArgumentList	cpu_A0		4213912	1					
ANR	4214060	Argument	cpu_A0		4213912	0					
ANR	4214061	Identifier	cpu_A0		4213912	0					
ANR	4214062	Argument	a0		4213912	1					
ANR	4214063	Identifier	a0		4213912	0					
ANR	4214064	Argument	seg		4213912	2					
ANR	4214065	Identifier	seg		4213912	0					
ANR	4214066	ElseStatement	else		4213912	0					
ANR	4214067	IfStatement	if ( CODE64 ( s ) )		4213912	0					
ANR	4214068	Condition	CODE64 ( s )	93:19:1197:1205	4213912	0	True				
ANR	4214069	CallExpression	CODE64 ( s )		4213912	0					
ANR	4214070	Callee	CODE64		4213912	0					
ANR	4214071	Identifier	CODE64		4213912	0					
ANR	4214072	ArgumentList	s		4213912	1					
ANR	4214073	Argument	s		4213912	0					
ANR	4214074	Identifier	s		4213912	0					
ANR	4214075	CompoundStatement		89:30:1085:1085	4213912	1					
ANR	4214076	ExpressionStatement	"tcg_gen_ext32u_tl ( cpu_A0 , a0 )"	95:12:1223:1252	4213912	0	True				
ANR	4214077	CallExpression	"tcg_gen_ext32u_tl ( cpu_A0 , a0 )"		4213912	0					
ANR	4214078	Callee	tcg_gen_ext32u_tl		4213912	0					
ANR	4214079	Identifier	tcg_gen_ext32u_tl		4213912	0					
ANR	4214080	ArgumentList	cpu_A0		4213912	1					
ANR	4214081	Argument	cpu_A0		4213912	0					
ANR	4214082	Identifier	cpu_A0		4213912	0					
ANR	4214083	Argument	a0		4213912	1					
ANR	4214084	Identifier	a0		4213912	0					
ANR	4214085	ExpressionStatement	"tcg_gen_add_tl ( cpu_A0 , cpu_A0 , seg )"	97:12:1267:1302	4213912	1	True				
ANR	4214086	CallExpression	"tcg_gen_add_tl ( cpu_A0 , cpu_A0 , seg )"		4213912	0					
ANR	4214087	Callee	tcg_gen_add_tl		4213912	0					
ANR	4214088	Identifier	tcg_gen_add_tl		4213912	0					
ANR	4214089	ArgumentList	cpu_A0		4213912	1					
ANR	4214090	Argument	cpu_A0		4213912	0					
ANR	4214091	Identifier	cpu_A0		4213912	0					
ANR	4214092	Argument	cpu_A0		4213912	1					
ANR	4214093	Identifier	cpu_A0		4213912	0					
ANR	4214094	Argument	seg		4213912	2					
ANR	4214095	Identifier	seg		4213912	0					
ANR	4214096	ElseStatement	else		4213912	0					
ANR	4214097	CompoundStatement		95:15:1197:1197	4213912	0					
ANR	4214098	ExpressionStatement	"tcg_gen_add_tl ( cpu_A0 , a0 , seg )"	101:12:1335:1366	4213912	0	True				
ANR	4214099	CallExpression	"tcg_gen_add_tl ( cpu_A0 , a0 , seg )"		4213912	0					
ANR	4214100	Callee	tcg_gen_add_tl		4213912	0					
ANR	4214101	Identifier	tcg_gen_add_tl		4213912	0					
ANR	4214102	ArgumentList	cpu_A0		4213912	1					
ANR	4214103	Argument	cpu_A0		4213912	0					
ANR	4214104	Identifier	cpu_A0		4213912	0					
ANR	4214105	Argument	a0		4213912	1					
ANR	4214106	Identifier	a0		4213912	0					
ANR	4214107	Argument	seg		4213912	2					
ANR	4214108	Identifier	seg		4213912	0					
ANR	4214109	ExpressionStatement	"tcg_gen_ext32u_tl ( cpu_A0 , cpu_A0 )"	103:12:1381:1414	4213912	1	True				
ANR	4214110	CallExpression	"tcg_gen_ext32u_tl ( cpu_A0 , cpu_A0 )"		4213912	0					
ANR	4214111	Callee	tcg_gen_ext32u_tl		4213912	0					
ANR	4214112	Identifier	tcg_gen_ext32u_tl		4213912	0					
ANR	4214113	ArgumentList	cpu_A0		4213912	1					
ANR	4214114	Argument	cpu_A0		4213912	0					
ANR	4214115	Identifier	cpu_A0		4213912	0					
ANR	4214116	Argument	cpu_A0		4213912	1					
ANR	4214117	Identifier	cpu_A0		4213912	0					
ANR	4214118	ExpressionStatement	tcg_temp_free ( seg )	109:8:1438:1456	4213912	3	True				
ANR	4214119	CallExpression	tcg_temp_free ( seg )		4213912	0					
ANR	4214120	Callee	tcg_temp_free		4213912	0					
ANR	4214121	Identifier	tcg_temp_free		4213912	0					
ANR	4214122	ArgumentList	seg		4213912	1					
ANR	4214123	Argument	seg		4213912	0					
ANR	4214124	Identifier	seg		4213912	0					
ANR	4214125	ReturnType	static void		4213912	1					
ANR	4214126	Identifier	gen_lea_v_seg		4213912	2					
ANR	4214127	ParameterList	"DisasContext * s , TCGMemOp aflag , TCGv a0 , int def_seg , int ovr_seg"		4213912	3					
ANR	4214128	Parameter	DisasContext * s	1:26:26:40	4213912	0	True				
ANR	4214129	ParameterType	DisasContext *		4213912	0					
ANR	4214130	Identifier	s		4213912	1					
ANR	4214131	Parameter	TCGMemOp aflag	1:43:43:56	4213912	1	True				
ANR	4214132	ParameterType	TCGMemOp		4213912	0					
ANR	4214133	Identifier	aflag		4213912	1					
ANR	4214134	Parameter	TCGv a0	1:59:59:65	4213912	2	True				
ANR	4214135	ParameterType	TCGv		4213912	0					
ANR	4214136	Identifier	a0		4213912	1					
ANR	4214137	Parameter	int def_seg	3:26:95:105	4213912	3	True				
ANR	4214138	ParameterType	int		4213912	0					
ANR	4214139	Identifier	def_seg		4213912	1					
ANR	4214140	Parameter	int ovr_seg	3:39:108:118	4213912	4	True				
ANR	4214141	ParameterType	int		4213912	0					
ANR	4214142	Identifier	ovr_seg		4213912	1					
ANR	4214143	CFGEntryNode	ENTRY		4213912		True				
ANR	4214144	CFGExitNode	EXIT		4213912		True				
ANR	4214145	Symbol	ovr_seg		4213912						
ANR	4214146	Symbol	CODE64		4213912						
ANR	4214147	Symbol	def_seg		4213912						
ANR	4214148	Symbol	* ovr_seg		4213912						
ANR	4214149	Symbol	tcg_temp_new		4213912						
ANR	4214150	Symbol	aflag		4213912						
ANR	4214151	Symbol	segs		4213912						
ANR	4214152	Symbol	s -> addseg		4213912						
ANR	4214153	Symbol	a0		4213912						
ANR	4214154	Symbol	* segs		4213912						
ANR	4214155	Symbol	s		4213912						
ANR	4214156	Symbol	cpu_env		4213912						
ANR	4214157	Symbol	seg		4213912						
ANR	4214158	Symbol	segs [ ovr_seg ] . base		4213912						
ANR	4214159	Symbol	cpu_A0		4213912						
ANR	4214160	Symbol	MO_64		4213912						
ANR	4214161	Symbol	offsetof		4213912						
ANR	4214162	Symbol	CPUX86State		4213912						
ANR	4214163	Symbol	* s		4213912						
