Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  1 19:18:11 2019
| Host         : MINGJIE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file display_top_control_sets_placed.rpt
| Design       : display_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    40 |
| Unused register locations in slices containing registers |   152 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      4 |            2 |
|      5 |            2 |
|      9 |            2 |
|     10 |            9 |
|     12 |            1 |
|     14 |            1 |
|     15 |            1 |
|    16+ |           17 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             129 |           59 |
| No           | No                    | Yes                    |              81 |           38 |
| No           | Yes                   | No                     |             307 |           84 |
| Yes          | No                    | No                     |              34 |           12 |
| Yes          | No                    | Yes                    |             111 |           57 |
| Yes          | Yes                   | No                     |              26 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------------------------+-------------------------------------+------------------+----------------+
|         Clock Signal         |               Enable Signal               |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------------+-------------------------------------------+-------------------------------------+------------------+----------------+
|  rh1/temp_clk_reg_n_0        |                                           |                                     |                1 |              1 |
|  key_detecter/CLK50MHZ       | key_detecter/uut/db_data/Iv_i_1_n_0       |                                     |                1 |              1 |
|  key_detecter/CLK50MHZ       | key_detecter/uut/db_clk/Iv_i_1_n_0        |                                     |                1 |              1 |
|  rh2/temp_clk_reg_n_0        |                                           |                                     |                1 |              1 |
|  rh3/temp_clk_reg_n_0        |                                           |                                     |                1 |              1 |
|  key_detecter/CLK50MHZ       |                                           |                                     |                2 |              4 |
| ~key_detecter/uut/db_clk/O   | key_detecter/uut/cnt                      | key_detecter/uut/cnt[3]_i_1_n_0     |                1 |              4 |
|  key_detecter/CLK50MHZ       | key_detecter/uut/db_data/count[4]_i_1_n_0 | key_detecter/uut/db_data/Iv_i_1_n_0 |                1 |              5 |
|  key_detecter/CLK50MHZ       | key_detecter/uut/db_clk/count[4]_i_1_n_0  | key_detecter/uut/db_clk/Iv_i_1_n_0  |                2 |              5 |
| ~key_detecter/uut/db_clk/O   |                                           |                                     |                4 |              9 |
|  clk_IBUF_BUFG               |                                           | hard_reset_IBUF                     |                6 |              9 |
|  translate3/temp_clk_reg_n_0 |                                           |                                     |                3 |             10 |
|  rh3/y_next_reg[9]_i_2_n_0   |                                           |                                     |                4 |             10 |
|  clk_IBUF_BUFG               | bird_unit/s_y_reg[9]_i_1_n_0              | reset                               |                4 |             10 |
|  clk_IBUF_BUFG               | vsync_unit/p_tick                         | hard_reset_IBUF                     |                3 |             10 |
|  rh1/y_next_reg[9]_i_2_n_0   |                                           |                                     |                5 |             10 |
|  clk_IBUF_BUFG               | vsync_unit/v_count_reg0                   | hard_reset_IBUF                     |                2 |             10 |
|  rh2/y_next_reg[9]_i_2_n_0   |                                           |                                     |                4 |             10 |
|  translate1/temp_clk_reg_n_0 |                                           |                                     |                3 |             10 |
|  translate2/temp_clk_reg_n_0 |                                           |                                     |                3 |             10 |
|  clk_IBUF_BUFG               | vsync_unit/p_tick                         | rgb_reg                             |                6 |             12 |
|  generator/temp_clk_reg_n_0  |                                           |                                     |                4 |             14 |
|  clk_IBUF_BUFG               | bird_unit/y_start_reg[19]_i_1_n_0         | reset                               |               12 |             15 |
|  key_detecter/CLK50MHZ       | key_detecter/uut/keycode[15]_i_1_n_0      |                                     |                5 |             16 |
|  clk_IBUF_BUFG               | key_detecter/keycodev[15]_i_1_n_0         |                                     |                5 |             16 |
|  clk_IBUF_BUFG               | bird_unit/jump_t_reg[19]_i_1_n_0          | reset                               |               15 |             20 |
|  clk_IBUF_BUFG               | bird_unit/y_time_reg[19]_i_1_n_0          | reset                               |               11 |             20 |
|  clk_IBUF_BUFG               | bird_unit/extra_up_reg[25]_i_1_n_0        | reset                               |               10 |             26 |
|  rh3/temp_clk_reg_n_0        |                                           | rh3/r/counter                       |                9 |             30 |
|  rh1/temp_clk_reg_n_0        |                                           | rh1/r/counter                       |                9 |             30 |
|  rh2/temp_clk_reg_n_0        |                                           | rh2/r/counter                       |               10 |             30 |
|  clk_IBUF_BUFG               |                                           | rh2/temp_clk                        |                8 |             31 |
|  clk_IBUF_BUFG               |                                           | generator/temp_clk                  |                8 |             31 |
|  clk_IBUF_BUFG               |                                           | translate1/temp_clk                 |                8 |             31 |
|  clk_IBUF_BUFG               |                                           | translate2/temp_clk                 |                8 |             31 |
|  clk_IBUF_BUFG               |                                           | translate3/temp_clk                 |                8 |             31 |
|  clk_IBUF_BUFG               |                                           | rh3/temp_clk                        |                8 |             31 |
|  clk_IBUF_BUFG               |                                           | rh1/temp_clk                        |                8 |             31 |
|  clk_IBUF_BUFG               |                                           |                                     |               24 |             39 |
|  clk_IBUF_BUFG               |                                           | reset                               |               32 |             72 |
+------------------------------+-------------------------------------------+-------------------------------------+------------------+----------------+


