System Optimization Examples
==================================
System Optimization examples focussed towards hardware optimization using HLS C/C++ kernels for Xilinx devices.

 __Examples Table__ 

Example        | Description           | Key Concepts / Keywords 
---------------|-----------------------|-------------------------
[advanced_config/][]|This is simple example to describe how user can provide various advanced options in Vitis flow.|__Key__ __Concepts__<br> - [Using custom Tcl](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#mcj1568640526180__section_emy_hbk_dnb)<br> - [Setting Kernel Clock Frequency](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#qcm1528577331870__section_frk_)<br> - [Clock Uncertainity](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#mcj1568640526180__section_bh5_dg4_bjb)<br>__Keywords__<br> - [config](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#qcm1528577331870__config)<br> - set_clock_uncertainity<br> - [kernel_frequency](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#qcm1528577331870__section_frk_xtr_t3b)<br> - [hls.pre_tcl](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#mcj1568640526180__section_emy_hbk_dnb)
[ddr_data_retention/][]|This example demonstrates how DDR can hold the data between successive XCLBIN load. The first xclbin dumps the DDR data at the end of the run. The second xclbin  loads the dumped data and starts executing.|__Key__ __Concepts__<br> - Handling Buffer sharing across multiple binaries<br> - Multiple Kernel Binaries<br>__Keywords__<br> - [enable_memory_persistence](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/xrtini.html#tpi1504034339424__section_tnh_pks_rx)
[kernel_swap/][]|This example shows how host can swap the kernels and share same buffer between two kernels which are exist in separate binary containers. Dynamic platforms does not persist the buffer data so host has to migrate data from device to host memory before swapping the next kernel. After kernel swap, host has to migrate the buffer back to device.|__Key__ __Concepts__<br> - Handling Buffer sharing across multiple binaries<br> - Multiple Kernel Binaries<br>__Keywords__<br> - [enqueueMigrateMemObjects](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#xio1524524087132)<br> - [CL_MIGRATE_MEM_OBJECT_HOST](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html#kcd1556227380924)
[multiple_devices/][]|This example show how to take advantage of multiple FPGAs on a system. It will show how to initialized an OpenCL context, allocate memory on the two devices and execute a kernel on each FPGA.|__Key__ __Concepts__<br> - [OpenCL Host APIs](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/opencl_programming.html)<br> - Multi-FPGA Execution<br> - [Event Handling](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/optimizingperformance.html#bsa1504034305860)<br>__Keywords__<br> - xcl::get_xil_devices
[multiple_process/][]|This example will demonstrate how to run multiple processes to utilize multiple kernels simultaneously on an FPGA device. Multiple processes can share access to the same device provided each process uses the same xclbin. Processes share access to all device resources but there is no support for exclusive access to resources by any process.|__Key__ __Concepts__<br> - [Concurrent execution](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/optimizingperformance.html#cvc1523913889499)<br> - Multiple HLS kernels<br> - Multiple Process Support<br>__Keywords__<br> - PID<br> - fork<br> - XCL_MULTIPROCESS_MODE<br> - multiprocess
[plram_config/][]|This example showcases how to configure various PLRAM parameters like Memory Size, Memory Type(BRAM/URAM) etc.|__Key__ __Concepts__<br> - Vitis Memory Hierarchy<br> - [PLRAMs](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/buildingdevicebinary.html#wsi1614020986106)<br>__Keywords__<br> - [PLRAM](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/buildingdevicebinary.html#wsi1614020986106)<br> - BRAM<br> - URAM
[slr_assign/][]|This is simple example to describe SLR assignment information for a platform design. This example highlights how to provide extra input to assign the logic of the kernel into a nominated SLR. In this example we are assigning first kernel(Vector Multiplication) to SLR0 and assigning the second kernel(Vector Addition) to SLR1|__Key__ __Concepts__<br> - [SLR Assignments](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/migrating_new_target_platform.html#img1535745661571)<br>__Keywords__<br> - [slr](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/vitiscommandcompiler.html#clt1568640709907__section_m3v_qxm_1jb)

[.]:.
[advanced_config/]:advanced_config/
[ddr_data_retention/]:ddr_data_retention/
[kernel_swap/]:kernel_swap/
[multiple_devices/]:multiple_devices/
[multiple_process/]:multiple_process/
[plram_config/]:plram_config/
[slr_assign/]:slr_assign/
