// Seed: 1442135334
module module_0;
  tri1 id_1;
  wor  id_2;
  reg id_3, id_4;
  reg id_5;
  assign id_5 = id_2 & id_5 & id_1 & 1;
  assign id_4 = id_4;
  id_6 :
  assert property (@(posedge id_3) 1)
  else id_3 = #1 id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always_latch #1;
  assign id_4 = 1'b0;
  module_0();
endmodule
