# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"uart_lite_tb_time_synth.v" \
"C:/Users/lakshmideepmaddineni/Desktop/uart_lite_tb.v" \

# Do not sort compile order
nosort
