#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-659-g791c056b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x55c4c8d518e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55c4c8d4b000 .scope module, "xled" "xled" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "led0_sel";
    .port_info 3 /INPUT 1 "sw0";
    .port_info 4 /OUTPUT 1 "led0";
o0x7f74f545d018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4c8d3fd40_0 .net "clk", 0 0, o0x7f74f545d018;  0 drivers
v0x55c4c8d0caa0_0 .var "led0", 0 0;
o0x7f74f545d078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4c8d0a960_0 .net "led0_sel", 0 0, o0x7f74f545d078;  0 drivers
o0x7f74f545d0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4c8ce8000_0 .net "reset", 0 0, o0x7f74f545d0a8;  0 drivers
o0x7f74f545d0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4c8ce5ec0_0 .net "sw0", 0 0, o0x7f74f545d0d8;  0 drivers
E_0x55c4c8d35c10 .event posedge, v0x55c4c8ce8000_0, v0x55c4c8d3fd40_0;
S_0x55c4c8d4e800 .scope module, "xtop_tb" "xtop_tb" 4 5;
 .timescale -9 -12;
P_0x55c4c8c0a000 .param/l "clk_period" 0 4 8, +C4<00000000000000000000000000001010>;
v0x55c4c8d6d190_0 .array/port v0x55c4c8d6d190, 0;
L_0x55c4c8d98430 .functor BUFZ 32, v0x55c4c8d6d190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6d190_1 .array/port v0x55c4c8d6d190, 1;
L_0x55c4c8d984a0 .functor BUFZ 32, v0x55c4c8d6d190_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6d190_2 .array/port v0x55c4c8d6d190, 2;
L_0x55c4c8d98540 .functor BUFZ 32, v0x55c4c8d6d190_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6d190_3 .array/port v0x55c4c8d6d190, 3;
L_0x55c4c8d98610 .functor BUFZ 32, v0x55c4c8d6d190_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6d190_4 .array/port v0x55c4c8d6d190, 4;
L_0x55c4c8d98710 .functor BUFZ 32, v0x55c4c8d6d190_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6d190_5 .array/port v0x55c4c8d6d190, 5;
L_0x55c4c8d987e0 .functor BUFZ 32, v0x55c4c8d6d190_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6d190_6 .array/port v0x55c4c8d6d190, 6;
L_0x55c4c8d988b0 .functor BUFZ 32, v0x55c4c8d6d190_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6d190_7 .array/port v0x55c4c8d6d190, 7;
L_0x55c4c8d98950 .functor BUFZ 32, v0x55c4c8d6d190_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6d190_8 .array/port v0x55c4c8d6d190, 8;
L_0x55c4c8d98a70 .functor BUFZ 32, v0x55c4c8d6d190_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6d190_9 .array/port v0x55c4c8d6d190, 9;
L_0x55c4c8d98b40 .functor BUFZ 32, v0x55c4c8d6d190_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6d190_10 .array/port v0x55c4c8d6d190, 10;
L_0x55c4c8d98c70 .functor BUFZ 32, v0x55c4c8d6d190_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6d190_11 .array/port v0x55c4c8d6d190, 11;
L_0x55c4c8d98d40 .functor BUFZ 32, v0x55c4c8d6d190_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6d190_12 .array/port v0x55c4c8d6d190, 12;
L_0x55c4c8d98e80 .functor BUFZ 32, v0x55c4c8d6d190_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6d190_13 .array/port v0x55c4c8d6d190, 13;
L_0x55c4c8d98f50 .functor BUFZ 32, v0x55c4c8d6d190_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6d190_14 .array/port v0x55c4c8d6d190, 14;
L_0x55c4c8d98e10 .functor BUFZ 32, v0x55c4c8d6d190_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6d190_15 .array/port v0x55c4c8d6d190, 15;
L_0x55c4c8d99100 .functor BUFZ 32, v0x55c4c8d6d190_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8d6f2a0_0 .var "Btn2", 0 0;
v0x55c4c8d6f360_0 .var "Btn3", 0 0;
v0x55c4c8d6f470_0 .net "Disp", 7 0, v0x55c4c8c83b30_0;  1 drivers
v0x55c4c8d6f560_0 .net "Disp_sel", 3 0, v0x55c4c8c83a50_0;  1 drivers
v0x55c4c8d6f650_0 .var "Sw", 7 0;
v0x55c4c8d6f7b0_0 .var "clk", 0 0;
v0x55c4c8d6f850 .array "data", 0 15, 31 0;
v0x55c4c8d6f910_0 .var/i "k", 31 0;
v0x55c4c8d6f9f0_0 .net "r0", 31 0, L_0x55c4c8d98430;  1 drivers
v0x55c4c8d6fad0_0 .net "r1", 31 0, L_0x55c4c8d984a0;  1 drivers
v0x55c4c8d6fbb0_0 .net "r10", 31 0, L_0x55c4c8d98c70;  1 drivers
v0x55c4c8d6fc90_0 .net "r11", 31 0, L_0x55c4c8d98d40;  1 drivers
v0x55c4c8d6fd70_0 .net "r12", 31 0, L_0x55c4c8d98e80;  1 drivers
v0x55c4c8d6fe50_0 .net "r13", 31 0, L_0x55c4c8d98f50;  1 drivers
v0x55c4c8d6ff30_0 .net "r14", 31 0, L_0x55c4c8d98e10;  1 drivers
v0x55c4c8d70010_0 .net "r15", 31 0, L_0x55c4c8d99100;  1 drivers
v0x55c4c8d700f0_0 .net "r2", 31 0, L_0x55c4c8d98540;  1 drivers
v0x55c4c8d702e0_0 .net "r3", 31 0, L_0x55c4c8d98610;  1 drivers
v0x55c4c8d703c0_0 .net "r4", 31 0, L_0x55c4c8d98710;  1 drivers
v0x55c4c8d704a0_0 .net "r5", 31 0, L_0x55c4c8d987e0;  1 drivers
v0x55c4c8d70580_0 .net "r6", 31 0, L_0x55c4c8d988b0;  1 drivers
v0x55c4c8d70660_0 .net "r7", 31 0, L_0x55c4c8d98950;  1 drivers
v0x55c4c8d70740_0 .net "r8", 31 0, L_0x55c4c8d98a70;  1 drivers
v0x55c4c8d70820_0 .net "r9", 31 0, L_0x55c4c8d98b40;  1 drivers
v0x55c4c8d70900_0 .var "rst", 0 0;
v0x55c4c8d709a0_0 .var/i "start_time", 31 0;
v0x55c4c8d70a80_0 .net "trap", 0 0, v0x55c4c8d08e80_0;  1 drivers
S_0x55c4c8d4cc00 .scope module, "uut" "xtop" 4 38, 5 6 0, S_0x55c4c8d4e800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Btn3";
    .port_info 3 /INPUT 1 "Btn2";
    .port_info 4 /INPUT 8 "Sw";
    .port_info 5 /OUTPUT 1 "trap";
    .port_info 6 /OUTPUT 8 "Disp";
    .port_info 7 /OUTPUT 4 "Disp_sel";
L_0x55c4c8d982f0 .functor AND 1, v0x55c4c8d0bc70_0, L_0x55c4c8d869e0, C4<1>, C4<1>;
v0x55c4c8d6d770_0 .net "Btn2", 0 0, v0x55c4c8d6f2a0_0;  1 drivers
v0x55c4c8d6d860_0 .net "Btn3", 0 0, v0x55c4c8d6f360_0;  1 drivers
v0x55c4c8d6d930_0 .net "Disp", 7 0, v0x55c4c8c83b30_0;  alias, 1 drivers
v0x55c4c8d6da30_0 .net "Disp_sel", 3 0, v0x55c4c8c83a50_0;  alias, 1 drivers
v0x55c4c8d6dad0_0 .net "Sw", 7 0, v0x55c4c8d6f650_0;  1 drivers
v0x55c4c8d6db70_0 .net "alu_finish", 0 0, v0x55c4c8d6b650_0;  1 drivers
v0x55c4c8d6dc10_0 .net "alu_sel", 0 0, v0x55c4c8d0de10_0;  1 drivers
v0x55c4c8d6dd00_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  1 drivers
v0x55c4c8d6dda0_0 .net "complement2_finish", 0 0, v0x55c4c8c964b0_0;  1 drivers
v0x55c4c8d6ded0_0 .net "complement2_sel", 0 0, v0x55c4c8d0d160_0;  1 drivers
v0x55c4c8d6e000_0 .net "cprt_sel", 0 0, v0x55c4c8d0bc70_0;  1 drivers
v0x55c4c8d6e0a0_0 .net "data_addr", 9 0, v0x55c4c8d357c0_0;  1 drivers
v0x55c4c8d6e140_0 .net "data_sel", 0 0, L_0x55c4c8d86820;  1 drivers
v0x55c4c8d6e230_0 .net "data_to_rd", 31 0, v0x55c4c8d0b810_0;  1 drivers
v0x55c4c8d6e320_0 .net "data_to_wr", 31 0, L_0x55c4c8d86a50;  1 drivers
v0x55c4c8d6e3c0_0 .net "data_we", 0 0, L_0x55c4c8d869e0;  1 drivers
v0x55c4c8d6e460_0 .net "display_sel", 0 0, v0x55c4c8d0b490_0;  1 drivers
v0x55c4c8d6e550_0 .net "first_nr", 3 0, v0x55c4c8d3d730_0;  1 drivers
v0x55c4c8d6e660_0 .net "instruction", 31 0, v0x55c4c8ce5780_0;  1 drivers
v0x55c4c8d6e770_0 .net "led0_sel", 0 0, v0x55c4c8d0af60_0;  1 drivers
v0x55c4c8d6e810_0 .net "mem_data_to_rd", 31 0, L_0x55c4c8d86f80;  1 drivers
v0x55c4c8d6e900_0 .net "mem_sel", 0 0, v0x55c4c8d09ab0_0;  1 drivers
v0x55c4c8d6e9f0_0 .net "operation", 3 0, v0x55c4c8d335d0_0;  1 drivers
v0x55c4c8d6eb00_0 .net "pc", 8 0, v0x55c4c8c56500_0;  1 drivers
v0x55c4c8d6ec10_0 .net "regf_data_to_rd", 31 0, L_0x55c4c8d87220;  1 drivers
v0x55c4c8d6ed20_0 .net "regf_sel", 0 0, v0x55c4c8d09670_0;  1 drivers
v0x55c4c8d6ee10_0 .net "result_uncoded", 7 0, v0x55c4c8d6c2d0_0;  1 drivers
v0x55c4c8d6ef20_0 .net "rst", 0 0, v0x55c4c8d70900_0;  1 drivers
v0x55c4c8d6efc0_0 .net "second_nr", 3 0, v0x55c4c8c5cb50_0;  1 drivers
v0x55c4c8d6f0d0_0 .net "trap", 0 0, v0x55c4c8d08e80_0;  alias, 1 drivers
L_0x55c4c8d85f30 .part v0x55c4c8d357c0_0, 0, 9;
L_0x55c4c8d87360 .part v0x55c4c8d357c0_0, 0, 4;
L_0x55c4c8d98250 .part L_0x55c4c8d86a50, 0, 12;
L_0x55c4c8d98360 .part L_0x55c4c8d86a50, 0, 8;
S_0x55c4c8d4a900 .scope module, "addr_decoder" "xaddr_decoder" 5 127, 6 4 0, S_0x55c4c8d4cc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addr";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /OUTPUT 1 "mem_sel";
    .port_info 3 /INPUT 32 "mem_data_to_rd";
    .port_info 4 /OUTPUT 1 "regf_sel";
    .port_info 5 /INPUT 32 "regf_data_to_rd";
    .port_info 6 /OUTPUT 1 "btn2_sel";
    .port_info 7 /INPUT 1 "btn2_data_to_read";
    .port_info 8 /OUTPUT 1 "btn3_sel";
    .port_info 9 /INPUT 1 "btn3_data_to_read";
    .port_info 10 /OUTPUT 1 "alu_sel";
    .port_info 11 /INPUT 1 "alu_data_to_read";
    .port_info 12 /OUTPUT 1 "display_sel";
    .port_info 13 /INPUT 1 "display_data_to_read";
    .port_info 14 /OUTPUT 1 "sw2_sel";
    .port_info 15 /OUTPUT 1 "sw_sel";
    .port_info 16 /INPUT 8 "sw_data_to_read";
    .port_info 17 /OUTPUT 1 "led0_sel";
    .port_info 18 /OUTPUT 1 "complement2_sel";
    .port_info 19 /OUTPUT 1 "cprt_sel";
    .port_info 20 /OUTPUT 1 "trap_sel";
    .port_info 21 /OUTPUT 32 "data_to_rd";
v0x55c4c8cdeef0_0 .net "addr", 9 0, v0x55c4c8d357c0_0;  alias, 1 drivers
v0x55c4c8cdcdb0_0 .net "alu_data_to_read", 0 0, v0x55c4c8c964b0_0;  alias, 1 drivers
v0x55c4c8d0de10_0 .var "alu_sel", 0 0;
v0x55c4c8d0d950_0 .var "azz", 0 0;
v0x55c4c8d0da10_0 .net "btn2_data_to_read", 0 0, v0x55c4c8d6f2a0_0;  alias, 1 drivers
v0x55c4c8d0d510_0 .var "btn2_sel", 0 0;
v0x55c4c8d0d5b0_0 .net "btn3_data_to_read", 0 0, v0x55c4c8d6f360_0;  alias, 1 drivers
v0x55c4c8d0d0a0_0 .var "btn3_sel", 0 0;
v0x55c4c8d0d160_0 .var "complement2_sel", 0 0;
v0x55c4c8d0bc70_0 .var "cprt_sel", 0 0;
v0x55c4c8d0b810_0 .var "data_to_rd", 31 0;
v0x55c4c8d0b3d0_0 .net "display_data_to_read", 0 0, v0x55c4c8d6b650_0;  alias, 1 drivers
v0x55c4c8d0b490_0 .var "display_sel", 0 0;
v0x55c4c8d0af60_0 .var "led0_sel", 0 0;
v0x55c4c8d0b020_0 .net "mem_data_to_rd", 31 0, L_0x55c4c8d86f80;  alias, 1 drivers
v0x55c4c8d09ab0_0 .var "mem_sel", 0 0;
v0x55c4c8d09b50_0 .net "regf_data_to_rd", 31 0, L_0x55c4c8d87220;  alias, 1 drivers
v0x55c4c8d09670_0 .var "regf_sel", 0 0;
v0x55c4c8d09730_0 .net "sel", 0 0, L_0x55c4c8d86820;  alias, 1 drivers
v0x55c4c8d09230_0 .var "sw2_sel", 0 0;
v0x55c4c8d092f0_0 .net "sw_data_to_read", 7 0, v0x55c4c8d6f650_0;  alias, 1 drivers
v0x55c4c8d08dc0_0 .var "sw_sel", 0 0;
v0x55c4c8d08e80_0 .var "trap_sel", 0 0;
E_0x55c4c8d34a40/0 .event edge, v0x55c4c8d09ab0_0, v0x55c4c8d0b020_0, v0x55c4c8d09670_0, v0x55c4c8d09b50_0;
E_0x55c4c8d34a40/1 .event edge, v0x55c4c8d08dc0_0, v0x55c4c8d092f0_0, v0x55c4c8d09230_0, v0x55c4c8d0d0a0_0;
E_0x55c4c8d34a40/2 .event edge, v0x55c4c8d0d5b0_0, v0x55c4c8d0d510_0, v0x55c4c8d0da10_0, v0x55c4c8d0de10_0;
E_0x55c4c8d34a40/3 .event edge, v0x55c4c8cdcdb0_0, v0x55c4c8d0b490_0, v0x55c4c8d0b3d0_0;
E_0x55c4c8d34a40 .event/or E_0x55c4c8d34a40/0, E_0x55c4c8d34a40/1, E_0x55c4c8d34a40/2, E_0x55c4c8d34a40/3;
E_0x55c4c8d34600 .event edge, v0x55c4c8cdeef0_0, v0x55c4c8d09730_0;
S_0x55c4c8d4a200 .scope module, "complement1" "complement_to_2" 5 204, 7 3 0, S_0x55c4c8d4cc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 12 "nr_coded";
    .port_info 3 /INPUT 1 "complement1_sel";
    .port_info 4 /OUTPUT 4 "first_nr";
    .port_info 5 /OUTPUT 4 "second_nr";
    .port_info 6 /OUTPUT 4 "operation";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7f74f5415848 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d94df0 .functor XNOR 1, L_0x55c4c8d95460, L_0x7f74f5415848, C4<0>, C4<0>;
L_0x7f74f5415890 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d94f00 .functor XNOR 1, L_0x55c4c8d95460, L_0x7f74f5415890, C4<0>, C4<0>;
L_0x55c4c8d94fc0 .functor AND 1, L_0x55c4c8d94df0, L_0x55c4c8d94f00, C4<1>, C4<1>;
v0x55c4c8c9d2a0_0 .net *"_s10", 0 0, L_0x55c4c8d94f00;  1 drivers
v0x55c4c8c9d380_0 .net/2u *"_s4", 0 0, L_0x7f74f5415848;  1 drivers
v0x55c4c8c89c30_0 .net *"_s6", 0 0, L_0x55c4c8d94df0;  1 drivers
v0x55c4c8c89cf0_0 .net/2u *"_s8", 0 0, L_0x7f74f5415890;  1 drivers
L_0x7f74f5415800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c4c8c97c10_0 .net "ci", 0 0, L_0x7f74f5415800;  1 drivers
v0x55c4c8c97cb0_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
v0x55c4c8c964b0_0 .var "complement1_finish", 0 0;
v0x55c4c8c96550_0 .net "complement1_finish_nr1", 0 0, L_0x55c4c8d95460;  1 drivers
v0x55c4c8c94150_0 .net "complement1_finish_nr2", 0 0, L_0x55c4c8d96c80;  1 drivers
v0x55c4c8c941f0_0 .net "complement1_sel", 0 0, v0x55c4c8d0d160_0;  alias, 1 drivers
v0x55c4c8c7af50_0 .net "complement1_sel_aux", 0 0, L_0x55c4c8d94fc0;  1 drivers
L_0x7f74f54157b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8c7aff0_0 .net "dumb_0", 3 0, L_0x7f74f54157b8;  1 drivers
v0x55c4c8d3d730_0 .var "first_nr", 3 0;
v0x55c4c8d3d7f0_0 .net "first_nr_aux", 3 0, v0x55c4c8d40340_0;  1 drivers
v0x55c4c8d3cf80_0 .var "first_nr_reg", 3 0;
v0x55c4c8d3d050_0 .net "nr_coded", 11 0, L_0x55c4c8d98250;  1 drivers
v0x55c4c8d33530_0 .var "oper_nr_reg", 3 0;
v0x55c4c8d335d0_0 .var "operation", 3 0;
v0x55c4c8c5cab0_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8c5cb50_0 .var "second_nr", 3 0;
v0x55c4c8c673b0_0 .net "second_nr_aux", 3 0, v0x55c4c8c8c030_0;  1 drivers
v0x55c4c8c67470_0 .var "second_nr_reg", 3 0;
E_0x55c4c8d341c0 .event posedge, v0x55c4c8d42520_0, v0x55c4c8d40870_0;
S_0x55c4c8d49b00 .scope module, "complement_first_nr" "full_adder_4bits_XOR" 7 29, 8 3 0, S_0x55c4c8d4a200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f74f54158d8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d950d0 .functor XOR 4, v0x55c4c8d3cf80_0, L_0x7f74f54158d8, C4<0000>, C4<0000>;
L_0x7f74f5415920 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55c4c8ca48c0_0 .net/2u *"_s10", 3 0, L_0x7f74f5415920;  1 drivers
L_0x7f74f5415968 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55c4c8ca4400_0 .net/2u *"_s14", 3 0, L_0x7f74f5415968;  1 drivers
o0x7f74f545e1b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55c4c8c9dd00_0 name=_s40
v0x55c4c8c9ddc0_0 .net *"_s5", 0 0, L_0x55c4c8d951e0;  1 drivers
v0x55c4c8c988a0_0 .net *"_s7", 2 0, L_0x55c4c8d95280;  1 drivers
v0x55c4c8d2fdc0_0 .net "a", 3 0, v0x55c4c8d3cf80_0;  1 drivers
v0x55c4c8d3b9c0_0 .net "a_xor", 3 0, L_0x55c4c8d950d0;  1 drivers
v0x55c4c8d43170_0 .net "aux1", 0 0, L_0x55c4c8d95a40;  1 drivers
v0x55c4c8d42d30_0 .net "aux2", 0 0, L_0x55c4c8d96040;  1 drivers
v0x55c4c8d42dd0_0 .net "aux3", 0 0, L_0x55c4c8d96600;  1 drivers
v0x55c4c8d428f0_0 .net "aux_xor", 3 0, L_0x7f74f54158d8;  1 drivers
v0x55c4c8d42990_0 .net "b", 3 0, L_0x7f74f54157b8;  alias, 1 drivers
v0x55c4c8d42480_0 .net "ci", 0 0, L_0x7f74f5415800;  alias, 1 drivers
v0x55c4c8d42520_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
o0x7f74f545e338 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4c8d41030_0 .net "co", 0 0, o0x7f74f545e338;  0 drivers
v0x55c4c8d410d0_0 .net "complement1_finish", 0 0, L_0x55c4c8d95460;  alias, 1 drivers
v0x55c4c8d40bf0_0 .net "complement1_sel", 0 0, v0x55c4c8d0d160_0;  alias, 1 drivers
v0x55c4c8d40c90_0 .var "counter", 3 0;
v0x55c4c8d407b0_0 .net "done", 0 0, L_0x55c4c8d955c0;  1 drivers
v0x55c4c8d40870_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8d40340_0 .var "sum", 3 0;
v0x55c4c8d3ed70_0 .net "sum_aux", 3 0, L_0x55c4c8d99bf0;  1 drivers
v0x55c4c8d3e930_0 .net "sum_aux_v2", 3 0, L_0x55c4c8d95320;  1 drivers
E_0x55c4c8d33d50 .event posedge, v0x55c4c8d42520_0;
L_0x55c4c8d951e0 .part v0x55c4c8d3cf80_0, 3, 1;
L_0x55c4c8d95280 .part L_0x55c4c8d99bf0, 0, 3;
L_0x55c4c8d95320 .concat [ 3 1 0 0], L_0x55c4c8d95280, L_0x55c4c8d951e0;
L_0x55c4c8d95460 .cmp/eq 4, v0x55c4c8d40c90_0, L_0x7f74f5415920;
L_0x55c4c8d955c0 .cmp/eq 4, v0x55c4c8d40c90_0, L_0x7f74f5415968;
L_0x55c4c8d95b50 .part L_0x55c4c8d950d0, 0, 1;
L_0x55c4c8d95c40 .part L_0x7f74f54157b8, 0, 1;
L_0x55c4c8d96150 .part L_0x55c4c8d950d0, 1, 1;
L_0x55c4c8d96240 .part L_0x7f74f54157b8, 1, 1;
L_0x55c4c8d96760 .part L_0x55c4c8d950d0, 2, 1;
L_0x55c4c8d968f0 .part L_0x7f74f54157b8, 2, 1;
L_0x55c4c8d99bf0 .concat [ 1 1 1 1], L_0x55c4c8d959a0, L_0x55c4c8d95fa0, L_0x55c4c8d96560, o0x7f74f545e1b8;
S_0x55c4c8d49400 .scope module, "adder0" "full_adder" 8 34, 9 3 0, S_0x55c4c8d49b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d95700 .functor XOR 1, L_0x55c4c8d95b50, L_0x55c4c8d95c40, C4<0>, C4<0>;
L_0x55c4c8d957a0 .functor AND 1, L_0x55c4c8d95700, L_0x7f74f5415800, C4<1>, C4<1>;
L_0x55c4c8d95890 .functor AND 1, L_0x55c4c8d95b50, L_0x55c4c8d95c40, C4<1>, C4<1>;
L_0x55c4c8d959a0 .functor XOR 1, L_0x55c4c8d95700, L_0x7f74f5415800, C4<0>, C4<0>;
L_0x55c4c8d95a40 .functor OR 1, L_0x55c4c8d957a0, L_0x55c4c8d95890, C4<0>, C4<0>;
v0x55c4c8cd46e0_0 .net "a", 0 0, L_0x55c4c8d95b50;  1 drivers
v0x55c4c8cd4200_0 .net "b", 0 0, L_0x55c4c8d95c40;  1 drivers
v0x55c4c8cd2d90_0 .net "ci", 0 0, L_0x7f74f5415800;  alias, 1 drivers
v0x55c4c8cd2e30_0 .net "co", 0 0, L_0x55c4c8d95a40;  alias, 1 drivers
v0x55c4c8cd2950_0 .net "out_and1", 0 0, L_0x55c4c8d957a0;  1 drivers
v0x55c4c8cd2510_0 .net "out_and2", 0 0, L_0x55c4c8d95890;  1 drivers
v0x55c4c8cd25d0_0 .net "out_xor", 0 0, L_0x55c4c8d95700;  1 drivers
v0x55c4c8cd20a0_0 .net "sum", 0 0, L_0x55c4c8d959a0;  1 drivers
S_0x55c4c8d4e100 .scope module, "adder1" "full_adder" 8 44, 9 3 0, S_0x55c4c8d49b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d95d70 .functor XOR 1, L_0x55c4c8d96150, L_0x55c4c8d96240, C4<0>, C4<0>;
L_0x55c4c8d95de0 .functor AND 1, L_0x55c4c8d95d70, L_0x55c4c8d95a40, C4<1>, C4<1>;
L_0x55c4c8d95ee0 .functor AND 1, L_0x55c4c8d96150, L_0x55c4c8d96240, C4<1>, C4<1>;
L_0x55c4c8d95fa0 .functor XOR 1, L_0x55c4c8d95d70, L_0x55c4c8d95a40, C4<0>, C4<0>;
L_0x55c4c8d96040 .functor OR 1, L_0x55c4c8d95de0, L_0x55c4c8d95ee0, C4<0>, C4<0>;
v0x55c4c8cd0c50_0 .net "a", 0 0, L_0x55c4c8d96150;  1 drivers
v0x55c4c8cd0d10_0 .net "b", 0 0, L_0x55c4c8d96240;  1 drivers
v0x55c4c8cd0830_0 .net "ci", 0 0, L_0x55c4c8d95a40;  alias, 1 drivers
v0x55c4c8cd08d0_0 .net "co", 0 0, L_0x55c4c8d96040;  alias, 1 drivers
v0x55c4c8cd03d0_0 .net "out_and1", 0 0, L_0x55c4c8d95de0;  1 drivers
v0x55c4c8ccff60_0 .net "out_and2", 0 0, L_0x55c4c8d95ee0;  1 drivers
v0x55c4c8cd0020_0 .net "out_xor", 0 0, L_0x55c4c8d95d70;  1 drivers
v0x55c4c8cce9e0_0 .net "sum", 0 0, L_0x55c4c8d95fa0;  1 drivers
S_0x55c4c8d4ef00 .scope module, "adder2" "full_adder" 8 54, 9 3 0, S_0x55c4c8d49b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d962e0 .functor XOR 1, L_0x55c4c8d96760, L_0x55c4c8d968f0, C4<0>, C4<0>;
L_0x55c4c8d96350 .functor AND 1, L_0x55c4c8d962e0, L_0x55c4c8d96040, C4<1>, C4<1>;
L_0x55c4c8d964a0 .functor AND 1, L_0x55c4c8d96760, L_0x55c4c8d968f0, C4<1>, C4<1>;
L_0x55c4c8d96560 .functor XOR 1, L_0x55c4c8d962e0, L_0x55c4c8d96040, C4<0>, C4<0>;
L_0x55c4c8d96600 .functor OR 1, L_0x55c4c8d96350, L_0x55c4c8d964a0, C4<0>, C4<0>;
v0x55c4c8cce5a0_0 .net "a", 0 0, L_0x55c4c8d96760;  1 drivers
v0x55c4c8cce660_0 .net "b", 0 0, L_0x55c4c8d968f0;  1 drivers
v0x55c4c8cce180_0 .net "ci", 0 0, L_0x55c4c8d96040;  alias, 1 drivers
v0x55c4c8ccdcf0_0 .net "co", 0 0, L_0x55c4c8d96600;  alias, 1 drivers
v0x55c4c8ccdd90_0 .net "out_and1", 0 0, L_0x55c4c8d96350;  1 drivers
v0x55c4c8ccd8a0_0 .net "out_and2", 0 0, L_0x55c4c8d964a0;  1 drivers
v0x55c4c8c8c3f0_0 .net "out_xor", 0 0, L_0x55c4c8d962e0;  1 drivers
v0x55c4c8c8c4b0_0 .net "sum", 0 0, L_0x55c4c8d96560;  1 drivers
S_0x55c4c8c4d4b0 .scope module, "complement_second_nr" "full_adder_4bits_XOR" 7 41, 8 3 0, S_0x55c4c8d4a200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f74f54159b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d96990 .functor XOR 4, v0x55c4c8c67470_0, L_0x7f74f54159b0, C4<0000>, C4<0000>;
L_0x7f74f54159f8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55c4c8cff670_0 .net/2u *"_s10", 3 0, L_0x7f74f54159f8;  1 drivers
L_0x7f74f5415a40 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55c4c8c4e180_0 .net/2u *"_s14", 3 0, L_0x7f74f5415a40;  1 drivers
o0x7f74f545ed88 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55c4c8c4e260_0 name=_s40
v0x55c4c8d27df0_0 .net *"_s5", 0 0, L_0x55c4c8d96a00;  1 drivers
v0x55c4c8d27eb0_0 .net *"_s7", 2 0, L_0x55c4c8d96aa0;  1 drivers
v0x55c4c8d27660_0 .net "a", 3 0, v0x55c4c8c67470_0;  1 drivers
v0x55c4c8d27720_0 .net "a_xor", 3 0, L_0x55c4c8d96990;  1 drivers
v0x55c4c8d26ed0_0 .net "aux1", 0 0, L_0x55c4c8d97350;  1 drivers
v0x55c4c8d26770_0 .net "aux2", 0 0, L_0x55c4c8d97880;  1 drivers
v0x55c4c8c68080_0 .net "aux3", 0 0, L_0x55c4c8d97ec0;  1 drivers
v0x55c4c8c68120_0 .net "aux_xor", 3 0, L_0x7f74f54159b0;  1 drivers
v0x55c4c8d1aa20_0 .net "b", 3 0, L_0x7f74f54157b8;  alias, 1 drivers
v0x55c4c8d1aae0_0 .net "ci", 0 0, L_0x7f74f5415800;  alias, 1 drivers
v0x55c4c8ccd310_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
o0x7f74f545eea8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4c8ccd3b0_0 .net "co", 0 0, o0x7f74f545eea8;  0 drivers
v0x55c4c8cccb60_0 .net "complement1_finish", 0 0, L_0x55c4c8d96c80;  alias, 1 drivers
v0x55c4c8cccc00_0 .net "complement1_sel", 0 0, v0x55c4c8d0d160_0;  alias, 1 drivers
v0x55c4c8c8e730_0 .var "counter", 3 0;
v0x55c4c8c8e7f0_0 .net "done", 0 0, L_0x55c4c8d96df0;  1 drivers
v0x55c4c8c8bf90_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8c8c030_0 .var "sum", 3 0;
v0x55c4c8ca39d0_0 .net "sum_aux", 3 0, L_0x55c4c8d99df0;  1 drivers
v0x55c4c8ca3a90_0 .net "sum_aux_v2", 3 0, L_0x55c4c8d96b40;  1 drivers
L_0x55c4c8d96a00 .part v0x55c4c8c67470_0, 3, 1;
L_0x55c4c8d96aa0 .part L_0x55c4c8d99df0, 0, 3;
L_0x55c4c8d96b40 .concat [ 3 1 0 0], L_0x55c4c8d96aa0, L_0x55c4c8d96a00;
L_0x55c4c8d96c80 .cmp/eq 4, v0x55c4c8c8e730_0, L_0x7f74f54159f8;
L_0x55c4c8d96df0 .cmp/eq 4, v0x55c4c8c8e730_0, L_0x7f74f5415a40;
L_0x55c4c8d97460 .part L_0x55c4c8d96990, 0, 1;
L_0x55c4c8d97550 .part L_0x7f74f54157b8, 0, 1;
L_0x55c4c8d97990 .part L_0x55c4c8d96990, 1, 1;
L_0x55c4c8d97a80 .part L_0x7f74f54157b8, 1, 1;
L_0x55c4c8d98020 .part L_0x55c4c8d96990, 2, 1;
L_0x55c4c8d981b0 .part L_0x7f74f54157b8, 2, 1;
L_0x55c4c8d99df0 .concat [ 1 1 1 1], L_0x55c4c8d972b0, L_0x55c4c8d977e0, L_0x55c4c8d97e20, o0x7f74f545ed88;
S_0x55c4c8c441b0 .scope module, "adder0" "full_adder" 8 34, 9 3 0, S_0x55c4c8c4d4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d96f30 .functor XOR 1, L_0x55c4c8d97460, L_0x55c4c8d97550, C4<0>, C4<0>;
L_0x55c4c8d96fa0 .functor AND 1, L_0x55c4c8d96f30, L_0x7f74f5415800, C4<1>, C4<1>;
L_0x55c4c8d971a0 .functor AND 1, L_0x55c4c8d97460, L_0x55c4c8d97550, C4<1>, C4<1>;
L_0x55c4c8d972b0 .functor XOR 1, L_0x55c4c8d96f30, L_0x7f74f5415800, C4<0>, C4<0>;
L_0x55c4c8d97350 .functor OR 1, L_0x55c4c8d96fa0, L_0x55c4c8d971a0, C4<0>, C4<0>;
v0x55c4c8d3e080_0 .net "a", 0 0, L_0x55c4c8d97460;  1 drivers
v0x55c4c8d3dbe0_0 .net "b", 0 0, L_0x55c4c8d97550;  1 drivers
v0x55c4c8d3dca0_0 .net "ci", 0 0, L_0x7f74f5415800;  alias, 1 drivers
v0x55c4c8d317c0_0 .net "co", 0 0, L_0x55c4c8d97350;  alias, 1 drivers
v0x55c4c8d31860_0 .net "out_and1", 0 0, L_0x55c4c8d96fa0;  1 drivers
v0x55c4c8d313a0_0 .net "out_and2", 0 0, L_0x55c4c8d971a0;  1 drivers
v0x55c4c8d31460_0 .net "out_xor", 0 0, L_0x55c4c8d96f30;  1 drivers
v0x55c4c8d38f70_0 .net "sum", 0 0, L_0x55c4c8d972b0;  1 drivers
S_0x55c4c8c447e0 .scope module, "adder1" "full_adder" 8 44, 9 3 0, S_0x55c4c8c4d4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d975f0 .functor XOR 1, L_0x55c4c8d97990, L_0x55c4c8d97a80, C4<0>, C4<0>;
L_0x55c4c8d97660 .functor AND 1, L_0x55c4c8d975f0, L_0x55c4c8d97350, C4<1>, C4<1>;
L_0x55c4c8d97720 .functor AND 1, L_0x55c4c8d97990, L_0x55c4c8d97a80, C4<1>, C4<1>;
L_0x55c4c8d977e0 .functor XOR 1, L_0x55c4c8d975f0, L_0x55c4c8d97350, C4<0>, C4<0>;
L_0x55c4c8d97880 .functor OR 1, L_0x55c4c8d97660, L_0x55c4c8d97720, C4<0>, C4<0>;
v0x55c4c8d38b30_0 .net "a", 0 0, L_0x55c4c8d97990;  1 drivers
v0x55c4c8d386f0_0 .net "b", 0 0, L_0x55c4c8d97a80;  1 drivers
v0x55c4c8d387b0_0 .net "ci", 0 0, L_0x55c4c8d97350;  alias, 1 drivers
v0x55c4c8d38280_0 .net "co", 0 0, L_0x55c4c8d97880;  alias, 1 drivers
v0x55c4c8d38320_0 .net "out_and1", 0 0, L_0x55c4c8d97660;  1 drivers
v0x55c4c8d36e30_0 .net "out_and2", 0 0, L_0x55c4c8d97720;  1 drivers
v0x55c4c8d36ed0_0 .net "out_xor", 0 0, L_0x55c4c8d975f0;  1 drivers
v0x55c4c8d369f0_0 .net "sum", 0 0, L_0x55c4c8d977e0;  1 drivers
S_0x55c4c8c45060 .scope module, "adder2" "full_adder" 8 54, 9 3 0, S_0x55c4c8c4d4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d97c30 .functor XOR 1, L_0x55c4c8d98020, L_0x55c4c8d981b0, C4<0>, C4<0>;
L_0x55c4c8d97ca0 .functor AND 1, L_0x55c4c8d97c30, L_0x55c4c8d97880, C4<1>, C4<1>;
L_0x55c4c8d97d60 .functor AND 1, L_0x55c4c8d98020, L_0x55c4c8d981b0, C4<1>, C4<1>;
L_0x55c4c8d97e20 .functor XOR 1, L_0x55c4c8d97c30, L_0x55c4c8d97880, C4<0>, C4<0>;
L_0x55c4c8d97ec0 .functor OR 1, L_0x55c4c8d97ca0, L_0x55c4c8d97d60, C4<0>, C4<0>;
v0x55c4c8cc7b40_0 .net "a", 0 0, L_0x55c4c8d98020;  1 drivers
v0x55c4c8cc7c00_0 .net "b", 0 0, L_0x55c4c8d981b0;  1 drivers
v0x55c4c8cb28c0_0 .net "ci", 0 0, L_0x55c4c8d97880;  alias, 1 drivers
v0x55c4c8cc7d40_0 .net "co", 0 0, L_0x55c4c8d97ec0;  alias, 1 drivers
v0x55c4c8cc7de0_0 .net "out_and1", 0 0, L_0x55c4c8d97ca0;  1 drivers
v0x55c4c8cc99d0_0 .net "out_and2", 0 0, L_0x55c4c8d97d60;  1 drivers
v0x55c4c8cc9a70_0 .net "out_xor", 0 0, L_0x55c4c8d97c30;  1 drivers
v0x55c4c8cfef20_0 .net "sum", 0 0, L_0x55c4c8d97e20;  1 drivers
S_0x55c4c8d4b700 .scope module, "controller" "xctrl" 5 82, 10 7 0, S_0x55c4c8d4cc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 9 "pc";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "mem_sel";
    .port_info 5 /OUTPUT 1 "mem_we";
    .port_info 6 /OUTPUT 10 "mem_addr";
    .port_info 7 /INPUT 32 "mem_data_from";
    .port_info 8 /OUTPUT 32 "mem_data_to";
L_0x55c4c8d475a0 .functor OR 1, L_0x55c4c8d80c40, L_0x55c4c8d80ec0, C4<0>, C4<0>;
L_0x55c4c8ca8b30 .functor OR 1, L_0x55c4c8d811e0, L_0x55c4c8d81400, C4<0>, C4<0>;
L_0x55c4c8ca93d0 .functor OR 1, L_0x55c4c8d475a0, L_0x55c4c8ca8b30, C4<0>, C4<0>;
L_0x55c4c8ca8750 .functor OR 1, L_0x55c4c8d81850, L_0x55c4c8d81a40, C4<0>, C4<0>;
L_0x55c4c8d81b80 .functor OR 1, L_0x55c4c8d81d80, L_0x55c4c8d82140, C4<0>, C4<0>;
L_0x55c4c8caa410 .functor OR 1, L_0x55c4c8d825b0, L_0x55c4c8d82880, C4<0>, C4<0>;
L_0x55c4c8d45430 .functor OR 1, L_0x55c4c8caa410, L_0x55c4c8d82ba0, C4<0>, C4<0>;
L_0x55c4c8c29680 .functor OR 1, L_0x55c4c8d82f30, L_0x55c4c8d83230, C4<0>, C4<0>;
L_0x55c4c8d83860 .functor AND 1, L_0x55c4c8d45430, L_0x55c4c8d83630, C4<1>, C4<1>;
L_0x55c4c8d83970 .functor OR 1, L_0x55c4c8d83860, L_0x55c4c8c29680, C4<0>, C4<0>;
L_0x55c4c8d83ae0 .functor OR 1, L_0x55c4c8d81b80, L_0x55c4c8c29680, C4<0>, C4<0>;
L_0x55c4c8d83b50 .functor OR 1, L_0x55c4c8d83ae0, L_0x55c4c8d45430, C4<0>, C4<0>;
L_0x55c4c8d83c80 .functor OR 1, L_0x55c4c8d475a0, L_0x55c4c8d81b80, C4<0>, C4<0>;
L_0x55c4c8d84360 .functor OR 1, L_0x55c4c8d83de0, L_0x55c4c8d84110, C4<0>, C4<0>;
L_0x55c4c8d83c10 .functor OR 1, L_0x55c4c8d84360, L_0x55c4c8d845e0, C4<0>, C4<0>;
L_0x55c4c8d84720 .functor OR 1, L_0x55c4c8d83c10, L_0x55c4c8d849d0, C4<0>, C4<0>;
L_0x55c4c8d85d60 .functor OR 1, L_0x55c4c8ca8750, L_0x55c4c8ca8b30, C4<0>, C4<0>;
L_0x55c4c8d85e20 .functor OR 1, L_0x55c4c8d85d60, L_0x55c4c8d83970, C4<0>, C4<0>;
L_0x55c4c8d86390 .functor AND 1, L_0x55c4c8d85e20, L_0x55c4c8d86250, C4<1>, C4<1>;
L_0x55c4c8d86820 .functor AND 1, L_0x55c4c8d86390, L_0x55c4c8d866e0, C4<1>, C4<1>;
L_0x55c4c8d869e0 .functor BUFZ 1, L_0x55c4c8ca8750, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d86a50 .functor BUFZ 32, v0x55c4c8c565c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c4c8d86b80 .functor AND 32, v0x55c4c8c565c0_0, v0x55c4c8c5c160_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55c4c8d86bf0 .functor XOR 32, v0x55c4c8c565c0_0, v0x55c4c8c5c160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8cb30c0_0 .net *"_s0", 31 0, L_0x55c4c8d70b20;  1 drivers
v0x55c4c8cb31a0_0 .net *"_s102", 31 0, L_0x55c4c8d82e40;  1 drivers
L_0x7f74f5414648 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8ca4130_0 .net *"_s105", 27 0, L_0x7f74f5414648;  1 drivers
L_0x7f74f5414690 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55c4c8ca3d90_0 .net/2u *"_s106", 31 0, L_0x7f74f5414690;  1 drivers
v0x55c4c8ca3e70_0 .net *"_s108", 0 0, L_0x55c4c8d82f30;  1 drivers
L_0x7f74f54140a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8c5bec0_0 .net *"_s11", 27 0, L_0x7f74f54140a8;  1 drivers
v0x55c4c8c5bf80_0 .net *"_s110", 31 0, L_0x55c4c8d83140;  1 drivers
L_0x7f74f54146d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8c56180_0 .net *"_s113", 27 0, L_0x7f74f54146d8;  1 drivers
L_0x7f74f5414720 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x55c4c8c50d40_0 .net/2u *"_s114", 31 0, L_0x7f74f5414720;  1 drivers
v0x55c4c8c50e20_0 .net *"_s116", 0 0, L_0x55c4c8d83230;  1 drivers
L_0x7f74f54140f0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55c4c8c76810_0 .net/2u *"_s12", 31 0, L_0x7f74f54140f0;  1 drivers
v0x55c4c8c768f0_0 .net *"_s120", 31 0, L_0x55c4c8d83540;  1 drivers
L_0x7f74f5414768 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8c70060_0 .net *"_s123", 27 0, L_0x7f74f5414768;  1 drivers
L_0x7f74f54147b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8c70140_0 .net/2u *"_s124", 31 0, L_0x7f74f54147b0;  1 drivers
v0x55c4c8c6ac60_0 .net *"_s126", 0 0, L_0x55c4c8d83630;  1 drivers
v0x55c4c8c6ad20_0 .net *"_s128", 0 0, L_0x55c4c8d83860;  1 drivers
v0x55c4c8cebde0_0 .net *"_s132", 0 0, L_0x55c4c8d83ae0;  1 drivers
v0x55c4c8cebe80_0 .net *"_s138", 31 0, L_0x55c4c8d83cf0;  1 drivers
v0x55c4c8d482f0_0 .net *"_s14", 0 0, L_0x55c4c8d80ec0;  1 drivers
L_0x7f74f54147f8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d483b0_0 .net *"_s141", 27 0, L_0x7f74f54147f8;  1 drivers
L_0x7f74f5414840 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d47290_0 .net/2u *"_s142", 31 0, L_0x7f74f5414840;  1 drivers
v0x55c4c8d47370_0 .net *"_s144", 0 0, L_0x55c4c8d83de0;  1 drivers
v0x55c4c8cb5ba0_0 .net *"_s146", 31 0, L_0x55c4c8d84020;  1 drivers
L_0x7f74f5414888 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8cb5c80_0 .net *"_s149", 27 0, L_0x7f74f5414888;  1 drivers
L_0x7f74f54148d0 .functor BUFT 1, C4<00000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x55c4c8ccbff0_0 .net/2u *"_s150", 31 0, L_0x7f74f54148d0;  1 drivers
v0x55c4c8ccc0d0_0 .net *"_s152", 0 0, L_0x55c4c8d84110;  1 drivers
v0x55c4c8ccb300_0 .net *"_s154", 0 0, L_0x55c4c8d84360;  1 drivers
v0x55c4c8ccb3c0_0 .net *"_s156", 31 0, L_0x55c4c8d844f0;  1 drivers
L_0x7f74f5414918 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8cca670_0 .net *"_s159", 27 0, L_0x7f74f5414918;  1 drivers
L_0x7f74f5414960 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x55c4c8cca730_0 .net/2u *"_s160", 31 0, L_0x7f74f5414960;  1 drivers
v0x55c4c8cfea20_0 .net *"_s162", 0 0, L_0x55c4c8d845e0;  1 drivers
v0x55c4c8cfeae0_0 .net *"_s164", 0 0, L_0x55c4c8d83c10;  1 drivers
v0x55c4c8ceeeb0_0 .net *"_s166", 31 0, L_0x55c4c8d848e0;  1 drivers
L_0x7f74f54149a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8ceef70_0 .net *"_s169", 27 0, L_0x7f74f54149a8;  1 drivers
L_0x7f74f54149f0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55c4c8cfd800_0 .net/2u *"_s170", 31 0, L_0x7f74f54149f0;  1 drivers
v0x55c4c8cfd8e0_0 .net *"_s172", 0 0, L_0x55c4c8d849d0;  1 drivers
v0x55c4c8cfb6c0_0 .net *"_s178", 31 0, L_0x55c4c8d84d70;  1 drivers
v0x55c4c8cfb7a0_0 .net *"_s18", 31 0, L_0x55c4c8d810a0;  1 drivers
L_0x7f74f5414a38 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8cf95a0_0 .net *"_s181", 27 0, L_0x7f74f5414a38;  1 drivers
L_0x7f74f5414a80 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55c4c8cf9680_0 .net/2u *"_s182", 31 0, L_0x7f74f5414a80;  1 drivers
v0x55c4c8cf7480_0 .net *"_s184", 0 0, L_0x55c4c8d84fa0;  1 drivers
v0x55c4c8cf7540_0 .net *"_s187", 15 0, L_0x55c4c8d850e0;  1 drivers
v0x55c4c8cf5340_0 .net *"_s189", 15 0, L_0x55c4c8d852d0;  1 drivers
v0x55c4c8cf31c0_0 .net *"_s190", 31 0, L_0x55c4c8d85370;  1 drivers
v0x55c4c8cf32a0_0 .net *"_s193", 0 0, L_0x55c4c8d855c0;  1 drivers
v0x55c4c8cf1080_0 .net *"_s194", 3 0, L_0x55c4c8d85660;  1 drivers
v0x55c4c8cf1160_0 .net *"_s197", 27 0, L_0x55c4c8d858c0;  1 drivers
v0x55c4c8ce9d80_0 .net *"_s198", 31 0, L_0x55c4c8d85960;  1 drivers
v0x55c4c8ce9e60_0 .net *"_s202", 0 0, L_0x55c4c8d85d60;  1 drivers
v0x55c4c8ce7c40_0 .net *"_s204", 0 0, L_0x55c4c8d85e20;  1 drivers
v0x55c4c8ce7d00_0 .net *"_s206", 31 0, L_0x55c4c8d85fd0;  1 drivers
L_0x7f74f5414ac8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8ce5aa0_0 .net *"_s209", 21 0, L_0x7f74f5414ac8;  1 drivers
L_0x7f74f5414138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8ce5b80_0 .net *"_s21", 27 0, L_0x7f74f5414138;  1 drivers
L_0x7f74f5414b10 .functor BUFT 1, C4<00000000000000000000001000010000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8ce3a90_0 .net/2u *"_s210", 31 0, L_0x7f74f5414b10;  1 drivers
v0x55c4c8ce3b70_0 .net *"_s212", 0 0, L_0x55c4c8d86250;  1 drivers
v0x55c4c8ce0c90_0 .net *"_s214", 0 0, L_0x55c4c8d86390;  1 drivers
v0x55c4c8ce0d50_0 .net *"_s216", 31 0, L_0x55c4c8d864a0;  1 drivers
L_0x7f74f5414b58 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8cdeb50_0 .net *"_s219", 21 0, L_0x7f74f5414b58;  1 drivers
L_0x7f74f5414180 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8cdec30_0 .net/2u *"_s22", 31 0, L_0x7f74f5414180;  1 drivers
L_0x7f74f5414ba0 .functor BUFT 1, C4<00000000000000000000001000010001>, C4<0>, C4<0>, C4<0>;
v0x55c4c8cdc9d0_0 .net/2u *"_s220", 31 0, L_0x7f74f5414ba0;  1 drivers
v0x55c4c8cda960_0 .net *"_s222", 0 0, L_0x55c4c8d866e0;  1 drivers
v0x55c4c8cdaa20_0 .net *"_s24", 0 0, L_0x55c4c8d811e0;  1 drivers
v0x55c4c8d25c30_0 .net *"_s26", 31 0, L_0x55c4c8d81360;  1 drivers
L_0x7f74f54141c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d25cf0_0 .net *"_s29", 27 0, L_0x7f74f54141c8;  1 drivers
L_0x7f74f5414018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d26100_0 .net *"_s3", 27 0, L_0x7f74f5414018;  1 drivers
L_0x7f74f5414210 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d261a0_0 .net/2u *"_s30", 31 0, L_0x7f74f5414210;  1 drivers
v0x55c4c8d23c90_0 .net *"_s32", 0 0, L_0x55c4c8d81400;  1 drivers
v0x55c4c8d23d30_0 .net *"_s38", 31 0, L_0x55c4c8d816d0;  1 drivers
L_0x7f74f5414060 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d21b50_0 .net/2u *"_s4", 31 0, L_0x7f74f5414060;  1 drivers
L_0x7f74f5414258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d21c10_0 .net *"_s41", 27 0, L_0x7f74f5414258;  1 drivers
L_0x7f74f54142a0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d1f9b0_0 .net/2u *"_s42", 31 0, L_0x7f74f54142a0;  1 drivers
v0x55c4c8d1fa90_0 .net *"_s44", 0 0, L_0x55c4c8d81850;  1 drivers
v0x55c4c8d1d980_0 .net *"_s46", 31 0, L_0x55c4c8d819a0;  1 drivers
L_0x7f74f54142e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d1da60_0 .net *"_s49", 27 0, L_0x7f74f54142e8;  1 drivers
L_0x7f74f5414330 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d17930_0 .net/2u *"_s50", 31 0, L_0x7f74f5414330;  1 drivers
v0x55c4c8d179f0_0 .net *"_s52", 0 0, L_0x55c4c8d81a40;  1 drivers
v0x55c4c8d157f0_0 .net *"_s56", 31 0, L_0x55c4c8d81c90;  1 drivers
L_0x7f74f5414378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d158b0_0 .net *"_s59", 27 0, L_0x7f74f5414378;  1 drivers
v0x55c4c8d13650_0 .net *"_s6", 0 0, L_0x55c4c8d80c40;  1 drivers
L_0x7f74f54143c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d13710_0 .net/2u *"_s60", 31 0, L_0x7f74f54143c0;  1 drivers
v0x55c4c8d11620_0 .net *"_s62", 0 0, L_0x55c4c8d81d80;  1 drivers
v0x55c4c8d116e0_0 .net *"_s64", 31 0, L_0x55c4c8d81f40;  1 drivers
L_0x7f74f5414408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d0e820_0 .net *"_s67", 27 0, L_0x7f74f5414408;  1 drivers
L_0x7f74f5414450 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d0e900_0 .net/2u *"_s68", 31 0, L_0x7f74f5414450;  1 drivers
v0x55c4c8d0c700_0 .net *"_s70", 0 0, L_0x55c4c8d82140;  1 drivers
v0x55c4c8d0c7c0_0 .net *"_s74", 31 0, L_0x55c4c8d823b0;  1 drivers
L_0x7f74f5414498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d0a560_0 .net *"_s77", 27 0, L_0x7f74f5414498;  1 drivers
L_0x7f74f54144e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d0a640_0 .net/2u *"_s78", 31 0, L_0x7f74f54144e0;  1 drivers
v0x55c4c8d08550_0 .net *"_s8", 31 0, L_0x55c4c8d80d80;  1 drivers
v0x55c4c8cd5960_0 .net *"_s80", 0 0, L_0x55c4c8d825b0;  1 drivers
v0x55c4c8cd5a20_0 .net *"_s82", 31 0, L_0x55c4c8d82790;  1 drivers
L_0x7f74f5414528 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8cd3820_0 .net *"_s85", 27 0, L_0x7f74f5414528;  1 drivers
L_0x7f74f5414570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c4c8cd3900_0 .net/2u *"_s86", 31 0, L_0x7f74f5414570;  1 drivers
v0x55c4c8cd16e0_0 .net *"_s88", 0 0, L_0x55c4c8d82880;  1 drivers
v0x55c4c8cd17a0_0 .net *"_s90", 0 0, L_0x55c4c8caa410;  1 drivers
v0x55c4c8ccf540_0 .net *"_s92", 31 0, L_0x55c4c8d826f0;  1 drivers
L_0x7f74f54145b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8ccf600_0 .net *"_s95", 27 0, L_0x7f74f54145b8;  1 drivers
L_0x7f74f5414600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55c4c8ccf130_0 .net/2u *"_s96", 31 0, L_0x7f74f5414600;  1 drivers
v0x55c4c8ccf210_0 .net *"_s98", 0 0, L_0x55c4c8d82ba0;  1 drivers
v0x55c4c8ca0980_0 .var "adder_res", 31 0;
v0x55c4c8ca0a60_0 .net "alu_arith_ops", 0 0, L_0x55c4c8d45430;  1 drivers
v0x55c4c8c98420_0 .var "alu_carry", 0 0;
v0x55c4c8c984e0_0 .net "alu_imm_ops", 0 0, L_0x55c4c8d81b80;  1 drivers
v0x55c4c8d30f30_0 .net "alu_logic_ops", 0 0, L_0x55c4c8c29680;  1 drivers
v0x55c4c8d30fd0_0 .net "alu_mem_ops", 0 0, L_0x55c4c8d83970;  1 drivers
v0x55c4c8d3c8d0_0 .var "alu_negative", 0 0;
v0x55c4c8d3c990_0 .net "alu_ops", 0 0, L_0x55c4c8d83b50;  1 drivers
v0x55c4c8d43c00_0 .var "alu_overflow", 0 0;
v0x55c4c8d43ca0_0 .var "alu_result", 31 0;
v0x55c4c8d41ac0_0 .net "and_res", 31 0, L_0x55c4c8d86b80;  1 drivers
v0x55c4c8d41b80_0 .net "branch_ops", 0 0, L_0x55c4c8d84720;  1 drivers
v0x55c4c8d3f920_0 .var "carry_res_n", 0 0;
v0x55c4c8d3f9c0_0 .var "carry_res_n_1", 31 0;
v0x55c4c8d326d0_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
v0x55c4c8d32770_0 .net/s "imm", 31 0, L_0x55c4c8d85bd0;  1 drivers
v0x55c4c8d39a00_0 .net "imm_ops", 0 0, L_0x55c4c8d83c80;  1 drivers
v0x55c4c8d39ac0_0 .net "instruction", 31 0, v0x55c4c8ce5780_0;  alias, 1 drivers
v0x55c4c8d378c0_0 .net "load_imm_ops", 0 0, L_0x55c4c8d475a0;  1 drivers
v0x55c4c8d37980_0 .net "load_mem_ops", 0 0, L_0x55c4c8ca8b30;  1 drivers
v0x55c4c8d35720_0 .net "load_ops", 0 0, L_0x55c4c8ca93d0;  1 drivers
v0x55c4c8d357c0_0 .var "mem_addr", 9 0;
v0x55c4c8c431e0_0 .net "mem_data_from", 31 0, v0x55c4c8d0b810_0;  alias, 1 drivers
v0x55c4c8c43280_0 .net "mem_data_to", 31 0, L_0x55c4c8d86a50;  alias, 1 drivers
v0x55c4c8c5c260_0 .net "mem_sel", 0 0, L_0x55c4c8d86820;  alias, 1 drivers
v0x55c4c8c5c330_0 .net "mem_we", 0 0, L_0x55c4c8d869e0;  alias, 1 drivers
v0x55c4c8c5c080_0 .net "opcode", 3 0, L_0x55c4c8d84cd0;  1 drivers
v0x55c4c8c5c160_0 .var "operand", 31 0;
v0x55c4c8c56500_0 .var "pc", 8 0;
v0x55c4c8c565c0_0 .var "regA", 31 0;
v0x55c4c8c56320_0 .var "regB", 31 0;
v0x55c4c8c56400_0 .var "regC", 2 0;
v0x55c4c8c510e0_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8c51180_0 .net "store_mem_ops", 0 0, L_0x55c4c8ca8750;  1 drivers
v0x55c4c8c50f00_0 .net "xor_res", 31 0, L_0x55c4c8d86bf0;  1 drivers
E_0x55c4c8d338b0/0 .event edge, v0x55c4c8ca0a60_0, v0x55c4c8ca0980_0, v0x55c4c8d3f920_0, v0x55c4c8d3f9c0_0;
E_0x55c4c8d338b0/1 .event edge, v0x55c4c8c5c080_0, v0x55c4c8c5c160_0, v0x55c4c8c565c0_0, v0x55c4c8d41ac0_0;
E_0x55c4c8d338b0/2 .event edge, v0x55c4c8c50f00_0;
E_0x55c4c8d338b0 .event/or E_0x55c4c8d338b0/0, E_0x55c4c8d338b0/1, E_0x55c4c8d338b0/2;
E_0x55c4c8d1a470 .event edge, v0x55c4c8c5c080_0, v0x55c4c8d3f9c0_0, v0x55c4c8c565c0_0, v0x55c4c8c5c160_0;
E_0x55c4c8d1a4e0 .event edge, v0x55c4c8c5c080_0, v0x55c4c8c565c0_0, v0x55c4c8c5c160_0, v0x55c4c8d3f9c0_0;
E_0x55c4c8d1a550 .event edge, v0x55c4c8c5c080_0, v0x55c4c8c565c0_0, v0x55c4c8c5c160_0;
E_0x55c4c8cb2da0/0 .event edge, v0x55c4c8d35720_0, v0x55c4c8d3c990_0, v0x55c4c8cdeef0_0, v0x55c4c8c56320_0;
E_0x55c4c8cb2da0/1 .event edge, v0x55c4c8c56400_0, v0x55c4c8d39a00_0, v0x55c4c8d32770_0, v0x55c4c8d09730_0;
E_0x55c4c8cb2da0/2 .event edge, v0x55c4c8d0b810_0;
E_0x55c4c8cb2da0 .event/or E_0x55c4c8cb2da0/0, E_0x55c4c8cb2da0/1, E_0x55c4c8cb2da0/2;
E_0x55c4c8cb2e30 .event edge, v0x55c4c8c5c080_0, v0x55c4c8c56320_0, v0x55c4c8d32770_0;
L_0x55c4c8d70b20 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f5414018;
L_0x55c4c8d80c40 .cmp/eq 32, L_0x55c4c8d70b20, L_0x7f74f5414060;
L_0x55c4c8d80d80 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f54140a8;
L_0x55c4c8d80ec0 .cmp/eq 32, L_0x55c4c8d80d80, L_0x7f74f54140f0;
L_0x55c4c8d810a0 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f5414138;
L_0x55c4c8d811e0 .cmp/eq 32, L_0x55c4c8d810a0, L_0x7f74f5414180;
L_0x55c4c8d81360 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f54141c8;
L_0x55c4c8d81400 .cmp/eq 32, L_0x55c4c8d81360, L_0x7f74f5414210;
L_0x55c4c8d816d0 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f5414258;
L_0x55c4c8d81850 .cmp/eq 32, L_0x55c4c8d816d0, L_0x7f74f54142a0;
L_0x55c4c8d819a0 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f54142e8;
L_0x55c4c8d81a40 .cmp/eq 32, L_0x55c4c8d819a0, L_0x7f74f5414330;
L_0x55c4c8d81c90 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f5414378;
L_0x55c4c8d81d80 .cmp/eq 32, L_0x55c4c8d81c90, L_0x7f74f54143c0;
L_0x55c4c8d81f40 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f5414408;
L_0x55c4c8d82140 .cmp/eq 32, L_0x55c4c8d81f40, L_0x7f74f5414450;
L_0x55c4c8d823b0 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f5414498;
L_0x55c4c8d825b0 .cmp/eq 32, L_0x55c4c8d823b0, L_0x7f74f54144e0;
L_0x55c4c8d82790 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f5414528;
L_0x55c4c8d82880 .cmp/eq 32, L_0x55c4c8d82790, L_0x7f74f5414570;
L_0x55c4c8d826f0 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f54145b8;
L_0x55c4c8d82ba0 .cmp/eq 32, L_0x55c4c8d826f0, L_0x7f74f5414600;
L_0x55c4c8d82e40 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f5414648;
L_0x55c4c8d82f30 .cmp/eq 32, L_0x55c4c8d82e40, L_0x7f74f5414690;
L_0x55c4c8d83140 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f54146d8;
L_0x55c4c8d83230 .cmp/eq 32, L_0x55c4c8d83140, L_0x7f74f5414720;
L_0x55c4c8d83540 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f5414768;
L_0x55c4c8d83630 .cmp/ne 32, L_0x55c4c8d83540, L_0x7f74f54147b0;
L_0x55c4c8d83cf0 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f54147f8;
L_0x55c4c8d83de0 .cmp/eq 32, L_0x55c4c8d83cf0, L_0x7f74f5414840;
L_0x55c4c8d84020 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f5414888;
L_0x55c4c8d84110 .cmp/eq 32, L_0x55c4c8d84020, L_0x7f74f54148d0;
L_0x55c4c8d844f0 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f5414918;
L_0x55c4c8d845e0 .cmp/eq 32, L_0x55c4c8d844f0, L_0x7f74f5414960;
L_0x55c4c8d848e0 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f54149a8;
L_0x55c4c8d849d0 .cmp/eq 32, L_0x55c4c8d848e0, L_0x7f74f54149f0;
L_0x55c4c8d84cd0 .part v0x55c4c8ce5780_0, 28, 4;
L_0x55c4c8d84d70 .concat [ 4 28 0 0], L_0x55c4c8d84cd0, L_0x7f74f5414a38;
L_0x55c4c8d84fa0 .cmp/eq 32, L_0x55c4c8d84d70, L_0x7f74f5414a80;
L_0x55c4c8d850e0 .part v0x55c4c8ce5780_0, 0, 16;
L_0x55c4c8d852d0 .part v0x55c4c8c565c0_0, 0, 16;
L_0x55c4c8d85370 .concat [ 16 16 0 0], L_0x55c4c8d852d0, L_0x55c4c8d850e0;
L_0x55c4c8d855c0 .part v0x55c4c8ce5780_0, 27, 1;
L_0x55c4c8d85660 .concat [ 1 1 1 1], L_0x55c4c8d855c0, L_0x55c4c8d855c0, L_0x55c4c8d855c0, L_0x55c4c8d855c0;
L_0x55c4c8d858c0 .part v0x55c4c8ce5780_0, 0, 28;
L_0x55c4c8d85960 .concat [ 28 4 0 0], L_0x55c4c8d858c0, L_0x55c4c8d85660;
L_0x55c4c8d85bd0 .functor MUXZ 32, L_0x55c4c8d85960, L_0x55c4c8d85370, L_0x55c4c8d84fa0, C4<>;
L_0x55c4c8d85fd0 .concat [ 10 22 0 0], v0x55c4c8d357c0_0, L_0x7f74f5414ac8;
L_0x55c4c8d86250 .cmp/ne 32, L_0x55c4c8d85fd0, L_0x7f74f5414b10;
L_0x55c4c8d864a0 .concat [ 10 22 0 0], v0x55c4c8d357c0_0, L_0x7f74f5414b58;
L_0x55c4c8d866e0 .cmp/ne 32, L_0x55c4c8d864a0, L_0x7f74f5414ba0;
S_0x55c4c8d4d300 .scope module, "cprint" "xcprint" 5 216, 11 4 0, S_0x55c4c8d4cc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 8 "data_in";
v0x55c4c8c76bb0_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
v0x55c4c8c76c70_0 .net "data_in", 7 0, L_0x55c4c8d98360;  1 drivers
v0x55c4c8c769d0_0 .net "sel", 0 0, L_0x55c4c8d982f0;  1 drivers
S_0x55c4c8d48d00 .scope module, "displayDecoder" "xdispDecoder" 5 180, 12 3 0, S_0x55c4c8d4cc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "msg";
    .port_info 3 /INPUT 1 "display_sel";
    .port_info 4 /INPUT 1 "wr_enable";
    .port_info 5 /INPUT 8 "bin";
    .port_info 6 /INPUT 1 "sgn";
    .port_info 7 /INPUT 2 "dot";
    .port_info 8 /OUTPUT 4 "disp_select";
    .port_info 9 /OUTPUT 8 "disp_value";
v0x55c4c8c70220_0 .net "LED_activating_counter", 1 0, L_0x55c4c8d87450;  1 drivers
v0x55c4c8c70320_0 .var "aux", 4 0;
v0x55c4c8c6b000_0 .var "bcd", 11 0;
v0x55c4c8c6b0e0_0 .net "bin", 7 0, v0x55c4c8d6c2d0_0;  alias, 1 drivers
v0x55c4c8c6ae40_0 .var "bin_reg", 7 0;
v0x55c4c8c83c30_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
v0x55c4c8c83cd0_0 .var "disp_dot", 1 0;
v0x55c4c8c83a50_0 .var "disp_select", 3 0;
v0x55c4c8c83b30_0 .var "disp_value", 7 0;
v0x55c4c8c83870_0 .net "display_sel", 0 0, v0x55c4c8d0b490_0;  alias, 1 drivers
L_0x7f74f5414d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c4c8c83910_0 .net "dot", 1 0, L_0x7f74f5414d50;  1 drivers
v0x55c4c8c7e630_0 .var "j", 3 0;
L_0x7f74f5414cc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c4c8c7e710_0 .net "msg", 1 0, L_0x7f74f5414cc0;  1 drivers
v0x55c4c8c7e450_0 .var "refresh_counter", 19 0;
v0x55c4c8c7e510_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
L_0x7f74f5414d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c4c8c7e270_0 .net "sgn", 0 0, L_0x7f74f5414d08;  1 drivers
v0x55c4c8c7e330_0 .net "wr_enable", 0 0, L_0x55c4c8d869e0;  alias, 1 drivers
E_0x55c4c8c70500/0 .event edge, v0x55c4c8c70220_0, v0x55c4c8c7e710_0, v0x55c4c8c6b000_0, v0x55c4c8c83910_0;
E_0x55c4c8c70500/1 .event edge, v0x55c4c8c7e270_0;
E_0x55c4c8c70500 .event/or E_0x55c4c8c70500/0, E_0x55c4c8c70500/1;
E_0x55c4c8c76b20 .event edge, v0x55c4c8c70320_0, v0x55c4c8c83cd0_0;
E_0x55c4c8c51220 .event edge, v0x55c4c8c6b000_0, v0x55c4c8c6ae40_0;
L_0x55c4c8d87450 .part v0x55c4c8c7e450_0, 18, 2;
S_0x55c4c8d43ea0 .scope module, "ram" "xram" 5 99, 13 4 0, S_0x55c4c8d4cc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "pc";
    .port_info 2 /OUTPUT 32 "instruction";
    .port_info 3 /INPUT 1 "data_sel";
    .port_info 4 /INPUT 1 "data_we";
    .port_info 5 /INPUT 9 "data_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "data_out";
L_0x55c4c8d86dc0 .functor BUFZ 9, L_0x55c4c8d85f30, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55c4c8d86e30 .functor BUFZ 1, L_0x55c4c8d869e0, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d86ea0 .functor BUFZ 32, L_0x55c4c8d86a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55c4c8d86f10 .functor BUFZ 1, v0x55c4c8d09ab0_0, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d86f80 .functor BUFZ 32, v0x55c4c8cef280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55c4c8cd5c00_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
v0x55c4c8cd5cc0_0 .net "data_addr", 8 0, L_0x55c4c8d85f30;  1 drivers
v0x55c4c8cf9820_0 .net "data_addr_int", 8 0, L_0x55c4c8d86dc0;  1 drivers
v0x55c4c8cf98e0_0 .net "data_en_int", 0 0, L_0x55c4c8d86f10;  1 drivers
v0x55c4c8cfb960_0 .net "data_in", 31 0, L_0x55c4c8d86a50;  alias, 1 drivers
v0x55c4c8cfba70_0 .net "data_in_int", 31 0, L_0x55c4c8d86ea0;  1 drivers
v0x55c4c8cef1b0_0 .net "data_out", 31 0, L_0x55c4c8d86f80;  alias, 1 drivers
v0x55c4c8cef280_0 .var "data_out_int", 31 0;
v0x55c4c8ceead0_0 .net "data_sel", 0 0, v0x55c4c8d09ab0_0;  alias, 1 drivers
v0x55c4c8ceeb70_0 .net "data_we", 0 0, L_0x55c4c8d869e0;  alias, 1 drivers
v0x55c4c8ceec10_0 .net "data_we_int", 0 0, L_0x55c4c8d86e30;  1 drivers
L_0x7f74f5414be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c4c8ce56c0_0 .net "instr_en", 0 0, L_0x7f74f5414be8;  1 drivers
v0x55c4c8ce5780_0 .var "instruction", 31 0;
v0x55c4c8cdc5b0 .array "mem", 0 511, 31 0;
v0x55c4c8cdc650_0 .net "pc", 8 0, v0x55c4c8c56500_0;  alias, 1 drivers
S_0x55c4c8d1f5d0 .scope module, "real_alu" "xALU" 5 192, 14 3 0, S_0x55c4c8d4cc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "alu_sel";
    .port_info 3 /INPUT 1 "wr_enable";
    .port_info 4 /INPUT 4 "first_nr";
    .port_info 5 /INPUT 4 "second_nr";
    .port_info 6 /INPUT 4 "operation";
    .port_info 7 /OUTPUT 8 "result_uncoded";
    .port_info 8 /OUTPUT 1 "alu_done";
L_0x7f74f5414d98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d87520 .functor XNOR 1, L_0x55c4c8d883f0, L_0x7f74f5414d98, C4<0>, C4<0>;
L_0x7f74f5414de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d87660 .functor XNOR 1, L_0x55c4c8d902d0, L_0x7f74f5414de0, C4<0>, C4<0>;
L_0x55c4c8d87770 .functor OR 1, L_0x55c4c8d87520, L_0x55c4c8d87660, C4<0>, C4<0>;
L_0x7f74f5414e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d87880 .functor XNOR 1, L_0x55c4c8d94a10, L_0x7f74f5414e28, C4<0>, C4<0>;
L_0x55c4c8d879c0 .functor OR 1, L_0x55c4c8d87770, L_0x55c4c8d87880, C4<0>, C4<0>;
L_0x55c4c8d87b70 .functor AND 1, v0x55c4c8d0de10_0, L_0x55c4c8d87ad0, C4<1>, C4<1>;
L_0x55c4c8d87c70 .functor AND 1, L_0x55c4c8d87b70, L_0x55c4c8d869e0, C4<1>, C4<1>;
L_0x55c4c8d87e20 .functor AND 1, v0x55c4c8d0de10_0, L_0x55c4c8d87d80, C4<1>, C4<1>;
L_0x55c4c8d87f70 .functor AND 1, L_0x55c4c8d87e20, L_0x55c4c8d869e0, C4<1>, C4<1>;
L_0x55c4c8d880d0 .functor AND 1, v0x55c4c8d0de10_0, L_0x55c4c8d88030, C4<1>, C4<1>;
L_0x55c4c8d881f0 .functor AND 1, L_0x55c4c8d880d0, L_0x55c4c8d869e0, C4<1>, C4<1>;
v0x55c4c8d6aae0_0 .net/2u *"_s0", 0 0, L_0x7f74f5414d98;  1 drivers
v0x55c4c8d6abe0_0 .net/2u *"_s10", 0 0, L_0x7f74f5414e28;  1 drivers
v0x55c4c8d6acc0_0 .net *"_s12", 0 0, L_0x55c4c8d87880;  1 drivers
v0x55c4c8d6ad60_0 .net *"_s17", 0 0, L_0x55c4c8d87ad0;  1 drivers
v0x55c4c8d6ae40_0 .net *"_s18", 0 0, L_0x55c4c8d87b70;  1 drivers
v0x55c4c8d6af20_0 .net *"_s2", 0 0, L_0x55c4c8d87520;  1 drivers
v0x55c4c8d6afe0_0 .net *"_s23", 0 0, L_0x55c4c8d87d80;  1 drivers
v0x55c4c8d6b0c0_0 .net *"_s24", 0 0, L_0x55c4c8d87e20;  1 drivers
v0x55c4c8d6b1a0_0 .net *"_s29", 0 0, L_0x55c4c8d88030;  1 drivers
v0x55c4c8d6b310_0 .net *"_s30", 0 0, L_0x55c4c8d880d0;  1 drivers
v0x55c4c8d6b3f0_0 .net/2u *"_s4", 0 0, L_0x7f74f5414de0;  1 drivers
v0x55c4c8d6b4d0_0 .net *"_s6", 0 0, L_0x55c4c8d87660;  1 drivers
v0x55c4c8d6b590_0 .net *"_s8", 0 0, L_0x55c4c8d87770;  1 drivers
v0x55c4c8d6b650_0 .var "alu_done", 0 0;
v0x55c4c8d6b6f0_0 .net "alu_done_aux", 0 0, L_0x55c4c8d879c0;  1 drivers
v0x55c4c8d6b790_0 .net "alu_sel", 0 0, v0x55c4c8d0de10_0;  alias, 1 drivers
v0x55c4c8d6b860_0 .var "alu_sel_reg", 0 0;
v0x55c4c8d6b900_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
v0x55c4c8d6b9a0_0 .net "div_sel", 0 0, L_0x55c4c8d881f0;  1 drivers
v0x55c4c8d6ba70_0 .net "division_done", 0 0, L_0x55c4c8d94a10;  1 drivers
v0x55c4c8d6bb40_0 .net "done_sum", 0 0, L_0x55c4c8d883f0;  1 drivers
v0x55c4c8d6bc10_0 .net "first_nr", 3 0, v0x55c4c8d3d730_0;  alias, 1 drivers
v0x55c4c8d6bcb0_0 .var "first_nr_reg", 3 0;
v0x55c4c8d6bd50_0 .net "mult_sel", 0 0, L_0x55c4c8d87f70;  1 drivers
v0x55c4c8d6be20_0 .net "multiply_done", 0 0, L_0x55c4c8d902d0;  1 drivers
v0x55c4c8d6bef0_0 .net "operation", 3 0, v0x55c4c8d335d0_0;  alias, 1 drivers
v0x55c4c8d6bfc0_0 .var "operation_reg", 3 0;
v0x55c4c8d6c060_0 .net "result_finish_adder", 7 0, v0x55c4c8d1fe10_0;  1 drivers
v0x55c4c8d6c130_0 .net "result_finish_div", 7 0, v0x55c4c8d5bf50_0;  1 drivers
v0x55c4c8d6c200_0 .net "result_finish_mult", 7 0, v0x55c4c8d6a220_0;  1 drivers
v0x55c4c8d6c2d0_0 .var "result_uncoded", 7 0;
v0x55c4c8d6c3a0_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8d6c440_0 .net "second_nr", 3 0, v0x55c4c8c5cb50_0;  alias, 1 drivers
v0x55c4c8d6c510_0 .var "second_nr_reg", 3 0;
v0x55c4c8d6c5d0_0 .net "sum_sel", 0 0, L_0x55c4c8d87c70;  1 drivers
v0x55c4c8d6c670_0 .net "wr_enable", 0 0, L_0x55c4c8d869e0;  alias, 1 drivers
L_0x55c4c8d87ad0 .part v0x55c4c8d335d0_0, 0, 1;
L_0x55c4c8d87d80 .part v0x55c4c8d335d0_0, 1, 1;
L_0x55c4c8d88030 .part v0x55c4c8d335d0_0, 2, 1;
S_0x55c4c8d0a160 .scope module, "adder4bits" "full_adder_4bits" 14 39, 15 3 0, S_0x55c4c8d1f5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /OUTPUT 1 "done_sum";
    .port_info 6 /OUTPUT 8 "sum";
L_0x7f74f5414eb8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55c4c8cd1300_0 .net/2u *"_s2", 3 0, L_0x7f74f5414eb8;  1 drivers
L_0x7f74f5414f00 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55c4c8cd1400_0 .net/2u *"_s6", 3 0, L_0x7f74f5414f00;  1 drivers
v0x55c4c8d43820_0 .net "a", 3 0, v0x55c4c8d6bcb0_0;  1 drivers
v0x55c4c8d438e0_0 .net "aux1", 0 0, L_0x55c4c8d88870;  1 drivers
v0x55c4c8d416e0_0 .net "aux2", 0 0, L_0x55c4c8d88d30;  1 drivers
v0x55c4c8d41820_0 .net "aux3", 0 0, L_0x55c4c8d89250;  1 drivers
v0x55c4c8d39620_0 .net "aux_sum_final", 3 0, L_0x55c4c8d89b60;  1 drivers
v0x55c4c8d39700_0 .net "b", 3 0, v0x55c4c8d6c510_0;  1 drivers
L_0x7f74f5414e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d374e0_0 .net "ci", 0 0, L_0x7f74f5414e70;  1 drivers
v0x55c4c8d37580_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
v0x55c4c8d37620_0 .net "co", 0 0, L_0x55c4c8d89860;  1 drivers
v0x55c4c8cfd420_0 .var "counter", 3 0;
v0x55c4c8cfd4c0_0 .net "done_aux", 0 0, L_0x55c4c8d88300;  1 drivers
v0x55c4c8cfd580_0 .net "done_sum", 0 0, L_0x55c4c8d883f0;  alias, 1 drivers
v0x55c4c8d1fcb0_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8d1fd50_0 .net "start", 0 0, L_0x55c4c8d87c70;  alias, 1 drivers
v0x55c4c8d1fe10_0 .var "sum", 7 0;
L_0x55c4c8d88300 .cmp/eq 4, v0x55c4c8cfd420_0, L_0x7f74f5414eb8;
L_0x55c4c8d883f0 .cmp/eq 4, v0x55c4c8cfd420_0, L_0x7f74f5414f00;
L_0x55c4c8d88930 .part v0x55c4c8d6bcb0_0, 0, 1;
L_0x55c4c8d889d0 .part v0x55c4c8d6c510_0, 0, 1;
L_0x55c4c8d88e40 .part v0x55c4c8d6bcb0_0, 1, 1;
L_0x55c4c8d88ee0 .part v0x55c4c8d6c510_0, 1, 1;
L_0x55c4c8d89360 .part v0x55c4c8d6bcb0_0, 2, 1;
L_0x55c4c8d89400 .part v0x55c4c8d6c510_0, 2, 1;
L_0x55c4c8d899c0 .part v0x55c4c8d6bcb0_0, 3, 1;
L_0x55c4c8d89a60 .part v0x55c4c8d6c510_0, 3, 1;
L_0x55c4c8d89b60 .concat8 [ 1 1 1 1], L_0x55c4c8d88770, L_0x55c4c8d88c90, L_0x55c4c8d891b0, L_0x55c4c8d897c0;
S_0x55c4c8cb2640 .scope module, "adder0" "full_adder" 15 25, 9 3 0, S_0x55c4c8d0a160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d88530 .functor XOR 1, L_0x55c4c8d88930, L_0x55c4c8d889d0, C4<0>, C4<0>;
L_0x55c4c8d885a0 .functor AND 1, L_0x55c4c8d88530, L_0x7f74f5414e70, C4<1>, C4<1>;
L_0x55c4c8d88660 .functor AND 1, L_0x55c4c8d88930, L_0x55c4c8d889d0, C4<1>, C4<1>;
L_0x55c4c8d88770 .functor XOR 1, L_0x55c4c8d88530, L_0x7f74f5414e70, C4<0>, C4<0>;
L_0x55c4c8d88870 .functor OR 1, L_0x55c4c8d885a0, L_0x55c4c8d88660, C4<0>, C4<0>;
v0x55c4c8d3f5f0_0 .net "a", 0 0, L_0x55c4c8d88930;  1 drivers
v0x55c4c8d35340_0 .net "b", 0 0, L_0x55c4c8d889d0;  1 drivers
v0x55c4c8d35400_0 .net "ci", 0 0, L_0x7f74f5414e70;  alias, 1 drivers
v0x55c4c8cea020_0 .net "co", 0 0, L_0x55c4c8d88870;  alias, 1 drivers
v0x55c4c8cea0e0_0 .net "out_and1", 0 0, L_0x55c4c8d885a0;  1 drivers
v0x55c4c8ce0f10_0 .net "out_and2", 0 0, L_0x55c4c8d88660;  1 drivers
v0x55c4c8ce0fd0_0 .net "out_xor", 0 0, L_0x55c4c8d88530;  1 drivers
v0x55c4c8d23f30_0 .net "sum", 0 0, L_0x55c4c8d88770;  1 drivers
S_0x55c4c8d17bd0 .scope module, "adder1" "full_adder" 15 35, 9 3 0, S_0x55c4c8d0a160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d88aa0 .functor XOR 1, L_0x55c4c8d88e40, L_0x55c4c8d88ee0, C4<0>, C4<0>;
L_0x55c4c8d88b10 .functor AND 1, L_0x55c4c8d88aa0, L_0x55c4c8d88870, C4<1>, C4<1>;
L_0x55c4c8d88bd0 .functor AND 1, L_0x55c4c8d88e40, L_0x55c4c8d88ee0, C4<1>, C4<1>;
L_0x55c4c8d88c90 .functor XOR 1, L_0x55c4c8d88aa0, L_0x55c4c8d88870, C4<0>, C4<0>;
L_0x55c4c8d88d30 .functor OR 1, L_0x55c4c8d88b10, L_0x55c4c8d88bd0, C4<0>, C4<0>;
v0x55c4c8d0eac0_0 .net "a", 0 0, L_0x55c4c8d88e40;  1 drivers
v0x55c4c8d0eba0_0 .net "b", 0 0, L_0x55c4c8d88ee0;  1 drivers
v0x55c4c8d35a20_0 .net "ci", 0 0, L_0x55c4c8d88870;  alias, 1 drivers
v0x55c4c8d35af0_0 .net "co", 0 0, L_0x55c4c8d88d30;  alias, 1 drivers
v0x55c4c8ce7860_0 .net "out_and1", 0 0, L_0x55c4c8d88b10;  1 drivers
v0x55c4c8ce7900_0 .net "out_and2", 0 0, L_0x55c4c8d88bd0;  1 drivers
v0x55c4c8ce79c0_0 .net "out_xor", 0 0, L_0x55c4c8d88aa0;  1 drivers
v0x55c4c8ce0890_0 .net "sum", 0 0, L_0x55c4c8d88c90;  1 drivers
S_0x55c4c8cde750 .scope module, "adder2" "full_adder" 15 44, 9 3 0, S_0x55c4c8d0a160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d88fc0 .functor XOR 1, L_0x55c4c8d89360, L_0x55c4c8d89400, C4<0>, C4<0>;
L_0x55c4c8d89030 .functor AND 1, L_0x55c4c8d88fc0, L_0x55c4c8d88d30, C4<1>, C4<1>;
L_0x55c4c8d890f0 .functor AND 1, L_0x55c4c8d89360, L_0x55c4c8d89400, C4<1>, C4<1>;
L_0x55c4c8d891b0 .functor XOR 1, L_0x55c4c8d88fc0, L_0x55c4c8d88d30, C4<0>, C4<0>;
L_0x55c4c8d89250 .functor OR 1, L_0x55c4c8d89030, L_0x55c4c8d890f0, C4<0>, C4<0>;
v0x55c4c8ce09d0_0 .net "a", 0 0, L_0x55c4c8d89360;  1 drivers
v0x55c4c8d238b0_0 .net "b", 0 0, L_0x55c4c8d89400;  1 drivers
v0x55c4c8d23970_0 .net "ci", 0 0, L_0x55c4c8d88d30;  alias, 1 drivers
v0x55c4c8d21770_0 .net "co", 0 0, L_0x55c4c8d89250;  alias, 1 drivers
v0x55c4c8d21810_0 .net "out_and1", 0 0, L_0x55c4c8d89030;  1 drivers
v0x55c4c8d218b0_0 .net "out_and2", 0 0, L_0x55c4c8d890f0;  1 drivers
v0x55c4c8d17550_0 .net "out_xor", 0 0, L_0x55c4c8d88fc0;  1 drivers
v0x55c4c8d17610_0 .net "sum", 0 0, L_0x55c4c8d891b0;  1 drivers
S_0x55c4c8d15410 .scope module, "adder3" "full_adder" 15 53, 9 3 0, S_0x55c4c8d0a160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d894f0 .functor XOR 1, L_0x55c4c8d899c0, L_0x55c4c8d89a60, C4<0>, C4<0>;
L_0x55c4c8d89560 .functor AND 1, L_0x55c4c8d894f0, L_0x55c4c8d89250, C4<1>, C4<1>;
L_0x55c4c8d896b0 .functor AND 1, L_0x55c4c8d899c0, L_0x55c4c8d89a60, C4<1>, C4<1>;
L_0x55c4c8d897c0 .functor XOR 1, L_0x55c4c8d894f0, L_0x55c4c8d89250, C4<0>, C4<0>;
L_0x55c4c8d89860 .functor OR 1, L_0x55c4c8d89560, L_0x55c4c8d896b0, C4<0>, C4<0>;
v0x55c4c8d0e440_0 .net "a", 0 0, L_0x55c4c8d899c0;  1 drivers
v0x55c4c8d0e520_0 .net "b", 0 0, L_0x55c4c8d89a60;  1 drivers
v0x55c4c8d0c300_0 .net "ci", 0 0, L_0x55c4c8d89250;  alias, 1 drivers
v0x55c4c8d0c400_0 .net "co", 0 0, L_0x55c4c8d89860;  alias, 1 drivers
v0x55c4c8cd5580_0 .net "out_and1", 0 0, L_0x55c4c8d89560;  1 drivers
v0x55c4c8cd5670_0 .net "out_and2", 0 0, L_0x55c4c8d896b0;  1 drivers
v0x55c4c8cd3440_0 .net "out_xor", 0 0, L_0x55c4c8d894f0;  1 drivers
v0x55c4c8cd3500_0 .net "sum", 0 0, L_0x55c4c8d897c0;  1 drivers
S_0x55c4c8d41d60 .scope module, "divide" "division_block" 14 60, 16 3 0, S_0x55c4c8d1f5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /OUTPUT 8 "q";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "done_division";
v0x55c4c8d5ae80_0 .var "D_aux", 3 0;
L_0x7f74f5415698 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d5af90_0 .net/2u *"_s12", 3 0, L_0x7f74f5415698;  1 drivers
L_0x7f74f54156e0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d5b050_0 .net/2u *"_s16", 3 0, L_0x7f74f54156e0;  1 drivers
L_0x7f74f54155c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d5b140_0 .net/2u *"_s2", 0 0, L_0x7f74f54155c0;  1 drivers
L_0x7f74f5415728 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d5b220_0 .net/2u *"_s20", 3 0, L_0x7f74f5415728;  1 drivers
L_0x7f74f5415770 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d5b300_0 .net/2u *"_s24", 3 0, L_0x7f74f5415770;  1 drivers
v0x55c4c8d5b3e0_0 .net *"_s5", 2 0, L_0x55c4c8d946c0;  1 drivers
v0x55c4c8d5b4c0_0 .net "a", 3 0, v0x55c4c8d6bcb0_0;  alias, 1 drivers
v0x55c4c8d5b580_0 .var "aux_sumy_v2", 7 0;
v0x55c4c8d5b660_0 .net "b", 3 0, v0x55c4c8d6c510_0;  alias, 1 drivers
v0x55c4c8d5b720_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
v0x55c4c8d5b7c0_0 .var "complement_result_sel", 0 0;
v0x55c4c8d5b880_0 .var "counter", 3 0;
v0x55c4c8d5b960_0 .var "divider_aux", 3 0;
v0x55c4c8d5ba20_0 .net "done", 0 0, L_0x55c4c8d94cc0;  1 drivers
v0x55c4c8d5bac0_0 .net "done_division", 0 0, L_0x55c4c8d94a10;  alias, 1 drivers
v0x55c4c8d5bb80_0 .net "done_valid", 0 0, L_0x55c4c8d92f20;  1 drivers
v0x55c4c8d5bd30_0 .net "done_valid_xor", 0 0, L_0x55c4c8d94ab0;  1 drivers
v0x55c4c8d5bdf0_0 .net "first_nr_aux", 3 0, v0x55c4c8d57690_0;  1 drivers
v0x55c4c8d5beb0_0 .net "multiply_done", 0 0, L_0x55c4c8d94bd0;  1 drivers
v0x55c4c8d5bf50_0 .var "q", 7 0;
v0x55c4c8d5c030_0 .net "quociente", 3 0, v0x55c4c8c20b60_0;  1 drivers
v0x55c4c8d5c120_0 .net "quociente_XOR", 3 0, v0x55c4c8d5aac0_0;  1 drivers
v0x55c4c8d5c1f0_0 .net "resto", 3 0, L_0x55c4c8d92e80;  1 drivers
v0x55c4c8d5c2c0_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8d5c360_0 .net "second_nr_aux", 3 0, v0x55c4c8d57930_0;  1 drivers
v0x55c4c8d5c430_0 .net "start", 0 0, L_0x55c4c8d881f0;  alias, 1 drivers
v0x55c4c8d5c4d0_0 .var "start_aux", 0 0;
L_0x55c4c8d946c0 .part v0x55c4c8c20b60_0, 0, 3;
L_0x55c4c8d94760 .concat [ 3 1 0 0], L_0x55c4c8d946c0, L_0x7f74f54155c0;
L_0x55c4c8d94a10 .cmp/eq 4, v0x55c4c8d5b880_0, L_0x7f74f5415698;
L_0x55c4c8d94ab0 .cmp/eq 4, v0x55c4c8d5b880_0, L_0x7f74f54156e0;
L_0x55c4c8d94bd0 .cmp/eq 4, v0x55c4c8d5b880_0, L_0x7f74f5415728;
L_0x55c4c8d94cc0 .cmp/eq 4, v0x55c4c8d5b880_0, L_0x7f74f5415770;
S_0x55c4c8bcb770 .scope module, "div1" "div_par" 16 45, 17 3 0, S_0x55c4c8d41d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 4 "divider";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 4 "q";
    .port_info 4 /OUTPUT 4 "r";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 1 "valid";
v0x55c4c8bcba20_0 .net "D", 3 0, v0x55c4c8d5ae80_0;  1 drivers
v0x55c4c8d37c10_0 .var "Dext", 7 0;
L_0x7f74f54154e8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d37cf0_0 .net/2u *"_s2", 2 0, L_0x7f74f54154e8;  1 drivers
v0x55c4c8bc0390_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
v0x55c4c8bc0540_0 .var "cnt", 2 0;
v0x55c4c8bc0670_0 .net "divider", 3 0, v0x55c4c8d5b960_0;  1 drivers
v0x55c4c8c20b60_0 .var "q", 3 0;
v0x55c4c8c20c40_0 .net "r", 3 0, L_0x55c4c8d92e80;  alias, 1 drivers
v0x55c4c8c20d20_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8c20dc0_0 .net "start", 0 0, v0x55c4c8d5c4d0_0;  1 drivers
v0x55c4c8c20e80_0 .net "valid", 0 0, L_0x55c4c8d92f20;  alias, 1 drivers
L_0x55c4c8d92e80 .part v0x55c4c8d37c10_0, 0, 4;
L_0x55c4c8d92f20 .cmp/eq 3, v0x55c4c8bc0540_0, L_0x7f74f54154e8;
S_0x55c4c8b78fa0 .scope module, "multiply_comple2" "division_complement_to_2" 16 34, 18 3 0, S_0x55c4c8d41d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "first_nr_reg";
    .port_info 3 /INPUT 4 "second_nr_reg";
    .port_info 4 /INPUT 1 "complement1_sel";
    .port_info 5 /OUTPUT 4 "first_nr";
    .port_info 6 /OUTPUT 4 "second_nr";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7f74f5415338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d57140_0 .net "ci", 0 0, L_0x7f74f5415338;  1 drivers
v0x55c4c8d57200_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
v0x55c4c8d572c0_0 .var "complement1_finish", 0 0;
v0x55c4c8d57390_0 .net "complement1_finish_nr1", 0 0, v0x55c4c8bcdcb0_0;  1 drivers
v0x55c4c8d57460_0 .net "complement1_finish_nr2", 0 0, v0x55c4c8d568a0_0;  1 drivers
L_0x7f74f54154a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d57500_0 .net "complement1_sel", 0 0, L_0x7f74f54154a0;  1 drivers
L_0x7f74f54152f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d575a0_0 .net "dumb_0", 3 0, L_0x7f74f54152f0;  1 drivers
v0x55c4c8d57690_0 .var "first_nr", 3 0;
v0x55c4c8d57730_0 .net "first_nr_aux", 3 0, v0x55c4c8bbdc30_0;  1 drivers
v0x55c4c8d577f0_0 .net "first_nr_reg", 3 0, v0x55c4c8d6bcb0_0;  alias, 1 drivers
v0x55c4c8d57890_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8d57930_0 .var "second_nr", 3 0;
v0x55c4c8d57a10_0 .net "second_nr_aux", 3 0, v0x55c4c8d56d80_0;  1 drivers
v0x55c4c8d57ad0_0 .net "second_nr_reg", 3 0, v0x55c4c8d6c510_0;  alias, 1 drivers
S_0x55c4c8b79220 .scope module, "division_complement_first_nr" "division_4bits_XOR" 18 26, 19 3 0, S_0x55c4c8b78fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f74f54153c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d90410 .functor XOR 4, v0x55c4c8d6bcb0_0, L_0x7f74f54153c8, C4<0000>, C4<0000>;
o0x7f74f5462d78 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55c4c8ba4ce0_0 name=_s35
v0x55c4c8ba4de0_0 .net *"_s7", 0 0, L_0x55c4c8d904d0;  1 drivers
v0x55c4c8ba4ec0_0 .net *"_s9", 2 0, L_0x55c4c8d905c0;  1 drivers
v0x55c4c8ba4f80_0 .net "a", 3 0, v0x55c4c8d6bcb0_0;  alias, 1 drivers
v0x55c4c8bc9f20_0 .net "a_xor", 3 0, L_0x55c4c8d90410;  1 drivers
v0x55c4c8bc9fe0_0 .net "aux1", 0 0, L_0x55c4c8d90a50;  1 drivers
v0x55c4c8bca0d0_0 .net "aux2", 0 0, L_0x55c4c8d91020;  1 drivers
v0x55c4c8bca1c0_0 .net "aux3", 0 0, L_0x55c4c8d91560;  1 drivers
v0x55c4c8bca260_0 .net "aux_xor", 3 0, L_0x7f74f54153c8;  1 drivers
v0x55c4c8bcda10_0 .net "b", 3 0, L_0x7f74f54152f0;  alias, 1 drivers
v0x55c4c8bcdad0_0 .net "ci", 0 0, L_0x7f74f5415338;  alias, 1 drivers
v0x55c4c8bcdb70_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
o0x7f74f5462e98 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4c8bcdc10_0 .net "co", 0 0, o0x7f74f5462e98;  0 drivers
v0x55c4c8bcdcb0_0 .var "complement1_finish", 0 0;
v0x55c4c8bcdd70_0 .net "complement1_sel", 0 0, L_0x7f74f54154a0;  alias, 1 drivers
L_0x7f74f5415380 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8bbd9a0_0 .net "dumby", 3 0, L_0x7f74f5415380;  1 drivers
v0x55c4c8bbda80_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8bbdc30_0 .var "sum", 3 0;
v0x55c4c8bbdd10_0 .net "sum_aux", 3 0, L_0x55c4c8d99620;  1 drivers
v0x55c4c8b8c100_0 .net "sum_aux_v2", 3 0, L_0x55c4c8d90660;  1 drivers
L_0x55c4c8d904d0 .part L_0x7f74f5415380, 3, 1;
L_0x55c4c8d905c0 .part L_0x55c4c8d99620, 0, 3;
L_0x55c4c8d90660 .concat [ 3 1 0 0], L_0x55c4c8d905c0, L_0x55c4c8d904d0;
L_0x55c4c8d90b60 .part L_0x55c4c8d90410, 0, 1;
L_0x55c4c8d90c50 .part L_0x7f74f54152f0, 0, 1;
L_0x55c4c8d91130 .part L_0x55c4c8d90410, 1, 1;
L_0x55c4c8d911d0 .part L_0x7f74f54152f0, 1, 1;
L_0x55c4c8d916c0 .part L_0x55c4c8d90410, 2, 1;
L_0x55c4c8d91840 .part L_0x7f74f54152f0, 2, 1;
L_0x55c4c8d99620 .concat [ 1 1 1 1], L_0x55c4c8d909e0, L_0x55c4c8d90fb0, L_0x55c4c8d914f0, o0x7f74f5462d78;
S_0x55c4c8c08ee0 .scope module, "adder0" "full_adder" 19 30, 9 3 0, S_0x55c4c8b79220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d907a0 .functor XOR 1, L_0x55c4c8d90b60, L_0x55c4c8d90c50, C4<0>, C4<0>;
L_0x55c4c8d90810 .functor AND 1, L_0x55c4c8d907a0, L_0x7f74f5415338, C4<1>, C4<1>;
L_0x55c4c8d908d0 .functor AND 1, L_0x55c4c8d90b60, L_0x55c4c8d90c50, C4<1>, C4<1>;
L_0x55c4c8d909e0 .functor XOR 1, L_0x55c4c8d907a0, L_0x7f74f5415338, C4<0>, C4<0>;
L_0x55c4c8d90a50 .functor OR 1, L_0x55c4c8d90810, L_0x55c4c8d908d0, C4<0>, C4<0>;
v0x55c4c8c090c0_0 .net "a", 0 0, L_0x55c4c8d90b60;  1 drivers
v0x55c4c8c09180_0 .net "b", 0 0, L_0x55c4c8d90c50;  1 drivers
v0x55c4c8b6bae0_0 .net "ci", 0 0, L_0x7f74f5415338;  alias, 1 drivers
v0x55c4c8b6bb80_0 .net "co", 0 0, L_0x55c4c8d90a50;  alias, 1 drivers
v0x55c4c8b6bc40_0 .net "out_and1", 0 0, L_0x55c4c8d90810;  1 drivers
v0x55c4c8b6bd00_0 .net "out_and2", 0 0, L_0x55c4c8d908d0;  1 drivers
v0x55c4c8b6bdc0_0 .net "out_xor", 0 0, L_0x55c4c8d907a0;  1 drivers
v0x55c4c8bb83a0_0 .net "sum", 0 0, L_0x55c4c8d909e0;  1 drivers
S_0x55c4c8bb8500 .scope module, "adder1" "full_adder" 19 40, 9 3 0, S_0x55c4c8b79220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d90d80 .functor XOR 1, L_0x55c4c8d91130, L_0x55c4c8d911d0, C4<0>, C4<0>;
L_0x55c4c8d90df0 .functor AND 1, L_0x55c4c8d90d80, L_0x55c4c8d90a50, C4<1>, C4<1>;
L_0x55c4c8d90ef0 .functor AND 1, L_0x55c4c8d91130, L_0x55c4c8d911d0, C4<1>, C4<1>;
L_0x55c4c8d90fb0 .functor XOR 1, L_0x55c4c8d90d80, L_0x55c4c8d90a50, C4<0>, C4<0>;
L_0x55c4c8d91020 .functor OR 1, L_0x55c4c8d90df0, L_0x55c4c8d90ef0, C4<0>, C4<0>;
v0x55c4c8bb8700_0 .net "a", 0 0, L_0x55c4c8d91130;  1 drivers
v0x55c4c8b80980_0 .net "b", 0 0, L_0x55c4c8d911d0;  1 drivers
v0x55c4c8b80a40_0 .net "ci", 0 0, L_0x55c4c8d90a50;  alias, 1 drivers
v0x55c4c8b80b40_0 .net "co", 0 0, L_0x55c4c8d91020;  alias, 1 drivers
v0x55c4c8b80be0_0 .net "out_and1", 0 0, L_0x55c4c8d90df0;  1 drivers
v0x55c4c8b80cd0_0 .net "out_and2", 0 0, L_0x55c4c8d90ef0;  1 drivers
v0x55c4c8b96530_0 .net "out_xor", 0 0, L_0x55c4c8d90d80;  1 drivers
v0x55c4c8b965f0_0 .net "sum", 0 0, L_0x55c4c8d90fb0;  1 drivers
S_0x55c4c8b96750 .scope module, "adder2" "full_adder" 19 50, 9 3 0, S_0x55c4c8b79220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d91270 .functor XOR 1, L_0x55c4c8d916c0, L_0x55c4c8d91840, C4<0>, C4<0>;
L_0x55c4c8d912e0 .functor AND 1, L_0x55c4c8d91270, L_0x55c4c8d91020, C4<1>, C4<1>;
L_0x55c4c8d91430 .functor AND 1, L_0x55c4c8d916c0, L_0x55c4c8d91840, C4<1>, C4<1>;
L_0x55c4c8d914f0 .functor XOR 1, L_0x55c4c8d91270, L_0x55c4c8d91020, C4<0>, C4<0>;
L_0x55c4c8d91560 .functor OR 1, L_0x55c4c8d912e0, L_0x55c4c8d91430, C4<0>, C4<0>;
v0x55c4c8bd4280_0 .net "a", 0 0, L_0x55c4c8d916c0;  1 drivers
v0x55c4c8bd4320_0 .net "b", 0 0, L_0x55c4c8d91840;  1 drivers
v0x55c4c8bd43e0_0 .net "ci", 0 0, L_0x55c4c8d91020;  alias, 1 drivers
v0x55c4c8bd44e0_0 .net "co", 0 0, L_0x55c4c8d91560;  alias, 1 drivers
v0x55c4c8bd5380_0 .net "out_and1", 0 0, L_0x55c4c8d912e0;  1 drivers
v0x55c4c8bd5470_0 .net "out_and2", 0 0, L_0x55c4c8d91430;  1 drivers
v0x55c4c8bd5530_0 .net "out_xor", 0 0, L_0x55c4c8d91270;  1 drivers
v0x55c4c8bd55f0_0 .net "sum", 0 0, L_0x55c4c8d914f0;  1 drivers
S_0x55c4c8b8c300 .scope module, "division_complement_second_nr" "division_4bits_XOR" 18 38, 19 3 0, S_0x55c4c8b78fa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f74f5415458 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d918e0 .functor XOR 4, v0x55c4c8d6c510_0, L_0x7f74f5415458, C4<0000>, C4<0000>;
o0x7f74f5463858 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55c4c8d55e20_0 name=_s35
v0x55c4c8d55f20_0 .net *"_s7", 0 0, L_0x55c4c8d91950;  1 drivers
v0x55c4c8d56000_0 .net *"_s9", 2 0, L_0x55c4c8d91a40;  1 drivers
v0x55c4c8d560c0_0 .net "a", 3 0, v0x55c4c8d6c510_0;  alias, 1 drivers
v0x55c4c8d561b0_0 .net "a_xor", 3 0, L_0x55c4c8d918e0;  1 drivers
v0x55c4c8d562c0_0 .net "aux1", 0 0, L_0x55c4c8d91fe0;  1 drivers
v0x55c4c8d563b0_0 .net "aux2", 0 0, L_0x55c4c8d92510;  1 drivers
v0x55c4c8d564a0_0 .net "aux3", 0 0, L_0x55c4c8d92b00;  1 drivers
v0x55c4c8d56540_0 .net "aux_xor", 3 0, L_0x7f74f5415458;  1 drivers
v0x55c4c8d56600_0 .net "b", 3 0, L_0x7f74f54152f0;  alias, 1 drivers
v0x55c4c8d566c0_0 .net "ci", 0 0, L_0x7f74f5415338;  alias, 1 drivers
v0x55c4c8d56760_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
o0x7f74f5463948 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4c8d56800_0 .net "co", 0 0, o0x7f74f5463948;  0 drivers
v0x55c4c8d568a0_0 .var "complement1_finish", 0 0;
v0x55c4c8d56960_0 .net "complement1_sel", 0 0, L_0x7f74f54154a0;  alias, 1 drivers
L_0x7f74f5415410 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d56a00_0 .net "dumby", 3 0, L_0x7f74f5415410;  1 drivers
v0x55c4c8d56ac0_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8d56d80_0 .var "sum", 3 0;
v0x55c4c8d56e60_0 .net "sum_aux", 3 0, L_0x55c4c8d99810;  1 drivers
v0x55c4c8d56f40_0 .net "sum_aux_v2", 3 0, L_0x55c4c8d91ae0;  1 drivers
L_0x55c4c8d91950 .part L_0x7f74f5415410, 3, 1;
L_0x55c4c8d91a40 .part L_0x55c4c8d99810, 0, 3;
L_0x55c4c8d91ae0 .concat [ 3 1 0 0], L_0x55c4c8d91a40, L_0x55c4c8d91950;
L_0x55c4c8d920f0 .part L_0x55c4c8d918e0, 0, 1;
L_0x55c4c8d921e0 .part L_0x7f74f54152f0, 0, 1;
L_0x55c4c8d92620 .part L_0x55c4c8d918e0, 1, 1;
L_0x55c4c8d926c0 .part L_0x7f74f54152f0, 1, 1;
L_0x55c4c8d92c60 .part L_0x55c4c8d918e0, 2, 1;
L_0x55c4c8d92de0 .part L_0x7f74f54152f0, 2, 1;
L_0x55c4c8d99810 .concat [ 1 1 1 1], L_0x55c4c8d91f70, L_0x55c4c8d92470, L_0x55c4c8d92a60, o0x7f74f5463858;
S_0x55c4c8c292e0 .scope module, "adder0" "full_adder" 19 30, 9 3 0, S_0x55c4c8b8c300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d91c20 .functor XOR 1, L_0x55c4c8d920f0, L_0x55c4c8d921e0, C4<0>, C4<0>;
L_0x55c4c8d91c90 .functor AND 1, L_0x55c4c8d91c20, L_0x7f74f5415338, C4<1>, C4<1>;
L_0x55c4c8d91e60 .functor AND 1, L_0x55c4c8d920f0, L_0x55c4c8d921e0, C4<1>, C4<1>;
L_0x55c4c8d91f70 .functor XOR 1, L_0x55c4c8d91c20, L_0x7f74f5415338, C4<0>, C4<0>;
L_0x55c4c8d91fe0 .functor OR 1, L_0x55c4c8d91c90, L_0x55c4c8d91e60, C4<0>, C4<0>;
v0x55c4c8c29540_0 .net "a", 0 0, L_0x55c4c8d920f0;  1 drivers
v0x55c4c8c01080_0 .net "b", 0 0, L_0x55c4c8d921e0;  1 drivers
v0x55c4c8c01140_0 .net "ci", 0 0, L_0x7f74f5415338;  alias, 1 drivers
v0x55c4c8c01260_0 .net "co", 0 0, L_0x55c4c8d91fe0;  alias, 1 drivers
v0x55c4c8c01300_0 .net "out_and1", 0 0, L_0x55c4c8d91c90;  1 drivers
v0x55c4c8d549d0_0 .net "out_and2", 0 0, L_0x55c4c8d91e60;  1 drivers
v0x55c4c8d54a70_0 .net "out_xor", 0 0, L_0x55c4c8d91c20;  1 drivers
v0x55c4c8d54b10_0 .net "sum", 0 0, L_0x55c4c8d91f70;  1 drivers
S_0x55c4c8d54bb0 .scope module, "adder1" "full_adder" 19 40, 9 3 0, S_0x55c4c8b8c300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d92280 .functor XOR 1, L_0x55c4c8d92620, L_0x55c4c8d926c0, C4<0>, C4<0>;
L_0x55c4c8d922f0 .functor AND 1, L_0x55c4c8d92280, L_0x55c4c8d91fe0, C4<1>, C4<1>;
L_0x55c4c8d923b0 .functor AND 1, L_0x55c4c8d92620, L_0x55c4c8d926c0, C4<1>, C4<1>;
L_0x55c4c8d92470 .functor XOR 1, L_0x55c4c8d92280, L_0x55c4c8d91fe0, C4<0>, C4<0>;
L_0x55c4c8d92510 .functor OR 1, L_0x55c4c8d922f0, L_0x55c4c8d923b0, C4<0>, C4<0>;
v0x55c4c8d54de0_0 .net "a", 0 0, L_0x55c4c8d92620;  1 drivers
v0x55c4c8d54ea0_0 .net "b", 0 0, L_0x55c4c8d926c0;  1 drivers
v0x55c4c8d54f60_0 .net "ci", 0 0, L_0x55c4c8d91fe0;  alias, 1 drivers
v0x55c4c8d55030_0 .net "co", 0 0, L_0x55c4c8d92510;  alias, 1 drivers
v0x55c4c8d550d0_0 .net "out_and1", 0 0, L_0x55c4c8d922f0;  1 drivers
v0x55c4c8d551c0_0 .net "out_and2", 0 0, L_0x55c4c8d923b0;  1 drivers
v0x55c4c8d55280_0 .net "out_xor", 0 0, L_0x55c4c8d92280;  1 drivers
v0x55c4c8d55340_0 .net "sum", 0 0, L_0x55c4c8d92470;  1 drivers
S_0x55c4c8d554a0 .scope module, "adder2" "full_adder" 19 50, 9 3 0, S_0x55c4c8b8c300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d92870 .functor XOR 1, L_0x55c4c8d92c60, L_0x55c4c8d92de0, C4<0>, C4<0>;
L_0x55c4c8d928e0 .functor AND 1, L_0x55c4c8d92870, L_0x55c4c8d92510, C4<1>, C4<1>;
L_0x55c4c8d929a0 .functor AND 1, L_0x55c4c8d92c60, L_0x55c4c8d92de0, C4<1>, C4<1>;
L_0x55c4c8d92a60 .functor XOR 1, L_0x55c4c8d92870, L_0x55c4c8d92510, C4<0>, C4<0>;
L_0x55c4c8d92b00 .functor OR 1, L_0x55c4c8d928e0, L_0x55c4c8d929a0, C4<0>, C4<0>;
v0x55c4c8d55730_0 .net "a", 0 0, L_0x55c4c8d92c60;  1 drivers
v0x55c4c8d557f0_0 .net "b", 0 0, L_0x55c4c8d92de0;  1 drivers
v0x55c4c8d558b0_0 .net "ci", 0 0, L_0x55c4c8d92510;  alias, 1 drivers
v0x55c4c8d559b0_0 .net "co", 0 0, L_0x55c4c8d92b00;  alias, 1 drivers
v0x55c4c8d55a50_0 .net "out_and1", 0 0, L_0x55c4c8d928e0;  1 drivers
v0x55c4c8d55b40_0 .net "out_and2", 0 0, L_0x55c4c8d929a0;  1 drivers
v0x55c4c8d55c00_0 .net "out_xor", 0 0, L_0x55c4c8d92870;  1 drivers
v0x55c4c8d55cc0_0 .net "sum", 0 0, L_0x55c4c8d92a60;  1 drivers
S_0x55c4c8d57d10 .scope module, "result_div" "division_4bits_XOR" 16 56, 19 3 0, S_0x55c4c8d41d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f74f5415578 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d93010 .functor XOR 4, L_0x55c4c8d94760, L_0x7f74f5415578, C4<0000>, C4<0000>;
o0x7f74f5464518 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55c4c8d59c40_0 name=_s35
v0x55c4c8d59d40_0 .net *"_s7", 0 0, L_0x55c4c8d930d0;  1 drivers
v0x55c4c8d59e20_0 .net *"_s9", 2 0, L_0x55c4c8d931c0;  1 drivers
v0x55c4c8d59ee0_0 .net "a", 3 0, L_0x55c4c8d94760;  1 drivers
v0x55c4c8d59fc0_0 .net "a_xor", 3 0, L_0x55c4c8d93010;  1 drivers
v0x55c4c8d5a0f0_0 .net "aux1", 0 0, L_0x55c4c8d93790;  1 drivers
v0x55c4c8d5a1e0_0 .net "aux2", 0 0, L_0x55c4c8d93d80;  1 drivers
v0x55c4c8d5a2d0_0 .net "aux3", 0 0, L_0x55c4c8d94340;  1 drivers
v0x55c4c8d5a370_0 .net "aux_xor", 3 0, L_0x7f74f5415578;  1 drivers
L_0x7f74f5415608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d5a430_0 .net "b", 3 0, L_0x7f74f5415608;  1 drivers
L_0x7f74f5415650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d5a510_0 .net "ci", 0 0, L_0x7f74f5415650;  1 drivers
v0x55c4c8d5a5b0_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
o0x7f74f5464668 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4c8d5a650_0 .net "co", 0 0, o0x7f74f5464668;  0 drivers
v0x55c4c8d5a6f0_0 .var "complement1_finish", 0 0;
v0x55c4c8d5a7b0_0 .net "complement1_sel", 0 0, L_0x55c4c8d92f20;  alias, 1 drivers
L_0x7f74f5415530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d5a850_0 .net "dumby", 3 0, L_0x7f74f5415530;  1 drivers
v0x55c4c8d5a910_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8d5aac0_0 .var "sum", 3 0;
v0x55c4c8d5aba0_0 .net "sum_aux", 3 0, L_0x55c4c8d99a00;  1 drivers
v0x55c4c8d5ac80_0 .net "sum_aux_v2", 3 0, L_0x55c4c8d93290;  1 drivers
L_0x55c4c8d930d0 .part L_0x7f74f5415530, 3, 1;
L_0x55c4c8d931c0 .part L_0x55c4c8d99a00, 0, 3;
L_0x55c4c8d93290 .concat [ 3 1 0 0], L_0x55c4c8d931c0, L_0x55c4c8d930d0;
L_0x55c4c8d938a0 .part L_0x55c4c8d93010, 0, 1;
L_0x55c4c8d939c0 .part L_0x7f74f5415608, 0, 1;
L_0x55c4c8d93e90 .part L_0x55c4c8d93010, 1, 1;
L_0x55c4c8d93f30 .part L_0x7f74f5415608, 1, 1;
L_0x55c4c8d944a0 .part L_0x55c4c8d93010, 2, 1;
L_0x55c4c8d94620 .part L_0x7f74f5415608, 2, 1;
L_0x55c4c8d99a00 .concat [ 1 1 1 1], L_0x55c4c8d936f0, L_0x55c4c8d93ce0, L_0x55c4c8d942a0, o0x7f74f5464518;
S_0x55c4c8d57fd0 .scope module, "adder0" "full_adder" 19 30, 9 3 0, S_0x55c4c8d57d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d93400 .functor XOR 1, L_0x55c4c8d938a0, L_0x55c4c8d939c0, C4<0>, C4<0>;
L_0x55c4c8d934a0 .functor AND 1, L_0x55c4c8d93400, L_0x7f74f5415650, C4<1>, C4<1>;
L_0x55c4c8d935e0 .functor AND 1, L_0x55c4c8d938a0, L_0x55c4c8d939c0, C4<1>, C4<1>;
L_0x55c4c8d936f0 .functor XOR 1, L_0x55c4c8d93400, L_0x7f74f5415650, C4<0>, C4<0>;
L_0x55c4c8d93790 .functor OR 1, L_0x55c4c8d934a0, L_0x55c4c8d935e0, C4<0>, C4<0>;
v0x55c4c8d58230_0 .net "a", 0 0, L_0x55c4c8d938a0;  1 drivers
v0x55c4c8d58310_0 .net "b", 0 0, L_0x55c4c8d939c0;  1 drivers
v0x55c4c8d583d0_0 .net "ci", 0 0, L_0x7f74f5415650;  alias, 1 drivers
v0x55c4c8d584a0_0 .net "co", 0 0, L_0x55c4c8d93790;  alias, 1 drivers
v0x55c4c8d58560_0 .net "out_and1", 0 0, L_0x55c4c8d934a0;  1 drivers
v0x55c4c8d58670_0 .net "out_and2", 0 0, L_0x55c4c8d935e0;  1 drivers
v0x55c4c8d58730_0 .net "out_xor", 0 0, L_0x55c4c8d93400;  1 drivers
v0x55c4c8d587f0_0 .net "sum", 0 0, L_0x55c4c8d936f0;  1 drivers
S_0x55c4c8d58950 .scope module, "adder1" "full_adder" 19 40, 9 3 0, S_0x55c4c8d57d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d93a60 .functor XOR 1, L_0x55c4c8d93e90, L_0x55c4c8d93f30, C4<0>, C4<0>;
L_0x55c4c8d93ad0 .functor AND 1, L_0x55c4c8d93a60, L_0x55c4c8d93790, C4<1>, C4<1>;
L_0x55c4c8d93c20 .functor AND 1, L_0x55c4c8d93e90, L_0x55c4c8d93f30, C4<1>, C4<1>;
L_0x55c4c8d93ce0 .functor XOR 1, L_0x55c4c8d93a60, L_0x55c4c8d93790, C4<0>, C4<0>;
L_0x55c4c8d93d80 .functor OR 1, L_0x55c4c8d93ad0, L_0x55c4c8d93c20, C4<0>, C4<0>;
v0x55c4c8d58bd0_0 .net "a", 0 0, L_0x55c4c8d93e90;  1 drivers
v0x55c4c8d58c90_0 .net "b", 0 0, L_0x55c4c8d93f30;  1 drivers
v0x55c4c8d58d50_0 .net "ci", 0 0, L_0x55c4c8d93790;  alias, 1 drivers
v0x55c4c8d58e50_0 .net "co", 0 0, L_0x55c4c8d93d80;  alias, 1 drivers
v0x55c4c8d58ef0_0 .net "out_and1", 0 0, L_0x55c4c8d93ad0;  1 drivers
v0x55c4c8d58fe0_0 .net "out_and2", 0 0, L_0x55c4c8d93c20;  1 drivers
v0x55c4c8d590a0_0 .net "out_xor", 0 0, L_0x55c4c8d93a60;  1 drivers
v0x55c4c8d59160_0 .net "sum", 0 0, L_0x55c4c8d93ce0;  1 drivers
S_0x55c4c8d592c0 .scope module, "adder2" "full_adder" 19 50, 9 3 0, S_0x55c4c8d57d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d94020 .functor XOR 1, L_0x55c4c8d944a0, L_0x55c4c8d94620, C4<0>, C4<0>;
L_0x55c4c8d94090 .functor AND 1, L_0x55c4c8d94020, L_0x55c4c8d93d80, C4<1>, C4<1>;
L_0x55c4c8d941e0 .functor AND 1, L_0x55c4c8d944a0, L_0x55c4c8d94620, C4<1>, C4<1>;
L_0x55c4c8d942a0 .functor XOR 1, L_0x55c4c8d94020, L_0x55c4c8d93d80, C4<0>, C4<0>;
L_0x55c4c8d94340 .functor OR 1, L_0x55c4c8d94090, L_0x55c4c8d941e0, C4<0>, C4<0>;
v0x55c4c8d59550_0 .net "a", 0 0, L_0x55c4c8d944a0;  1 drivers
v0x55c4c8d59610_0 .net "b", 0 0, L_0x55c4c8d94620;  1 drivers
v0x55c4c8d596d0_0 .net "ci", 0 0, L_0x55c4c8d93d80;  alias, 1 drivers
v0x55c4c8d597d0_0 .net "co", 0 0, L_0x55c4c8d94340;  alias, 1 drivers
v0x55c4c8d59870_0 .net "out_and1", 0 0, L_0x55c4c8d94090;  1 drivers
v0x55c4c8d59960_0 .net "out_and2", 0 0, L_0x55c4c8d941e0;  1 drivers
v0x55c4c8d59a20_0 .net "out_xor", 0 0, L_0x55c4c8d94020;  1 drivers
v0x55c4c8d59ae0_0 .net "sum", 0 0, L_0x55c4c8d942a0;  1 drivers
S_0x55c4c8d5c6a0 .scope module, "mult" "multiply_block" 14 49, 20 3 0, S_0x55c4c8d1f5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /OUTPUT 8 "c";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "multiply_done";
L_0x7f74f54152a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d69e40_0 .net/2u *"_s10", 3 0, L_0x7f74f54152a8;  1 drivers
L_0x7f74f5415260 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d69f40_0 .net/2u *"_s6", 3 0, L_0x7f74f5415260;  1 drivers
v0x55c4c8d6a020_0 .net "a", 3 0, v0x55c4c8d6bcb0_0;  alias, 1 drivers
v0x55c4c8d6a0c0_0 .var "aux_sumy_v2", 7 0;
v0x55c4c8d6a180_0 .net "b", 3 0, v0x55c4c8d6c510_0;  alias, 1 drivers
v0x55c4c8d6a220_0 .var "c", 7 0;
v0x55c4c8d6a300_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
v0x55c4c8d6a3a0_0 .var "complement_result_sel", 0 0;
v0x55c4c8d6a440_0 .var "counter", 3 0;
v0x55c4c8d6a500_0 .net "done", 0 0, L_0x55c4c8d90370;  1 drivers
v0x55c4c8d6a5c0_0 .net "first_nr_aux", 3 0, v0x55c4c8d635d0_0;  1 drivers
v0x55c4c8d6a680_0 .net "multiply_done", 0 0, L_0x55c4c8d902d0;  alias, 1 drivers
v0x55c4c8d6a720_0 .net "resulty", 7 0, v0x55c4c8d69b10_0;  1 drivers
v0x55c4c8d6a7e0_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8d6a880_0 .net "second_nr_aux", 3 0, v0x55c4c8d63900_0;  1 drivers
v0x55c4c8d6a920_0 .net "start", 0 0, L_0x55c4c8d87f70;  alias, 1 drivers
L_0x55c4c8d902d0 .cmp/eq 4, v0x55c4c8d6a440_0, L_0x7f74f5415260;
L_0x55c4c8d90370 .cmp/eq 4, v0x55c4c8d6a440_0, L_0x7f74f54152a8;
S_0x55c4c8d5c960 .scope module, "multiply_comple2" "multiply_complement_to_2" 20 26, 21 3 0, S_0x55c4c8d5c6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "first_nr_reg";
    .port_info 3 /INPUT 4 "second_nr_reg";
    .port_info 4 /INPUT 1 "complement1_sel";
    .port_info 5 /OUTPUT 4 "first_nr";
    .port_info 6 /OUTPUT 4 "second_nr";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7f74f5414f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d63080_0 .net "ci", 0 0, L_0x7f74f5414f90;  1 drivers
v0x55c4c8d63140_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
v0x55c4c8d63200_0 .var "complement1_finish", 0 0;
v0x55c4c8d632d0_0 .net "complement1_finish_nr1", 0 0, v0x55c4c8d5f720_0;  1 drivers
v0x55c4c8d633a0_0 .net "complement1_finish_nr2", 0 0, v0x55c4c8d628f0_0;  1 drivers
L_0x7f74f54150f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d63440_0 .net "complement1_sel", 0 0, L_0x7f74f54150f8;  1 drivers
L_0x7f74f5414f48 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d634e0_0 .net "dumb_0", 3 0, L_0x7f74f5414f48;  1 drivers
v0x55c4c8d635d0_0 .var "first_nr", 3 0;
v0x55c4c8d63670_0 .net "first_nr_aux", 3 0, v0x55c4c8d5fb30_0;  1 drivers
v0x55c4c8d637c0_0 .net "first_nr_reg", 3 0, v0x55c4c8d6bcb0_0;  alias, 1 drivers
v0x55c4c8d63860_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8d63900_0 .var "second_nr", 3 0;
v0x55c4c8d639e0_0 .net "second_nr_aux", 3 0, v0x55c4c8d62cc0_0;  1 drivers
v0x55c4c8d63aa0_0 .net "second_nr_reg", 3 0, v0x55c4c8d6c510_0;  alias, 1 drivers
S_0x55c4c8d5cc60 .scope module, "multiply_complement_first_nr" "multiply_4bits_XOR" 21 26, 22 3 0, S_0x55c4c8d5c960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f74f5415020 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d89cf0 .functor XOR 4, v0x55c4c8d6bcb0_0, L_0x7f74f5415020, C4<0000>, C4<0000>;
o0x7f74f5465448 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55c4c8d5ec50_0 name=_s35
v0x55c4c8d5ed50_0 .net *"_s7", 0 0, L_0x55c4c8d89db0;  1 drivers
v0x55c4c8d5ee30_0 .net *"_s9", 2 0, L_0x55c4c8d89ea0;  1 drivers
v0x55c4c8d5eef0_0 .net "a", 3 0, v0x55c4c8d6bcb0_0;  alias, 1 drivers
v0x55c4c8d5efb0_0 .net "a_xor", 3 0, L_0x55c4c8d89cf0;  1 drivers
v0x55c4c8d5f090_0 .net "aux1", 0 0, L_0x55c4c8d8a330;  1 drivers
v0x55c4c8d5f180_0 .net "aux2", 0 0, L_0x55c4c8d8a960;  1 drivers
v0x55c4c8d5f270_0 .net "aux3", 0 0, L_0x55c4c8d8af10;  1 drivers
v0x55c4c8d5f310_0 .net "aux_xor", 3 0, L_0x7f74f5415020;  1 drivers
v0x55c4c8d5f460_0 .net "b", 3 0, L_0x7f74f5414f48;  alias, 1 drivers
v0x55c4c8d5f540_0 .net "ci", 0 0, L_0x7f74f5414f90;  alias, 1 drivers
v0x55c4c8d5f5e0_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
o0x7f74f5465568 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4c8d5f680_0 .net "co", 0 0, o0x7f74f5465568;  0 drivers
v0x55c4c8d5f720_0 .var "complement1_finish", 0 0;
v0x55c4c8d5f7e0_0 .net "complement1_sel", 0 0, L_0x7f74f54150f8;  alias, 1 drivers
L_0x7f74f5414fd8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d5f8a0_0 .net "dumby", 3 0, L_0x7f74f5414fd8;  1 drivers
v0x55c4c8d5f980_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8d5fb30_0 .var "sum", 3 0;
v0x55c4c8d5fc10_0 .net "sum_aux", 3 0, L_0x55c4c8d99260;  1 drivers
v0x55c4c8d5fcf0_0 .net "sum_aux_v2", 3 0, L_0x55c4c8d89f40;  1 drivers
L_0x55c4c8d89db0 .part L_0x7f74f5414fd8, 3, 1;
L_0x55c4c8d89ea0 .part L_0x55c4c8d99260, 0, 3;
L_0x55c4c8d89f40 .concat [ 3 1 0 0], L_0x55c4c8d89ea0, L_0x55c4c8d89db0;
L_0x55c4c8d8a440 .part L_0x55c4c8d89cf0, 0, 1;
L_0x55c4c8d8a560 .part L_0x7f74f5414f48, 0, 1;
L_0x55c4c8d8aa70 .part L_0x55c4c8d89cf0, 1, 1;
L_0x55c4c8d8ab50 .part L_0x7f74f5414f48, 1, 1;
L_0x55c4c8d8b070 .part L_0x55c4c8d89cf0, 2, 1;
L_0x55c4c8d8b1f0 .part L_0x7f74f5414f48, 2, 1;
L_0x55c4c8d99260 .concat [ 1 1 1 1], L_0x55c4c8d8a2c0, L_0x55c4c8d8a8c0, L_0x55c4c8d8ae70, o0x7f74f5465448;
S_0x55c4c8d5cf90 .scope module, "adder0" "full_adder" 22 30, 9 3 0, S_0x55c4c8d5cc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d8a080 .functor XOR 1, L_0x55c4c8d8a440, L_0x55c4c8d8a560, C4<0>, C4<0>;
L_0x55c4c8d8a0f0 .functor AND 1, L_0x55c4c8d8a080, L_0x7f74f5414f90, C4<1>, C4<1>;
L_0x55c4c8d8a1b0 .functor AND 1, L_0x55c4c8d8a440, L_0x55c4c8d8a560, C4<1>, C4<1>;
L_0x55c4c8d8a2c0 .functor XOR 1, L_0x55c4c8d8a080, L_0x7f74f5414f90, C4<0>, C4<0>;
L_0x55c4c8d8a330 .functor OR 1, L_0x55c4c8d8a0f0, L_0x55c4c8d8a1b0, C4<0>, C4<0>;
v0x55c4c8d5d240_0 .net "a", 0 0, L_0x55c4c8d8a440;  1 drivers
v0x55c4c8d5d320_0 .net "b", 0 0, L_0x55c4c8d8a560;  1 drivers
v0x55c4c8d5d3e0_0 .net "ci", 0 0, L_0x7f74f5414f90;  alias, 1 drivers
v0x55c4c8d5d4b0_0 .net "co", 0 0, L_0x55c4c8d8a330;  alias, 1 drivers
v0x55c4c8d5d570_0 .net "out_and1", 0 0, L_0x55c4c8d8a0f0;  1 drivers
v0x55c4c8d5d680_0 .net "out_and2", 0 0, L_0x55c4c8d8a1b0;  1 drivers
v0x55c4c8d5d740_0 .net "out_xor", 0 0, L_0x55c4c8d8a080;  1 drivers
v0x55c4c8d5d800_0 .net "sum", 0 0, L_0x55c4c8d8a2c0;  1 drivers
S_0x55c4c8d5d960 .scope module, "adder1" "full_adder" 22 40, 9 3 0, S_0x55c4c8d5cc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d8a690 .functor XOR 1, L_0x55c4c8d8aa70, L_0x55c4c8d8ab50, C4<0>, C4<0>;
L_0x55c4c8d8a700 .functor AND 1, L_0x55c4c8d8a690, L_0x55c4c8d8a330, C4<1>, C4<1>;
L_0x55c4c8d8a800 .functor AND 1, L_0x55c4c8d8aa70, L_0x55c4c8d8ab50, C4<1>, C4<1>;
L_0x55c4c8d8a8c0 .functor XOR 1, L_0x55c4c8d8a690, L_0x55c4c8d8a330, C4<0>, C4<0>;
L_0x55c4c8d8a960 .functor OR 1, L_0x55c4c8d8a700, L_0x55c4c8d8a800, C4<0>, C4<0>;
v0x55c4c8d5dbe0_0 .net "a", 0 0, L_0x55c4c8d8aa70;  1 drivers
v0x55c4c8d5dca0_0 .net "b", 0 0, L_0x55c4c8d8ab50;  1 drivers
v0x55c4c8d5dd60_0 .net "ci", 0 0, L_0x55c4c8d8a330;  alias, 1 drivers
v0x55c4c8d5de60_0 .net "co", 0 0, L_0x55c4c8d8a960;  alias, 1 drivers
v0x55c4c8d5df00_0 .net "out_and1", 0 0, L_0x55c4c8d8a700;  1 drivers
v0x55c4c8d5dff0_0 .net "out_and2", 0 0, L_0x55c4c8d8a800;  1 drivers
v0x55c4c8d5e0b0_0 .net "out_xor", 0 0, L_0x55c4c8d8a690;  1 drivers
v0x55c4c8d5e170_0 .net "sum", 0 0, L_0x55c4c8d8a8c0;  1 drivers
S_0x55c4c8d5e2d0 .scope module, "adder2" "full_adder" 22 50, 9 3 0, S_0x55c4c8d5cc60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d8abf0 .functor XOR 1, L_0x55c4c8d8b070, L_0x55c4c8d8b1f0, C4<0>, C4<0>;
L_0x55c4c8d8ac60 .functor AND 1, L_0x55c4c8d8abf0, L_0x55c4c8d8a960, C4<1>, C4<1>;
L_0x55c4c8d8adb0 .functor AND 1, L_0x55c4c8d8b070, L_0x55c4c8d8b1f0, C4<1>, C4<1>;
L_0x55c4c8d8ae70 .functor XOR 1, L_0x55c4c8d8abf0, L_0x55c4c8d8a960, C4<0>, C4<0>;
L_0x55c4c8d8af10 .functor OR 1, L_0x55c4c8d8ac60, L_0x55c4c8d8adb0, C4<0>, C4<0>;
v0x55c4c8d5e560_0 .net "a", 0 0, L_0x55c4c8d8b070;  1 drivers
v0x55c4c8d5e620_0 .net "b", 0 0, L_0x55c4c8d8b1f0;  1 drivers
v0x55c4c8d5e6e0_0 .net "ci", 0 0, L_0x55c4c8d8a960;  alias, 1 drivers
v0x55c4c8d5e7e0_0 .net "co", 0 0, L_0x55c4c8d8af10;  alias, 1 drivers
v0x55c4c8d5e880_0 .net "out_and1", 0 0, L_0x55c4c8d8ac60;  1 drivers
v0x55c4c8d5e970_0 .net "out_and2", 0 0, L_0x55c4c8d8adb0;  1 drivers
v0x55c4c8d5ea30_0 .net "out_xor", 0 0, L_0x55c4c8d8abf0;  1 drivers
v0x55c4c8d5eaf0_0 .net "sum", 0 0, L_0x55c4c8d8ae70;  1 drivers
S_0x55c4c8d5fef0 .scope module, "multiply_complement_second_nr" "multiply_4bits_XOR" 21 38, 22 3 0, S_0x55c4c8d5c960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f74f54150b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d8b290 .functor XOR 4, v0x55c4c8d6c510_0, L_0x7f74f54150b0, C4<0000>, C4<0000>;
o0x7f74f5465f28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55c4c8d61e40_0 name=_s35
v0x55c4c8d61f40_0 .net *"_s7", 0 0, L_0x55c4c8d8b300;  1 drivers
v0x55c4c8d62020_0 .net *"_s9", 2 0, L_0x55c4c8d8b3f0;  1 drivers
v0x55c4c8d620e0_0 .net "a", 3 0, v0x55c4c8d6c510_0;  alias, 1 drivers
v0x55c4c8d621a0_0 .net "a_xor", 3 0, L_0x55c4c8d8b290;  1 drivers
v0x55c4c8d62280_0 .net "aux1", 0 0, L_0x55c4c8d8ba20;  1 drivers
v0x55c4c8d62370_0 .net "aux2", 0 0, L_0x55c4c8d8bf80;  1 drivers
v0x55c4c8d62460_0 .net "aux3", 0 0, L_0x55c4c8d8c5b0;  1 drivers
v0x55c4c8d62500_0 .net "aux_xor", 3 0, L_0x7f74f54150b0;  1 drivers
v0x55c4c8d62650_0 .net "b", 3 0, L_0x7f74f5414f48;  alias, 1 drivers
v0x55c4c8d62710_0 .net "ci", 0 0, L_0x7f74f5414f90;  alias, 1 drivers
v0x55c4c8d627b0_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
o0x7f74f5466018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4c8d62850_0 .net "co", 0 0, o0x7f74f5466018;  0 drivers
v0x55c4c8d628f0_0 .var "complement1_finish", 0 0;
v0x55c4c8d629b0_0 .net "complement1_sel", 0 0, L_0x7f74f54150f8;  alias, 1 drivers
L_0x7f74f5415068 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d62a50_0 .net "dumby", 3 0, L_0x7f74f5415068;  1 drivers
v0x55c4c8d62b10_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8d62cc0_0 .var "sum", 3 0;
v0x55c4c8d62da0_0 .net "sum_aux", 3 0, L_0x55c4c8d99430;  1 drivers
v0x55c4c8d62e80_0 .net "sum_aux_v2", 3 0, L_0x55c4c8d8b490;  1 drivers
L_0x55c4c8d8b300 .part L_0x7f74f5415068, 3, 1;
L_0x55c4c8d8b3f0 .part L_0x55c4c8d99430, 0, 3;
L_0x55c4c8d8b490 .concat [ 3 1 0 0], L_0x55c4c8d8b3f0, L_0x55c4c8d8b300;
L_0x55c4c8d8bb30 .part L_0x55c4c8d8b290, 0, 1;
L_0x55c4c8d8bc50 .part L_0x7f74f5414f48, 0, 1;
L_0x55c4c8d8c090 .part L_0x55c4c8d8b290, 1, 1;
L_0x55c4c8d8c170 .part L_0x7f74f5414f48, 1, 1;
L_0x55c4c8d8c710 .part L_0x55c4c8d8b290, 2, 1;
L_0x55c4c8d8c890 .part L_0x7f74f5414f48, 2, 1;
L_0x55c4c8d99430 .concat [ 1 1 1 1], L_0x55c4c8d8b980, L_0x55c4c8d8bee0, L_0x55c4c8d8c510, o0x7f74f5465f28;
S_0x55c4c8d601d0 .scope module, "adder0" "full_adder" 22 30, 9 3 0, S_0x55c4c8d5fef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d8b5d0 .functor XOR 1, L_0x55c4c8d8bb30, L_0x55c4c8d8bc50, C4<0>, C4<0>;
L_0x55c4c8d8b670 .functor AND 1, L_0x55c4c8d8b5d0, L_0x7f74f5414f90, C4<1>, C4<1>;
L_0x55c4c8d8b870 .functor AND 1, L_0x55c4c8d8bb30, L_0x55c4c8d8bc50, C4<1>, C4<1>;
L_0x55c4c8d8b980 .functor XOR 1, L_0x55c4c8d8b5d0, L_0x7f74f5414f90, C4<0>, C4<0>;
L_0x55c4c8d8ba20 .functor OR 1, L_0x55c4c8d8b670, L_0x55c4c8d8b870, C4<0>, C4<0>;
v0x55c4c8d60430_0 .net "a", 0 0, L_0x55c4c8d8bb30;  1 drivers
v0x55c4c8d60510_0 .net "b", 0 0, L_0x55c4c8d8bc50;  1 drivers
v0x55c4c8d605d0_0 .net "ci", 0 0, L_0x7f74f5414f90;  alias, 1 drivers
v0x55c4c8d606f0_0 .net "co", 0 0, L_0x55c4c8d8ba20;  alias, 1 drivers
v0x55c4c8d60790_0 .net "out_and1", 0 0, L_0x55c4c8d8b670;  1 drivers
v0x55c4c8d608a0_0 .net "out_and2", 0 0, L_0x55c4c8d8b870;  1 drivers
v0x55c4c8d60960_0 .net "out_xor", 0 0, L_0x55c4c8d8b5d0;  1 drivers
v0x55c4c8d60a20_0 .net "sum", 0 0, L_0x55c4c8d8b980;  1 drivers
S_0x55c4c8d60b80 .scope module, "adder1" "full_adder" 22 40, 9 3 0, S_0x55c4c8d5fef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d8bcf0 .functor XOR 1, L_0x55c4c8d8c090, L_0x55c4c8d8c170, C4<0>, C4<0>;
L_0x55c4c8d8bd60 .functor AND 1, L_0x55c4c8d8bcf0, L_0x55c4c8d8ba20, C4<1>, C4<1>;
L_0x55c4c8d8be20 .functor AND 1, L_0x55c4c8d8c090, L_0x55c4c8d8c170, C4<1>, C4<1>;
L_0x55c4c8d8bee0 .functor XOR 1, L_0x55c4c8d8bcf0, L_0x55c4c8d8ba20, C4<0>, C4<0>;
L_0x55c4c8d8bf80 .functor OR 1, L_0x55c4c8d8bd60, L_0x55c4c8d8be20, C4<0>, C4<0>;
v0x55c4c8d60e00_0 .net "a", 0 0, L_0x55c4c8d8c090;  1 drivers
v0x55c4c8d60ec0_0 .net "b", 0 0, L_0x55c4c8d8c170;  1 drivers
v0x55c4c8d60f80_0 .net "ci", 0 0, L_0x55c4c8d8ba20;  alias, 1 drivers
v0x55c4c8d61050_0 .net "co", 0 0, L_0x55c4c8d8bf80;  alias, 1 drivers
v0x55c4c8d610f0_0 .net "out_and1", 0 0, L_0x55c4c8d8bd60;  1 drivers
v0x55c4c8d611e0_0 .net "out_and2", 0 0, L_0x55c4c8d8be20;  1 drivers
v0x55c4c8d612a0_0 .net "out_xor", 0 0, L_0x55c4c8d8bcf0;  1 drivers
v0x55c4c8d61360_0 .net "sum", 0 0, L_0x55c4c8d8bee0;  1 drivers
S_0x55c4c8d614c0 .scope module, "adder2" "full_adder" 22 50, 9 3 0, S_0x55c4c8d5fef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d8c320 .functor XOR 1, L_0x55c4c8d8c710, L_0x55c4c8d8c890, C4<0>, C4<0>;
L_0x55c4c8d8c390 .functor AND 1, L_0x55c4c8d8c320, L_0x55c4c8d8bf80, C4<1>, C4<1>;
L_0x55c4c8d8c450 .functor AND 1, L_0x55c4c8d8c710, L_0x55c4c8d8c890, C4<1>, C4<1>;
L_0x55c4c8d8c510 .functor XOR 1, L_0x55c4c8d8c320, L_0x55c4c8d8bf80, C4<0>, C4<0>;
L_0x55c4c8d8c5b0 .functor OR 1, L_0x55c4c8d8c390, L_0x55c4c8d8c450, C4<0>, C4<0>;
v0x55c4c8d61750_0 .net "a", 0 0, L_0x55c4c8d8c710;  1 drivers
v0x55c4c8d61810_0 .net "b", 0 0, L_0x55c4c8d8c890;  1 drivers
v0x55c4c8d618d0_0 .net "ci", 0 0, L_0x55c4c8d8bf80;  alias, 1 drivers
v0x55c4c8d619d0_0 .net "co", 0 0, L_0x55c4c8d8c5b0;  alias, 1 drivers
v0x55c4c8d61a70_0 .net "out_and1", 0 0, L_0x55c4c8d8c390;  1 drivers
v0x55c4c8d61b60_0 .net "out_and2", 0 0, L_0x55c4c8d8c450;  1 drivers
v0x55c4c8d61c20_0 .net "out_xor", 0 0, L_0x55c4c8d8c320;  1 drivers
v0x55c4c8d61ce0_0 .net "sum", 0 0, L_0x55c4c8d8c510;  1 drivers
S_0x55c4c8d63c40 .scope module, "multiply_complement_result" "multiply_8bits_XOR" 20 37, 23 3 0, S_0x55c4c8d5c6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "co";
    .port_info 7 /OUTPUT 8 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7f74f5415188 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x55c4c8d8c930 .functor XOR 8, v0x55c4c8d6a0c0_0, L_0x7f74f5415188, C4<00000000>, C4<00000000>;
v0x55c4c8d68b10_0 .net "a", 7 0, v0x55c4c8d6a0c0_0;  1 drivers
v0x55c4c8d68c10_0 .net "a_xor", 7 0, L_0x55c4c8d8c930;  1 drivers
v0x55c4c8d68cf0_0 .net "aux1", 0 0, L_0x55c4c8d8cd50;  1 drivers
v0x55c4c8d68de0_0 .net "aux2", 0 0, L_0x55c4c8d8d310;  1 drivers
v0x55c4c8d68ed0_0 .net "aux3", 0 0, L_0x55c4c8d8d900;  1 drivers
v0x55c4c8d69010_0 .net "aux4", 0 0, L_0x55c4c8d8def0;  1 drivers
v0x55c4c8d69100_0 .net "aux5", 0 0, L_0x55c4c8d8e520;  1 drivers
v0x55c4c8d691f0_0 .net "aux6", 0 0, L_0x55c4c8d8ead0;  1 drivers
v0x55c4c8d692e0_0 .net "aux7", 0 0, L_0x55c4c8d8f0e0;  1 drivers
v0x55c4c8d69410_0 .net "aux8", 0 0, L_0x55c4c8d8f710;  1 drivers
v0x55c4c8d694b0_0 .net "aux_xor", 7 0, L_0x7f74f5415188;  1 drivers
L_0x7f74f54151d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d69550_0 .net "b", 7 0, L_0x7f74f54151d0;  1 drivers
L_0x7f74f5415218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d69630_0 .net "ci", 0 0, L_0x7f74f5415218;  1 drivers
v0x55c4c8d696d0_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
o0x7f74f54677e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4c8d69770_0 .net "co", 0 0, o0x7f74f54677e8;  0 drivers
v0x55c4c8d69810_0 .var "complement1_finish", 0 0;
v0x55c4c8d698d0_0 .net "complement1_sel", 0 0, v0x55c4c8d6a3a0_0;  1 drivers
L_0x7f74f5415140 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d69990_0 .net "dumby", 7 0, L_0x7f74f5415140;  1 drivers
v0x55c4c8d69a70_0 .net "rst", 0 0, v0x55c4c8d70900_0;  alias, 1 drivers
v0x55c4c8d69b10_0 .var "sum", 7 0;
v0x55c4c8d69bf0_0 .net "sum_aux", 7 0, L_0x55c4c8d8fb50;  1 drivers
L_0x55c4c8d8ce60 .part L_0x55c4c8d8c930, 0, 1;
L_0x55c4c8d8cf50 .part L_0x7f74f54151d0, 0, 1;
L_0x55c4c8d8d420 .part L_0x55c4c8d8c930, 1, 1;
L_0x55c4c8d8d4c0 .part L_0x7f74f54151d0, 1, 1;
L_0x55c4c8d8da10 .part L_0x55c4c8d8c930, 2, 1;
L_0x55c4c8d8db40 .part L_0x7f74f54151d0, 2, 1;
L_0x55c4c8d8e000 .part L_0x55c4c8d8c930, 3, 1;
L_0x55c4c8d8e0a0 .part L_0x7f74f54151d0, 3, 1;
L_0x55c4c8d8e630 .part L_0x55c4c8d8c930, 4, 1;
L_0x55c4c8d8e6d0 .part L_0x7f74f54151d0, 4, 1;
L_0x55c4c8d8ebe0 .part L_0x55c4c8d8c930, 5, 1;
L_0x55c4c8d8ec80 .part L_0x7f74f54151d0, 5, 1;
L_0x55c4c8d8f1f0 .part L_0x55c4c8d8c930, 6, 1;
L_0x55c4c8d8f3a0 .part L_0x7f74f54151d0, 6, 1;
L_0x55c4c8d8f870 .part L_0x55c4c8d8c930, 7, 1;
L_0x55c4c8d8f910 .part L_0x7f74f54151d0, 7, 1;
LS_0x55c4c8d8fb50_0_0 .concat8 [ 1 1 1 1], L_0x55c4c8d8ccb0, L_0x55c4c8d8d270, L_0x55c4c8d8d860, L_0x55c4c8d8de50;
LS_0x55c4c8d8fb50_0_4 .concat8 [ 1 1 1 1], L_0x55c4c8d8e480, L_0x55c4c8d8ea30, L_0x55c4c8d8f040, L_0x55c4c8d8f670;
L_0x55c4c8d8fb50 .concat8 [ 4 4 0 0], LS_0x55c4c8d8fb50_0_0, LS_0x55c4c8d8fb50_0_4;
S_0x55c4c8d63f20 .scope module, "adder0" "full_adder" 23 35, 9 3 0, S_0x55c4c8d63c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d8c9f0 .functor XOR 1, L_0x55c4c8d8ce60, L_0x55c4c8d8cf50, C4<0>, C4<0>;
L_0x55c4c8d8ca60 .functor AND 1, L_0x55c4c8d8c9f0, L_0x7f74f5415218, C4<1>, C4<1>;
L_0x55c4c8d8cba0 .functor AND 1, L_0x55c4c8d8ce60, L_0x55c4c8d8cf50, C4<1>, C4<1>;
L_0x55c4c8d8ccb0 .functor XOR 1, L_0x55c4c8d8c9f0, L_0x7f74f5415218, C4<0>, C4<0>;
L_0x55c4c8d8cd50 .functor OR 1, L_0x55c4c8d8ca60, L_0x55c4c8d8cba0, C4<0>, C4<0>;
v0x55c4c8d641b0_0 .net "a", 0 0, L_0x55c4c8d8ce60;  1 drivers
v0x55c4c8d64290_0 .net "b", 0 0, L_0x55c4c8d8cf50;  1 drivers
v0x55c4c8d64350_0 .net "ci", 0 0, L_0x7f74f5415218;  alias, 1 drivers
v0x55c4c8d64420_0 .net "co", 0 0, L_0x55c4c8d8cd50;  alias, 1 drivers
v0x55c4c8d644e0_0 .net "out_and1", 0 0, L_0x55c4c8d8ca60;  1 drivers
v0x55c4c8d645f0_0 .net "out_and2", 0 0, L_0x55c4c8d8cba0;  1 drivers
v0x55c4c8d646b0_0 .net "out_xor", 0 0, L_0x55c4c8d8c9f0;  1 drivers
v0x55c4c8d64770_0 .net "sum", 0 0, L_0x55c4c8d8ccb0;  1 drivers
S_0x55c4c8d648d0 .scope module, "adder1" "full_adder" 23 45, 9 3 0, S_0x55c4c8d63c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d8cff0 .functor XOR 1, L_0x55c4c8d8d420, L_0x55c4c8d8d4c0, C4<0>, C4<0>;
L_0x55c4c8d8d060 .functor AND 1, L_0x55c4c8d8cff0, L_0x55c4c8d8cd50, C4<1>, C4<1>;
L_0x55c4c8d8d1b0 .functor AND 1, L_0x55c4c8d8d420, L_0x55c4c8d8d4c0, C4<1>, C4<1>;
L_0x55c4c8d8d270 .functor XOR 1, L_0x55c4c8d8cff0, L_0x55c4c8d8cd50, C4<0>, C4<0>;
L_0x55c4c8d8d310 .functor OR 1, L_0x55c4c8d8d060, L_0x55c4c8d8d1b0, C4<0>, C4<0>;
v0x55c4c8d64b50_0 .net "a", 0 0, L_0x55c4c8d8d420;  1 drivers
v0x55c4c8d64c10_0 .net "b", 0 0, L_0x55c4c8d8d4c0;  1 drivers
v0x55c4c8d64cd0_0 .net "ci", 0 0, L_0x55c4c8d8cd50;  alias, 1 drivers
v0x55c4c8d64dd0_0 .net "co", 0 0, L_0x55c4c8d8d310;  alias, 1 drivers
v0x55c4c8d64e70_0 .net "out_and1", 0 0, L_0x55c4c8d8d060;  1 drivers
v0x55c4c8d64f60_0 .net "out_and2", 0 0, L_0x55c4c8d8d1b0;  1 drivers
v0x55c4c8d65020_0 .net "out_xor", 0 0, L_0x55c4c8d8cff0;  1 drivers
v0x55c4c8d650e0_0 .net "sum", 0 0, L_0x55c4c8d8d270;  1 drivers
S_0x55c4c8d65240 .scope module, "adder2" "full_adder" 23 55, 9 3 0, S_0x55c4c8d63c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d8d5e0 .functor XOR 1, L_0x55c4c8d8da10, L_0x55c4c8d8db40, C4<0>, C4<0>;
L_0x55c4c8d8d650 .functor AND 1, L_0x55c4c8d8d5e0, L_0x55c4c8d8d310, C4<1>, C4<1>;
L_0x55c4c8d8d7a0 .functor AND 1, L_0x55c4c8d8da10, L_0x55c4c8d8db40, C4<1>, C4<1>;
L_0x55c4c8d8d860 .functor XOR 1, L_0x55c4c8d8d5e0, L_0x55c4c8d8d310, C4<0>, C4<0>;
L_0x55c4c8d8d900 .functor OR 1, L_0x55c4c8d8d650, L_0x55c4c8d8d7a0, C4<0>, C4<0>;
v0x55c4c8d654d0_0 .net "a", 0 0, L_0x55c4c8d8da10;  1 drivers
v0x55c4c8d65590_0 .net "b", 0 0, L_0x55c4c8d8db40;  1 drivers
v0x55c4c8d65650_0 .net "ci", 0 0, L_0x55c4c8d8d310;  alias, 1 drivers
v0x55c4c8d65750_0 .net "co", 0 0, L_0x55c4c8d8d900;  alias, 1 drivers
v0x55c4c8d657f0_0 .net "out_and1", 0 0, L_0x55c4c8d8d650;  1 drivers
v0x55c4c8d658e0_0 .net "out_and2", 0 0, L_0x55c4c8d8d7a0;  1 drivers
v0x55c4c8d659a0_0 .net "out_xor", 0 0, L_0x55c4c8d8d5e0;  1 drivers
v0x55c4c8d65a60_0 .net "sum", 0 0, L_0x55c4c8d8d860;  1 drivers
S_0x55c4c8d65bc0 .scope module, "adder3" "full_adder" 23 65, 9 3 0, S_0x55c4c8d63c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d8dc20 .functor XOR 1, L_0x55c4c8d8e000, L_0x55c4c8d8e0a0, C4<0>, C4<0>;
L_0x55c4c8d8dc90 .functor AND 1, L_0x55c4c8d8dc20, L_0x55c4c8d8d900, C4<1>, C4<1>;
L_0x55c4c8d8dd90 .functor AND 1, L_0x55c4c8d8e000, L_0x55c4c8d8e0a0, C4<1>, C4<1>;
L_0x55c4c8d8de50 .functor XOR 1, L_0x55c4c8d8dc20, L_0x55c4c8d8d900, C4<0>, C4<0>;
L_0x55c4c8d8def0 .functor OR 1, L_0x55c4c8d8dc90, L_0x55c4c8d8dd90, C4<0>, C4<0>;
v0x55c4c8d65e20_0 .net "a", 0 0, L_0x55c4c8d8e000;  1 drivers
v0x55c4c8d65f00_0 .net "b", 0 0, L_0x55c4c8d8e0a0;  1 drivers
v0x55c4c8d65fc0_0 .net "ci", 0 0, L_0x55c4c8d8d900;  alias, 1 drivers
v0x55c4c8d660c0_0 .net "co", 0 0, L_0x55c4c8d8def0;  alias, 1 drivers
v0x55c4c8d66160_0 .net "out_and1", 0 0, L_0x55c4c8d8dc90;  1 drivers
v0x55c4c8d66250_0 .net "out_and2", 0 0, L_0x55c4c8d8dd90;  1 drivers
v0x55c4c8d66310_0 .net "out_xor", 0 0, L_0x55c4c8d8dc20;  1 drivers
v0x55c4c8d663d0_0 .net "sum", 0 0, L_0x55c4c8d8de50;  1 drivers
S_0x55c4c8d66530 .scope module, "adder4" "full_adder" 23 75, 9 3 0, S_0x55c4c8d63c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d8e220 .functor XOR 1, L_0x55c4c8d8e630, L_0x55c4c8d8e6d0, C4<0>, C4<0>;
L_0x55c4c8d8e290 .functor AND 1, L_0x55c4c8d8e220, L_0x55c4c8d8def0, C4<1>, C4<1>;
L_0x55c4c8d8e3c0 .functor AND 1, L_0x55c4c8d8e630, L_0x55c4c8d8e6d0, C4<1>, C4<1>;
L_0x55c4c8d8e480 .functor XOR 1, L_0x55c4c8d8e220, L_0x55c4c8d8def0, C4<0>, C4<0>;
L_0x55c4c8d8e520 .functor OR 1, L_0x55c4c8d8e290, L_0x55c4c8d8e3c0, C4<0>, C4<0>;
v0x55c4c8d667e0_0 .net "a", 0 0, L_0x55c4c8d8e630;  1 drivers
v0x55c4c8d668c0_0 .net "b", 0 0, L_0x55c4c8d8e6d0;  1 drivers
v0x55c4c8d66980_0 .net "ci", 0 0, L_0x55c4c8d8def0;  alias, 1 drivers
v0x55c4c8d66a50_0 .net "co", 0 0, L_0x55c4c8d8e520;  alias, 1 drivers
v0x55c4c8d66af0_0 .net "out_and1", 0 0, L_0x55c4c8d8e290;  1 drivers
v0x55c4c8d66be0_0 .net "out_and2", 0 0, L_0x55c4c8d8e3c0;  1 drivers
v0x55c4c8d66ca0_0 .net "out_xor", 0 0, L_0x55c4c8d8e220;  1 drivers
v0x55c4c8d66d60_0 .net "sum", 0 0, L_0x55c4c8d8e480;  1 drivers
S_0x55c4c8d66ec0 .scope module, "adder5" "full_adder" 23 85, 9 3 0, S_0x55c4c8d63c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d8e7d0 .functor XOR 1, L_0x55c4c8d8ebe0, L_0x55c4c8d8ec80, C4<0>, C4<0>;
L_0x55c4c8d8e840 .functor AND 1, L_0x55c4c8d8e7d0, L_0x55c4c8d8e520, C4<1>, C4<1>;
L_0x55c4c8d8e970 .functor AND 1, L_0x55c4c8d8ebe0, L_0x55c4c8d8ec80, C4<1>, C4<1>;
L_0x55c4c8d8ea30 .functor XOR 1, L_0x55c4c8d8e7d0, L_0x55c4c8d8e520, C4<0>, C4<0>;
L_0x55c4c8d8ead0 .functor OR 1, L_0x55c4c8d8e840, L_0x55c4c8d8e970, C4<0>, C4<0>;
v0x55c4c8d67120_0 .net "a", 0 0, L_0x55c4c8d8ebe0;  1 drivers
v0x55c4c8d67200_0 .net "b", 0 0, L_0x55c4c8d8ec80;  1 drivers
v0x55c4c8d672c0_0 .net "ci", 0 0, L_0x55c4c8d8e520;  alias, 1 drivers
v0x55c4c8d673c0_0 .net "co", 0 0, L_0x55c4c8d8ead0;  alias, 1 drivers
v0x55c4c8d67460_0 .net "out_and1", 0 0, L_0x55c4c8d8e840;  1 drivers
v0x55c4c8d67550_0 .net "out_and2", 0 0, L_0x55c4c8d8e970;  1 drivers
v0x55c4c8d67610_0 .net "out_xor", 0 0, L_0x55c4c8d8e7d0;  1 drivers
v0x55c4c8d676d0_0 .net "sum", 0 0, L_0x55c4c8d8ea30;  1 drivers
S_0x55c4c8d67830 .scope module, "adder6" "full_adder" 23 95, 9 3 0, S_0x55c4c8d63c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d8ed90 .functor XOR 1, L_0x55c4c8d8f1f0, L_0x55c4c8d8f3a0, C4<0>, C4<0>;
L_0x55c4c8d8ee00 .functor AND 1, L_0x55c4c8d8ed90, L_0x55c4c8d8ead0, C4<1>, C4<1>;
L_0x55c4c8d8ef80 .functor AND 1, L_0x55c4c8d8f1f0, L_0x55c4c8d8f3a0, C4<1>, C4<1>;
L_0x55c4c8d8f040 .functor XOR 1, L_0x55c4c8d8ed90, L_0x55c4c8d8ead0, C4<0>, C4<0>;
L_0x55c4c8d8f0e0 .functor OR 1, L_0x55c4c8d8ee00, L_0x55c4c8d8ef80, C4<0>, C4<0>;
v0x55c4c8d67a90_0 .net "a", 0 0, L_0x55c4c8d8f1f0;  1 drivers
v0x55c4c8d67b70_0 .net "b", 0 0, L_0x55c4c8d8f3a0;  1 drivers
v0x55c4c8d67c30_0 .net "ci", 0 0, L_0x55c4c8d8ead0;  alias, 1 drivers
v0x55c4c8d67d30_0 .net "co", 0 0, L_0x55c4c8d8f0e0;  alias, 1 drivers
v0x55c4c8d67dd0_0 .net "out_and1", 0 0, L_0x55c4c8d8ee00;  1 drivers
v0x55c4c8d67ec0_0 .net "out_and2", 0 0, L_0x55c4c8d8ef80;  1 drivers
v0x55c4c8d67f80_0 .net "out_xor", 0 0, L_0x55c4c8d8ed90;  1 drivers
v0x55c4c8d68040_0 .net "sum", 0 0, L_0x55c4c8d8f040;  1 drivers
S_0x55c4c8d681a0 .scope module, "adder7" "full_adder" 23 105, 9 3 0, S_0x55c4c8d63c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55c4c8d8ed20 .functor XOR 1, L_0x55c4c8d8f870, L_0x55c4c8d8f910, C4<0>, C4<0>;
L_0x55c4c8d8f4c0 .functor AND 1, L_0x55c4c8d8ed20, L_0x55c4c8d8f0e0, C4<1>, C4<1>;
L_0x55c4c8d8f5b0 .functor AND 1, L_0x55c4c8d8f870, L_0x55c4c8d8f910, C4<1>, C4<1>;
L_0x55c4c8d8f670 .functor XOR 1, L_0x55c4c8d8ed20, L_0x55c4c8d8f0e0, C4<0>, C4<0>;
L_0x55c4c8d8f710 .functor OR 1, L_0x55c4c8d8f4c0, L_0x55c4c8d8f5b0, C4<0>, C4<0>;
v0x55c4c8d68400_0 .net "a", 0 0, L_0x55c4c8d8f870;  1 drivers
v0x55c4c8d684e0_0 .net "b", 0 0, L_0x55c4c8d8f910;  1 drivers
v0x55c4c8d685a0_0 .net "ci", 0 0, L_0x55c4c8d8f0e0;  alias, 1 drivers
v0x55c4c8d686a0_0 .net "co", 0 0, L_0x55c4c8d8f710;  alias, 1 drivers
v0x55c4c8d68740_0 .net "out_and1", 0 0, L_0x55c4c8d8f4c0;  1 drivers
v0x55c4c8d68830_0 .net "out_and2", 0 0, L_0x55c4c8d8f5b0;  1 drivers
v0x55c4c8d688f0_0 .net "out_xor", 0 0, L_0x55c4c8d8ed20;  1 drivers
v0x55c4c8d689b0_0 .net "sum", 0 0, L_0x55c4c8d8f670;  1 drivers
S_0x55c4c8d6c810 .scope module, "regf" "xregf" 5 116, 24 4 0, S_0x55c4c8d4cc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
v0x55c4c8d6ca40_0 .net *"_s0", 31 0, L_0x55c4c8d87040;  1 drivers
v0x55c4c8d6cb40_0 .net *"_s2", 5 0, L_0x55c4c8d870e0;  1 drivers
L_0x7f74f5414c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d6cc20_0 .net *"_s5", 1 0, L_0x7f74f5414c30;  1 drivers
L_0x7f74f5414c78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c4c8d6cd10_0 .net/2u *"_s6", 31 0, L_0x7f74f5414c78;  1 drivers
v0x55c4c8d6cdf0_0 .net "addr", 3 0, L_0x55c4c8d87360;  1 drivers
v0x55c4c8d6cf20_0 .net "clk", 0 0, v0x55c4c8d6f7b0_0;  alias, 1 drivers
v0x55c4c8d6cfc0_0 .net "data_in", 31 0, L_0x55c4c8d86a50;  alias, 1 drivers
v0x55c4c8d6d0d0_0 .net "data_out", 31 0, L_0x55c4c8d87220;  alias, 1 drivers
v0x55c4c8d6d190 .array "regf", 0 15, 31 0;
v0x55c4c8d6d4c0_0 .net "sel", 0 0, v0x55c4c8d09670_0;  alias, 1 drivers
v0x55c4c8d6d560_0 .net "we", 0 0, L_0x55c4c8d869e0;  alias, 1 drivers
L_0x55c4c8d87040 .array/port v0x55c4c8d6d190, L_0x55c4c8d870e0;
L_0x55c4c8d870e0 .concat [ 4 2 0 0], L_0x55c4c8d87360, L_0x7f74f5414c30;
L_0x55c4c8d87220 .functor MUXZ 32, L_0x7f74f5414c78, L_0x55c4c8d87040, v0x55c4c8d09670_0, C4<>;
    .scope S_0x55c4c8d4b000;
T_0 ;
    %wait E_0x55c4c8d35c10;
    %load/vec4 v0x55c4c8ce8000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c4c8d0caa0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c4c8d0a960_0;
    %load/vec4 v0x55c4c8ce5ec0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d0caa0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c4c8d4b700;
T_1 ;
    %wait E_0x55c4c8cb2e30;
    %load/vec4 v0x55c4c8c5c080_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55c4c8c5c080_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55c4c8c56320_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x55c4c8d357c0_0, 0, 10;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c4c8d32770_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x55c4c8d357c0_0, 0, 10;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c4c8d4b700;
T_2 ;
    %wait E_0x55c4c8cb2da0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c4c8c5c160_0, 0, 32;
    %load/vec4 v0x55c4c8d35720_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55c4c8d3c990_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %load/vec4 v0x55c4c8d357c0_0;
    %pad/u 32;
    %cmpi/e 528, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55c4c8c56320_0;
    %store/vec4 v0x55c4c8c5c160_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55c4c8d357c0_0;
    %pad/u 32;
    %cmpi/e 529, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x55c4c8c56400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %or;
    %store/vec4 v0x55c4c8c5c160_0, 0, 32;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55c4c8d39a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x55c4c8d32770_0;
    %store/vec4 v0x55c4c8c5c160_0, 0, 32;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x55c4c8c5c260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x55c4c8c431e0_0;
    %store/vec4 v0x55c4c8c5c160_0, 0, 32;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55c4c8d4b700;
T_3 ;
    %wait E_0x55c4c8d341c0;
    %load/vec4 v0x55c4c8c510e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55c4c8c56500_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c4c8c56500_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55c4c8c56500_0, 0;
    %load/vec4 v0x55c4c8c5c080_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8c565c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55c4c8d32770_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55c4c8c56500_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55c4c8c5c080_0;
    %pad/u 32;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8c565c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55c4c8d32770_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55c4c8c56500_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55c4c8c5c080_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8c565c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x55c4c8c56320_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55c4c8c56500_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55c4c8c5c080_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8c565c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x55c4c8c56320_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55c4c8c56500_0, 0;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c4c8d4b700;
T_4 ;
    %wait E_0x55c4c8d341c0;
    %load/vec4 v0x55c4c8c510e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c4c8c565c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c4c8d35720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55c4c8c5c160_0;
    %assign/vec4 v0x55c4c8c565c0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55c4c8d3c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55c4c8d43ca0_0;
    %assign/vec4 v0x55c4c8c565c0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55c4c8d41b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x55c4c8c565c0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55c4c8c565c0_0, 0;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c4c8d4b700;
T_5 ;
    %wait E_0x55c4c8d341c0;
    %load/vec4 v0x55c4c8c510e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c4c8c56320_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c4c8d357c0_0;
    %pad/u 32;
    %pushi/vec4 528, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8c5c330_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55c4c8c565c0_0;
    %assign/vec4 v0x55c4c8c56320_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c4c8d4b700;
T_6 ;
    %wait E_0x55c4c8d341c0;
    %load/vec4 v0x55c4c8c510e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c4c8c56400_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55c4c8d3c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55c4c8d3c8d0_0;
    %load/vec4 v0x55c4c8d43c00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c4c8c98420_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c4c8c56400_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c4c8d4b700;
T_7 ;
    %wait E_0x55c4c8d1a550;
    %load/vec4 v0x55c4c8c5c080_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55c4c8c565c0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55c4c8c5c160_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x55c4c8d3f9c0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55c4c8c565c0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55c4c8c5c160_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55c4c8d3f9c0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c4c8d4b700;
T_8 ;
    %wait E_0x55c4c8d1a4e0;
    %load/vec4 v0x55c4c8c5c080_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55c4c8c565c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55c4c8c5c160_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x55c4c8c565c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55c4c8c5c160_0;
    %parti/s 1, 31, 6;
    %inv;
    %xor;
    %add;
    %load/vec4 v0x55c4c8d3f9c0_0;
    %parti/s 1, 31, 6;
    %and;
    %store/vec4 v0x55c4c8d3f920_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c4c8c565c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55c4c8c5c160_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x55c4c8c565c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55c4c8c5c160_0;
    %parti/s 1, 31, 6;
    %xor;
    %add;
    %load/vec4 v0x55c4c8d3f9c0_0;
    %parti/s 1, 31, 6;
    %and;
    %store/vec4 v0x55c4c8d3f920_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55c4c8d4b700;
T_9 ;
    %wait E_0x55c4c8d1a470;
    %load/vec4 v0x55c4c8c5c080_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55c4c8d3f9c0_0;
    %load/vec4 v0x55c4c8c565c0_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %load/vec4 v0x55c4c8c5c160_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %sub;
    %store/vec4 v0x55c4c8ca0980_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55c4c8d3f9c0_0;
    %load/vec4 v0x55c4c8c565c0_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %load/vec4 v0x55c4c8c5c160_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %store/vec4 v0x55c4c8ca0980_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55c4c8d4b700;
T_10 ;
    %wait E_0x55c4c8d338b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c4c8d43ca0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8c98420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d3c8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d43c00_0, 0, 1;
    %load/vec4 v0x55c4c8ca0a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55c4c8ca0980_0;
    %store/vec4 v0x55c4c8d43ca0_0, 0, 32;
    %load/vec4 v0x55c4c8d3f920_0;
    %store/vec4 v0x55c4c8c98420_0, 0, 1;
    %load/vec4 v0x55c4c8d3f920_0;
    %load/vec4 v0x55c4c8d3f9c0_0;
    %parti/s 1, 31, 6;
    %xor;
    %store/vec4 v0x55c4c8d43c00_0, 0, 1;
    %load/vec4 v0x55c4c8ca0980_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55c4c8d3c8d0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55c4c8c5c080_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x55c4c8c5c160_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x55c4c8c565c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55c4c8d43ca0_0, 0, 32;
    %load/vec4 v0x55c4c8c565c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55c4c8c98420_0, 0, 1;
    %load/vec4 v0x55c4c8c565c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55c4c8c565c0_0;
    %parti/s 1, 30, 6;
    %xor;
    %store/vec4 v0x55c4c8d43c00_0, 0, 1;
    %load/vec4 v0x55c4c8c565c0_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0x55c4c8d3c8d0_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x55c4c8c565c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55c4c8c565c0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c4c8d43ca0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8c98420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d43c00_0, 0, 1;
    %load/vec4 v0x55c4c8c565c0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55c4c8d3c8d0_0, 0, 1;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55c4c8c5c080_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x55c4c8d41ac0_0;
    %store/vec4 v0x55c4c8d43ca0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8c98420_0, 0, 1;
    %load/vec4 v0x55c4c8d41ac0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55c4c8d3c8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d43c00_0, 0, 1;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x55c4c8c5c080_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x55c4c8c50f00_0;
    %store/vec4 v0x55c4c8d43ca0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8c98420_0, 0, 1;
    %load/vec4 v0x55c4c8c50f00_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55c4c8d3c8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d43c00_0, 0, 1;
T_10.8 ;
T_10.7 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55c4c8d43ea0;
T_11 ;
    %vpi_call/w 13 63 "$readmemh", "program.hex", v0x55c4c8cdc5b0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000111111111 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55c4c8d43ea0;
T_12 ;
    %wait E_0x55c4c8d33d50;
    %load/vec4 v0x55c4c8ce56c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55c4c8cdc650_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55c4c8cdc5b0, 4;
    %assign/vec4 v0x55c4c8ce5780_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55c4c8d43ea0;
T_13 ;
    %wait E_0x55c4c8d33d50;
    %load/vec4 v0x55c4c8cf98e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55c4c8ceec10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55c4c8cfba70_0;
    %load/vec4 v0x55c4c8cf9820_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c4c8cdc5b0, 0, 4;
T_13.2 ;
    %load/vec4 v0x55c4c8cf9820_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55c4c8cdc5b0, 4;
    %assign/vec4 v0x55c4c8cef280_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55c4c8d6c810;
T_14 ;
    %wait E_0x55c4c8d33d50;
    %load/vec4 v0x55c4c8d6d4c0_0;
    %load/vec4 v0x55c4c8d6d560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55c4c8d6cfc0_0;
    %load/vec4 v0x55c4c8d6cdf0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c4c8d6d190, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55c4c8d4a900;
T_15 ;
    %wait E_0x55c4c8d34600;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d0d0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d0d510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d08dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d09230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d0af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d0d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d0de10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d0b490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d09ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d09670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d0bc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d08e80_0, 0, 1;
    %load/vec4 v0x55c4c8cdeef0_0;
    %pad/u 32;
    %pushi/vec4 512, 0, 32;
    %and;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x55c4c8d09730_0;
    %store/vec4 v0x55c4c8d09ab0_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55c4c8cdeef0_0;
    %pad/u 32;
    %pushi/vec4 1008, 0, 32;
    %and;
    %cmpi/e 512, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x55c4c8d09730_0;
    %store/vec4 v0x55c4c8d09670_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55c4c8cdeef0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 600, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x55c4c8d09730_0;
    %store/vec4 v0x55c4c8d0bc70_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x55c4c8cdeef0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 700, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x55c4c8d09730_0;
    %store/vec4 v0x55c4c8d0af60_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x55c4c8cdeef0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 704, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x55c4c8d09730_0;
    %store/vec4 v0x55c4c8d08dc0_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x55c4c8cdeef0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 718, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0x55c4c8d09730_0;
    %store/vec4 v0x55c4c8d09230_0, 0, 1;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x55c4c8cdeef0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 710, 0, 32;
    %jmp/0xz  T_15.12, 4;
    %load/vec4 v0x55c4c8d09730_0;
    %store/vec4 v0x55c4c8d0d0a0_0, 0, 1;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x55c4c8cdeef0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 714, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %load/vec4 v0x55c4c8d09730_0;
    %store/vec4 v0x55c4c8d0d510_0, 0, 1;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v0x55c4c8cdeef0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 722, 0, 32;
    %jmp/0xz  T_15.16, 4;
    %load/vec4 v0x55c4c8d09730_0;
    %store/vec4 v0x55c4c8d0d160_0, 0, 1;
    %jmp T_15.17;
T_15.16 ;
    %load/vec4 v0x55c4c8cdeef0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 726, 0, 32;
    %jmp/0xz  T_15.18, 4;
    %load/vec4 v0x55c4c8d09730_0;
    %store/vec4 v0x55c4c8d0de10_0, 0, 1;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0x55c4c8cdeef0_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 730, 0, 32;
    %jmp/0xz  T_15.20, 4;
    %load/vec4 v0x55c4c8d09730_0;
    %store/vec4 v0x55c4c8d0b490_0, 0, 1;
    %jmp T_15.21;
T_15.20 ;
    %load/vec4 v0x55c4c8d09730_0;
    %store/vec4 v0x55c4c8d08e80_0, 0, 1;
T_15.21 ;
T_15.19 ;
T_15.17 ;
T_15.15 ;
T_15.13 ;
T_15.11 ;
T_15.9 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55c4c8d4a900;
T_16 ;
    %wait E_0x55c4c8d34a40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c4c8d0b810_0, 0, 32;
    %load/vec4 v0x55c4c8d09ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55c4c8d0b020_0;
    %store/vec4 v0x55c4c8d0b810_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55c4c8d09670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55c4c8d09b50_0;
    %store/vec4 v0x55c4c8d0b810_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55c4c8d08dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55c4c8d092f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c4c8d0b810_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x55c4c8d09230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55c4c8d092f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c4c8d0b810_0, 0, 32;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x55c4c8d0d0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55c4c8d0d5b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c4c8d0b810_0, 0, 32;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x55c4c8d0d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55c4c8d0da10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c4c8d0b810_0, 0, 32;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x55c4c8d0de10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4c8d0d950_0, 0, 1;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55c4c8cdcdb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c4c8d0b810_0, 0, 32;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0x55c4c8d0b490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55c4c8d0b3d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c4c8d0b810_0, 0, 32;
T_16.14 ;
T_16.13 ;
T_16.11 ;
T_16.9 ;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55c4c8d48d00;
T_17 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c4c8c83cd0_0, 0, 2;
    %end;
    .thread T_17, $init;
    .scope S_0x55c4c8d48d00;
T_18 ;
    %wait E_0x55c4c8d341c0;
    %load/vec4 v0x55c4c8c7e510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c4c8c6ae40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55c4c8c7e450_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55c4c8c7e330_0;
    %load/vec4 v0x55c4c8c83870_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55c4c8c7e450_0, 0;
    %load/vec4 v0x55c4c8c6b0e0_0;
    %assign/vec4 v0x55c4c8c6ae40_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55c4c8c7e450_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x55c4c8c7e450_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55c4c8d48d00;
T_19 ;
    %wait E_0x55c4c8c51220;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55c4c8c6b000_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c4c8c7e630_0, 0, 4;
T_19.0 ;
    %load/vec4 v0x55c4c8c7e630_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_19.1, 5;
    %load/vec4 v0x55c4c8c6b000_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x55c4c8c6ae40_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55c4c8c7e630_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c4c8c6b000_0, 0, 12;
    %load/vec4 v0x55c4c8c7e630_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55c4c8c6b000_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55c4c8c6b000_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c4c8c6b000_0, 4, 4;
T_19.2 ;
    %load/vec4 v0x55c4c8c7e630_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55c4c8c6b000_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x55c4c8c6b000_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c4c8c6b000_0, 4, 4;
T_19.4 ;
    %load/vec4 v0x55c4c8c7e630_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55c4c8c6b000_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x55c4c8c6b000_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c4c8c6b000_0, 4, 4;
T_19.6 ;
    %load/vec4 v0x55c4c8c7e630_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55c4c8c7e630_0, 0, 4;
    %jmp T_19.0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x55c4c8d48d00;
T_20 ;
    %wait E_0x55c4c8c76b20;
    %load/vec4 v0x55c4c8c70320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_20.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_20.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_20.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_20.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_20.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_20.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_20.18, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.0 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.1 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.2 ;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.3 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.4 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.5 ;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.6 ;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.7 ;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.8 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.9 ;
    %pushi/vec4 144, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.10 ;
    %pushi/vec4 191, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.11 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.12 ;
    %pushi/vec4 175, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.13 ;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.14 ;
    %pushi/vec4 140, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.15 ;
    %pushi/vec4 193, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.16 ;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.17 ;
    %pushi/vec4 199, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.18 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55c4c8c83b30_0, 0, 8;
    %jmp T_20.20;
T_20.20 ;
    %pop/vec4 1;
    %load/vec4 v0x55c4c8c83cd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_20.21, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c4c8c83b30_0, 4, 1;
T_20.21 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55c4c8d48d00;
T_21 ;
    %wait E_0x55c4c8c70500;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55c4c8c83cd0_0, 0, 2;
    %load/vec4 v0x55c4c8c70220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.0 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55c4c8c83a50_0, 0, 4;
    %load/vec4 v0x55c4c8c7e710_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_21.5, 4;
    %load/vec4 v0x55c4c8c6b000_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %store/vec4 v0x55c4c8c70320_0, 0, 5;
    %jmp T_21.6;
T_21.5 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55c4c8c70320_0, 0, 5;
T_21.6 ;
    %jmp T_21.4;
T_21.1 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55c4c8c83a50_0, 0, 4;
    %load/vec4 v0x55c4c8c7e710_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_21.7, 4;
    %load/vec4 v0x55c4c8c83910_0;
    %load/vec4 v0x55c4c8c70220_0;
    %cmp/e;
    %jmp/0xz  T_21.9, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c4c8c83cd0_0, 0, 2;
T_21.9 ;
    %load/vec4 v0x55c4c8c6b000_0;
    %parti/s 4, 4, 4;
    %pad/u 5;
    %store/vec4 v0x55c4c8c70320_0, 0, 5;
    %jmp T_21.8;
T_21.7 ;
    %load/vec4 v0x55c4c8c7e710_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_21.11, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55c4c8c70320_0, 0, 5;
    %jmp T_21.12;
T_21.11 ;
    %load/vec4 v0x55c4c8c7e710_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_21.13, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55c4c8c70320_0, 0, 5;
    %jmp T_21.14;
T_21.13 ;
    %load/vec4 v0x55c4c8c7e710_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.15, 4;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55c4c8c70320_0, 0, 5;
T_21.15 ;
T_21.14 ;
T_21.12 ;
T_21.8 ;
    %jmp T_21.4;
T_21.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55c4c8c83a50_0, 0, 4;
    %load/vec4 v0x55c4c8c7e710_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_21.17, 4;
    %load/vec4 v0x55c4c8c83910_0;
    %load/vec4 v0x55c4c8c70220_0;
    %cmp/e;
    %jmp/0xz  T_21.19, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55c4c8c83cd0_0, 0, 2;
T_21.19 ;
    %load/vec4 v0x55c4c8c6b000_0;
    %parti/s 4, 8, 5;
    %pad/u 5;
    %store/vec4 v0x55c4c8c70320_0, 0, 5;
    %jmp T_21.18;
T_21.17 ;
    %load/vec4 v0x55c4c8c7e710_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_21.21, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55c4c8c70320_0, 0, 5;
    %jmp T_21.22;
T_21.21 ;
    %load/vec4 v0x55c4c8c7e710_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_21.23, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55c4c8c70320_0, 0, 5;
    %jmp T_21.24;
T_21.23 ;
    %load/vec4 v0x55c4c8c7e710_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.25, 4;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55c4c8c70320_0, 0, 5;
T_21.25 ;
T_21.24 ;
T_21.22 ;
T_21.18 ;
    %jmp T_21.4;
T_21.3 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55c4c8c83a50_0, 0, 4;
    %load/vec4 v0x55c4c8c7e710_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_21.27, 4;
    %load/vec4 v0x55c4c8c7e270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.29, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55c4c8c70320_0, 0, 5;
    %jmp T_21.30;
T_21.29 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55c4c8c70320_0, 0, 5;
T_21.30 ;
    %jmp T_21.28;
T_21.27 ;
    %load/vec4 v0x55c4c8c7e710_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_21.31, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55c4c8c70320_0, 0, 5;
    %jmp T_21.32;
T_21.31 ;
    %load/vec4 v0x55c4c8c7e710_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_21.33, 4;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55c4c8c70320_0, 0, 5;
    %jmp T_21.34;
T_21.33 ;
    %load/vec4 v0x55c4c8c7e710_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.35, 4;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55c4c8c70320_0, 0, 5;
T_21.35 ;
T_21.34 ;
T_21.32 ;
T_21.28 ;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55c4c8d0a160;
T_22 ;
    %wait E_0x55c4c8d33d50;
    %load/vec4 v0x55c4c8d1fcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55c4c8cfd420_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c4c8d1fe10_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55c4c8d1fd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8cfd420_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c4c8d1fe10_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x55c4c8cfd420_0;
    %cmpi/u 2, 0, 4;
    %jmp/0xz  T_22.4, 5;
    %load/vec4 v0x55c4c8cfd420_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c4c8cfd420_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x55c4c8cfd4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x55c4c8d43820_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d39700_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x55c4c8d39620_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c4c8d1fe10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55c4c8cfd420_0, 0;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x55c4c8d43820_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d39700_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %pushi/vec4 15, 0, 4;
    %load/vec4 v0x55c4c8d39620_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c4c8d1fe10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55c4c8cfd420_0, 0;
    %jmp T_22.11;
T_22.10 ;
    %load/vec4 v0x55c4c8d43820_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d39700_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %pushi/vec4 15, 0, 4;
    %load/vec4 v0x55c4c8d39620_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c4c8d1fe10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55c4c8cfd420_0, 0;
    %jmp T_22.13;
T_22.12 ;
    %load/vec4 v0x55c4c8d43820_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d39700_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %pushi/vec4 15, 0, 4;
    %load/vec4 v0x55c4c8d39620_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c4c8d1fe10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55c4c8cfd420_0, 0;
T_22.14 ;
T_22.13 ;
T_22.11 ;
T_22.9 ;
T_22.6 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55c4c8d5cc60;
T_23 ;
    %wait E_0x55c4c8d341c0;
    %load/vec4 v0x55c4c8d5f980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d5fb30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c4c8d5f720_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55c4c8d5f7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x55c4c8d5eef0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x55c4c8d5eef0_0;
    %assign/vec4 v0x55c4c8d5fb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d5f720_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x55c4c8d5eef0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.6, 4;
    %load/vec4 v0x55c4c8d5fcf0_0;
    %assign/vec4 v0x55c4c8d5fb30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d5f720_0, 0;
T_23.6 ;
T_23.5 ;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55c4c8d5fef0;
T_24 ;
    %wait E_0x55c4c8d341c0;
    %load/vec4 v0x55c4c8d62b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d62cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c4c8d628f0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55c4c8d629b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x55c4c8d620e0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x55c4c8d620e0_0;
    %assign/vec4 v0x55c4c8d62cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d628f0_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x55c4c8d620e0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_24.6, 4;
    %load/vec4 v0x55c4c8d62e80_0;
    %assign/vec4 v0x55c4c8d62cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d628f0_0, 0;
T_24.6 ;
T_24.5 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55c4c8d5c960;
T_25 ;
    %wait E_0x55c4c8d341c0;
    %load/vec4 v0x55c4c8d63860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c4c8d63200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d635d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d63900_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55c4c8d633a0_0;
    %load/vec4 v0x55c4c8d632d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d63200_0, 0;
    %load/vec4 v0x55c4c8d63670_0;
    %assign/vec4 v0x55c4c8d635d0_0, 0;
    %load/vec4 v0x55c4c8d639e0_0;
    %assign/vec4 v0x55c4c8d63900_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55c4c8d63c40;
T_26 ;
    %wait E_0x55c4c8d341c0;
    %load/vec4 v0x55c4c8d69a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c4c8d69b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c4c8d69810_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55c4c8d698d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x55c4c8d68b10_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_26.4, 4;
    %load/vec4 v0x55c4c8d69bf0_0;
    %assign/vec4 v0x55c4c8d69b10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d69810_0, 0;
T_26.4 ;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55c4c8d5c6a0;
T_27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4c8d6a3a0_0, 0, 1;
    %end;
    .thread T_27, $init;
    .scope S_0x55c4c8d5c6a0;
T_28 ;
    %wait E_0x55c4c8d33d50;
    %load/vec4 v0x55c4c8d6a7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55c4c8d6a440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c4c8d6a0c0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55c4c8d6a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d6a440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c4c8d6a0c0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x55c4c8d6a440_0;
    %cmpi/u 2, 0, 4;
    %flag_get/vec4 5;
    %pushi/vec4 5, 0, 4;
    %load/vec4 v0x55c4c8d6a440_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55c4c8d6a440_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 5;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x55c4c8d6a440_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c4c8d6a440_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55c4c8d6a440_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55c4c8d6a440_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55c4c8d6a020_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c4c8d6a180_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x55c4c8d6a0c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55c4c8d6a180_0;
    %load/vec4 v0x55c4c8d6a440_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %load/vec4 v0x55c4c8d6a020_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %add;
    %assign/vec4 v0x55c4c8d6a0c0_0, 0;
    %load/vec4 v0x55c4c8d6a440_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c4c8d6a440_0, 0;
    %jmp T_28.7;
T_28.6 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55c4c8d6a440_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55c4c8d6a440_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55c4c8d6a020_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c4c8d6a180_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %load/vec4 v0x55c4c8d6a0c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55c4c8d6a5c0_0;
    %load/vec4 v0x55c4c8d6a440_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_28.12, 8;
    %load/vec4 v0x55c4c8d6a180_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_28.13, 8;
T_28.12 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_28.13, 8;
 ; End of false expr.
    %blend;
T_28.13;
    %add;
    %assign/vec4 v0x55c4c8d6a0c0_0, 0;
    %load/vec4 v0x55c4c8d6a440_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c4c8d6a440_0, 0;
    %jmp T_28.11;
T_28.10 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55c4c8d6a440_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55c4c8d6a440_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55c4c8d6a020_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c4c8d6a180_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.14, 8;
    %load/vec4 v0x55c4c8d6a0c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55c4c8d6a020_0;
    %load/vec4 v0x55c4c8d6a440_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_28.16, 8;
    %load/vec4 v0x55c4c8d6a880_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_28.17, 8;
T_28.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_28.17, 8;
 ; End of false expr.
    %blend;
T_28.17;
    %add;
    %assign/vec4 v0x55c4c8d6a0c0_0, 0;
    %load/vec4 v0x55c4c8d6a440_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c4c8d6a440_0, 0;
    %jmp T_28.15;
T_28.14 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55c4c8d6a440_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55c4c8d6a440_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55c4c8d6a020_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c4c8d6a180_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.18, 8;
    %load/vec4 v0x55c4c8d6a0c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55c4c8d6a5c0_0;
    %load/vec4 v0x55c4c8d6a440_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_28.20, 8;
    %load/vec4 v0x55c4c8d6a880_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_28.21, 8;
T_28.20 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_28.21, 8;
 ; End of false expr.
    %blend;
T_28.21;
    %add;
    %assign/vec4 v0x55c4c8d6a0c0_0, 0;
    %load/vec4 v0x55c4c8d6a440_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c4c8d6a440_0, 0;
T_28.18 ;
T_28.15 ;
T_28.11 ;
T_28.7 ;
T_28.5 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55c4c8d5c6a0;
T_29 ;
    %wait E_0x55c4c8d33d50;
    %load/vec4 v0x55c4c8d6a500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x55c4c8d6a020_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d6a180_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55c4c8d6a020_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d6a180_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_29.2, 9;
    %load/vec4 v0x55c4c8d6a720_0;
    %assign/vec4 v0x55c4c8d6a220_0, 0;
T_29.2 ;
    %load/vec4 v0x55c4c8d6a020_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d6a180_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55c4c8d6a020_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d6a180_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_29.4, 9;
    %load/vec4 v0x55c4c8d6a0c0_0;
    %assign/vec4 v0x55c4c8d6a220_0, 0;
T_29.4 ;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55c4c8b79220;
T_30 ;
    %wait E_0x55c4c8d341c0;
    %load/vec4 v0x55c4c8bbda80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8bbdc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c4c8bcdcb0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55c4c8bcdd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x55c4c8ba4f80_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x55c4c8ba4f80_0;
    %assign/vec4 v0x55c4c8bbdc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8bcdcb0_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x55c4c8ba4f80_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.6, 4;
    %load/vec4 v0x55c4c8b8c100_0;
    %assign/vec4 v0x55c4c8bbdc30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8bcdcb0_0, 0;
T_30.6 ;
T_30.5 ;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55c4c8b8c300;
T_31 ;
    %wait E_0x55c4c8d341c0;
    %load/vec4 v0x55c4c8d56ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d56d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c4c8d568a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55c4c8d56960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x55c4c8d560c0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.4, 4;
    %load/vec4 v0x55c4c8d560c0_0;
    %assign/vec4 v0x55c4c8d56d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d568a0_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x55c4c8d560c0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_31.6, 4;
    %load/vec4 v0x55c4c8d56f40_0;
    %assign/vec4 v0x55c4c8d56d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d568a0_0, 0;
T_31.6 ;
T_31.5 ;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55c4c8b78fa0;
T_32 ;
    %wait E_0x55c4c8d341c0;
    %load/vec4 v0x55c4c8d57890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c4c8d572c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d57690_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d57930_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55c4c8d57460_0;
    %load/vec4 v0x55c4c8d57390_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d572c0_0, 0;
    %load/vec4 v0x55c4c8d57730_0;
    %assign/vec4 v0x55c4c8d57690_0, 0;
    %load/vec4 v0x55c4c8d57a10_0;
    %assign/vec4 v0x55c4c8d57930_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55c4c8bcb770;
T_33 ;
    %wait E_0x55c4c8d33d50;
    %load/vec4 v0x55c4c8c20dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55c4c8c20b60_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55c4c8bc0540_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x55c4c8bc0540_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_33.2, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x55c4c8bcba20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c4c8d37c10_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x55c4c8d37c10_0;
    %load/vec4 v0x55c4c8bc0670_0;
    %pad/u 8;
    %ix/getv 4, v0x55c4c8bc0540_0;
    %shiftl 4;
    %cmp/u;
    %jmp/0xz  T_33.4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55c4c8bc0540_0;
    %assign/vec4/off/d v0x55c4c8c20b60_0, 4, 5;
    %jmp T_33.5;
T_33.4 ;
    %load/vec4 v0x55c4c8d37c10_0;
    %load/vec4 v0x55c4c8bc0670_0;
    %pad/u 8;
    %ix/getv 4, v0x55c4c8bc0540_0;
    %shiftl 4;
    %sub;
    %assign/vec4 v0x55c4c8d37c10_0, 0;
T_33.5 ;
T_33.3 ;
    %load/vec4 v0x55c4c8bc0540_0;
    %cmpi/ne 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_33.6, 8;
    %load/vec4 v0x55c4c8bc0540_0;
    %subi 1, 0, 3;
    %jmp/1 T_33.7, 8;
T_33.6 ; End of true expr.
    %load/vec4 v0x55c4c8bc0540_0;
    %jmp/0 T_33.7, 8;
 ; End of false expr.
    %blend;
T_33.7;
    %assign/vec4 v0x55c4c8bc0540_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55c4c8d57d10;
T_34 ;
    %wait E_0x55c4c8d341c0;
    %load/vec4 v0x55c4c8d5a910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d5aac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c4c8d5a6f0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x55c4c8d5a7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x55c4c8d59ee0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_34.4, 4;
    %load/vec4 v0x55c4c8d59ee0_0;
    %assign/vec4 v0x55c4c8d5aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d5a6f0_0, 0;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0x55c4c8d59ee0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_34.6, 4;
    %load/vec4 v0x55c4c8d5ac80_0;
    %assign/vec4 v0x55c4c8d5aac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d5a6f0_0, 0;
T_34.6 ;
T_34.5 ;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55c4c8d41d60;
T_35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4c8d5b7c0_0, 0, 1;
    %end;
    .thread T_35, $init;
    .scope S_0x55c4c8d41d60;
T_36 ;
    %wait E_0x55c4c8d33d50;
    %load/vec4 v0x55c4c8d5c2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55c4c8d5b880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c4c8d5b580_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55c4c8d5c430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d5b880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c4c8d5b580_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x55c4c8d5b880_0;
    %cmpi/ne 12, 0, 4;
    %jmp/0xz  T_36.4, 4;
    %load/vec4 v0x55c4c8d5b880_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c4c8d5b880_0, 0;
T_36.4 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55c4c8d41d60;
T_37 ;
    %wait E_0x55c4c8d33d50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c4c8d5c4d0_0, 0;
    %load/vec4 v0x55c4c8d5b880_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d5b4c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c4c8d5b660_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x55c4c8d5b4c0_0;
    %assign/vec4 v0x55c4c8d5ae80_0, 0;
    %load/vec4 v0x55c4c8d5b660_0;
    %assign/vec4 v0x55c4c8d5b960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d5c4d0_0, 0;
T_37.0 ;
    %load/vec4 v0x55c4c8d5b880_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d5b4c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c4c8d5b660_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x55c4c8d5bdf0_0;
    %assign/vec4 v0x55c4c8d5ae80_0, 0;
    %load/vec4 v0x55c4c8d5b660_0;
    %assign/vec4 v0x55c4c8d5b960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d5c4d0_0, 0;
T_37.2 ;
    %load/vec4 v0x55c4c8d5b880_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d5b4c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c4c8d5b660_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x55c4c8d5b4c0_0;
    %assign/vec4 v0x55c4c8d5ae80_0, 0;
    %load/vec4 v0x55c4c8d5c360_0;
    %assign/vec4 v0x55c4c8d5b960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d5c4d0_0, 0;
T_37.4 ;
    %load/vec4 v0x55c4c8d5b880_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d5b4c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55c4c8d5b660_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0x55c4c8d5bdf0_0;
    %assign/vec4 v0x55c4c8d5ae80_0, 0;
    %load/vec4 v0x55c4c8d5c360_0;
    %assign/vec4 v0x55c4c8d5b960_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8d5c4d0_0, 0;
T_37.6 ;
    %load/vec4 v0x55c4c8d5bd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %load/vec4 v0x55c4c8d5b4c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d5b660_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55c4c8d5b4c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d5b660_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_37.10, 9;
    %pushi/vec4 31, 0, 5;
    %load/vec4 v0x55c4c8d5c120_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c4c8d5bf50_0, 0;
T_37.10 ;
    %load/vec4 v0x55c4c8d5b4c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d5b660_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55c4c8d5b4c0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d5b660_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_37.12, 9;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x55c4c8d5c030_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55c4c8d5bf50_0, 0;
T_37.12 ;
T_37.8 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55c4c8d1f5d0;
T_38 ;
    %wait E_0x55c4c8d341c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c4c8d6b860_0, 0;
    %load/vec4 v0x55c4c8d6c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d6bcb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d6c510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d6bfc0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55c4c8d6b790_0;
    %load/vec4 v0x55c4c8d6c670_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x55c4c8d6b790_0;
    %assign/vec4 v0x55c4c8d6b860_0, 0;
    %load/vec4 v0x55c4c8d6bc10_0;
    %assign/vec4 v0x55c4c8d6bcb0_0, 0;
    %load/vec4 v0x55c4c8d6c440_0;
    %assign/vec4 v0x55c4c8d6c510_0, 0;
    %load/vec4 v0x55c4c8d6bef0_0;
    %assign/vec4 v0x55c4c8d6bfc0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x55c4c8d6bfc0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_38.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c4c8d6c2d0_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x55c4c8d6bfc0_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d6bb40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0x55c4c8d6c060_0;
    %assign/vec4 v0x55c4c8d6c2d0_0, 0;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0x55c4c8d6bfc0_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d6be20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.8, 8;
    %load/vec4 v0x55c4c8d6c200_0;
    %assign/vec4 v0x55c4c8d6c2d0_0, 0;
    %jmp T_38.9;
T_38.8 ;
    %load/vec4 v0x55c4c8d6bfc0_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55c4c8d6ba70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.10, 8;
    %load/vec4 v0x55c4c8d6c130_0;
    %assign/vec4 v0x55c4c8d6c2d0_0, 0;
T_38.10 ;
T_38.9 ;
T_38.7 ;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55c4c8d1f5d0;
T_39 ;
    %wait E_0x55c4c8d341c0;
    %load/vec4 v0x55c4c8d6c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c4c8d6b650_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x55c4c8d6b6f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55c4c8d6b650_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55c4c8d49b00;
T_40 ;
    %wait E_0x55c4c8d33d50;
    %load/vec4 v0x55c4c8d40870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55c4c8d40c90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d40340_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x55c4c8d40bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d40c90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d40340_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x55c4c8d40c90_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_40.4, 4;
    %load/vec4 v0x55c4c8d40c90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c4c8d40c90_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x55c4c8d407b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0x55c4c8d3e930_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.8, 4;
    %load/vec4 v0x55c4c8d2fdc0_0;
    %assign/vec4 v0x55c4c8d40340_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55c4c8d40c90_0, 0;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0x55c4c8d3e930_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0x55c4c8d3e930_0;
    %assign/vec4 v0x55c4c8d40340_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55c4c8d40c90_0, 0;
T_40.10 ;
T_40.9 ;
T_40.6 ;
T_40.5 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55c4c8c4d4b0;
T_41 ;
    %wait E_0x55c4c8d33d50;
    %load/vec4 v0x55c4c8c8bf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55c4c8c8e730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8c8c030_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x55c4c8cccc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8c8e730_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8c8c030_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x55c4c8c8e730_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_41.4, 4;
    %load/vec4 v0x55c4c8c8e730_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55c4c8c8e730_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x55c4c8c8e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %load/vec4 v0x55c4c8ca3a90_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.8, 4;
    %load/vec4 v0x55c4c8d27660_0;
    %assign/vec4 v0x55c4c8c8c030_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55c4c8c8e730_0, 0;
    %jmp T_41.9;
T_41.8 ;
    %load/vec4 v0x55c4c8ca3a90_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_41.10, 4;
    %load/vec4 v0x55c4c8ca3a90_0;
    %assign/vec4 v0x55c4c8c8c030_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55c4c8c8e730_0, 0;
T_41.10 ;
T_41.9 ;
T_41.6 ;
T_41.5 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55c4c8d4a200;
T_42 ;
    %wait E_0x55c4c8d341c0;
    %load/vec4 v0x55c4c8c5cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d3cf80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8c67470_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c4c8d33530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c4c8c964b0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x55c4c8c941f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x55c4c8d3d050_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x55c4c8d3cf80_0, 0;
    %load/vec4 v0x55c4c8d3d050_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x55c4c8c67470_0, 0;
    %load/vec4 v0x55c4c8d3d050_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x55c4c8d33530_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x55c4c8c94150_0;
    %load/vec4 v0x55c4c8c96550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c4c8c964b0_0, 0;
    %load/vec4 v0x55c4c8d3d7f0_0;
    %assign/vec4 v0x55c4c8d3d730_0, 0;
    %load/vec4 v0x55c4c8c673b0_0;
    %assign/vec4 v0x55c4c8c5cb50_0, 0;
    %load/vec4 v0x55c4c8d33530_0;
    %assign/vec4 v0x55c4c8d335d0_0, 0;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x55c4c8c5cab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %load/vec4 v0x55c4c8c7af50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55c4c8c964b0_0, 0;
T_42.6 ;
T_42.5 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55c4c8d4d300;
T_43 ;
    %wait E_0x55c4c8d33d50;
    %load/vec4 v0x55c4c8c769d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %vpi_call/w 11 12 "$write", "%c", v0x55c4c8c76c70_0 {0 0 0};
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55c4c8d4e800;
T_44 ;
    %vpi_call/w 4 61 "$dumpfile", "xtop.vcd" {0 0 0};
    %vpi_call/w 4 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c4c8d4e800 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4c8d6f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d70900_0, 0, 1;
    %pushi/vec4 243, 0, 8;
    %store/vec4 v0x55c4c8d6f650_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4c8d6f360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d6f2a0_0, 0, 1;
    %delay 11000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4c8d70900_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d70900_0, 0, 1;
    %vpi_func 4 80 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0x55c4c8d709a0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x55c4c8d6f650_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4c8d6f360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c4c8d6f2a0_0, 0, 1;
    %delay 500000, 0;
    %vpi_call/w 4 89 "$finish" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c4c8d6f910_0, 0, 32;
T_44.0 ;
    %load/vec4 v0x55c4c8d6f910_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_44.1, 5;
    %ix/getv/s 4, v0x55c4c8d6f910_0;
    %load/vec4a v0x55c4c8d6d190, 4;
    %ix/getv/s 4, v0x55c4c8d6f910_0;
    %store/vec4a v0x55c4c8d6f850, 4, 0;
    %load/vec4 v0x55c4c8d6f910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c4c8d6f910_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %vpi_call/w 4 97 "$writememh", "data_out.hex", v0x55c4c8d6f850, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_44;
    .scope S_0x55c4c8d4e800;
T_45 ;
    %wait E_0x55c4c8d33d50;
    %load/vec4 v0x55c4c8d70a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %vpi_func 4 107 "$time" 64 {0 0 0};
    %load/vec4 v0x55c4c8d709a0_0;
    %pad/u 64;
    %sub;
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 4 107 "$display", "Catched Trap at time  %0d clock cycles:", S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x55c4c8d6e3c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.2, 8;
    %pushi/vec4 1467115892, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_45.3, 8;
T_45.2 ; End of true expr.
    %pushi/vec4 5399905, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_45.3, 8;
 ; End of false expr.
    %blend;
T_45.3;
    %vpi_call/w 4 108 "$display", "%s address %d, PC 0x%x", S<0,vec4,u40>, v0x55c4c8d6e0a0_0, v0x55c4c8d6eb00_0 {1 0 0};
    %vpi_call/w 4 109 "$finish" {0 0 0};
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55c4c8d4e800;
T_46 ;
    %delay 5000, 0;
    %load/vec4 v0x55c4c8d6f7b0_0;
    %inv;
    %store/vec4 v0x55c4c8d6f7b0_0, 0, 1;
    %jmp T_46;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "-";
    "rtl/src/xled.v";
    "rtl/testbench/xtop_tb.v";
    "rtl/src/xtop.v";
    "rtl/src/xaddr_decoder.v";
    "rtl/src/xcomplement_to_2.v";
    "rtl/src/full_adder_4bits_XOR.v";
    "rtl/src/full_adder.v";
    "rtl/src/xctrl.v";
    "rtl/src/xcprint.v";
    "rtl/src/xdispDecoder.v";
    "rtl/src/xram.v";
    "rtl/src/xALU.v";
    "rtl/src/full_adder_4bits.v";
    "rtl/src/signed_shfit_division.v";
    "rtl/src/div_par.v";
    "rtl/src/division_xcomplement_to_2.v";
    "rtl/src/division_4bits_XOR.v";
    "rtl/src/signed_shfit_mult.v";
    "rtl/src/multiply_xcomplement_to_2.v";
    "rtl/src/multiply_4bits_XOR.v";
    "rtl/src/multiply_8bits_XOR.v";
    "rtl/src/xregf.v";
