// Seed: 1053520830
module module_0;
  assign id_1 = id_1;
  supply1 id_2 = id_2 * 1;
  id_3(
      .id_0(1'b0), .id_1(id_2), .id_2(1)
  );
endmodule
module module_1 ();
  wire id_1;
  wire id_2, id_3;
  wire id_4, id_5;
  module_0();
endmodule
module module_2 #(
    parameter id_4 = 32'd64,
    parameter id_5 = 32'd28
) (
    input  logic id_0,
    output logic id_1
);
  assign id_1 = id_0;
  module_0();
  reg id_3;
  final begin
    if (1) id_1 <= #id_0 id_3;
  end
  defparam id_4.id_5 = 1;
endmodule
