
AirAnalizer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d3c4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d2c  0800d558  0800d558  0001d558  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e284  0800e284  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800e284  0800e284  0001e284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e28c  0800e28c  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e28c  0800e28c  0001e28c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e290  0800e290  0001e290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800e294  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201ec  2**0
                  CONTENTS
 10 .bss          00000380  200001ec  200001ec  000201ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000056c  2000056c  000201ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c3c4  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000390e  00000000  00000000  0003c5e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001748  00000000  00000000  0003fef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000015a8  00000000  00000000  00041638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021e9f  00000000  00000000  00042be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ed4a  00000000  00000000  00064a7f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c713e  00000000  00000000  000837c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014a907  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007494  00000000  00000000  0014a958  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ec 	.word	0x200001ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d53c 	.word	0x0800d53c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f0 	.word	0x200001f0
 80001cc:	0800d53c 	.word	0x0800d53c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_ldivmod>:
 8000c48:	b97b      	cbnz	r3, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4a:	b972      	cbnz	r2, 8000c6a <__aeabi_ldivmod+0x22>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bfbe      	ittt	lt
 8000c50:	2000      	movlt	r0, #0
 8000c52:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c56:	e006      	blt.n	8000c66 <__aeabi_ldivmod+0x1e>
 8000c58:	bf08      	it	eq
 8000c5a:	2800      	cmpeq	r0, #0
 8000c5c:	bf1c      	itt	ne
 8000c5e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c62:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c66:	f000 b9a7 	b.w	8000fb8 <__aeabi_idiv0>
 8000c6a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c72:	2900      	cmp	r1, #0
 8000c74:	db09      	blt.n	8000c8a <__aeabi_ldivmod+0x42>
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	db1a      	blt.n	8000cb0 <__aeabi_ldivmod+0x68>
 8000c7a:	f000 f835 	bl	8000ce8 <__udivmoddi4>
 8000c7e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c82:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c86:	b004      	add	sp, #16
 8000c88:	4770      	bx	lr
 8000c8a:	4240      	negs	r0, r0
 8000c8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	db1b      	blt.n	8000ccc <__aeabi_ldivmod+0x84>
 8000c94:	f000 f828 	bl	8000ce8 <__udivmoddi4>
 8000c98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca0:	b004      	add	sp, #16
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca8:	4252      	negs	r2, r2
 8000caa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cae:	4770      	bx	lr
 8000cb0:	4252      	negs	r2, r2
 8000cb2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cb6:	f000 f817 	bl	8000ce8 <__udivmoddi4>
 8000cba:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cbe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc2:	b004      	add	sp, #16
 8000cc4:	4240      	negs	r0, r0
 8000cc6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cca:	4770      	bx	lr
 8000ccc:	4252      	negs	r2, r2
 8000cce:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cd2:	f000 f809 	bl	8000ce8 <__udivmoddi4>
 8000cd6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cda:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cde:	b004      	add	sp, #16
 8000ce0:	4252      	negs	r2, r2
 8000ce2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	468e      	mov	lr, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14d      	bne.n	8000d92 <__udivmoddi4+0xaa>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4694      	mov	ip, r2
 8000cfa:	d969      	bls.n	8000dd0 <__udivmoddi4+0xe8>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b152      	cbz	r2, 8000d18 <__udivmoddi4+0x30>
 8000d02:	fa01 f302 	lsl.w	r3, r1, r2
 8000d06:	f1c2 0120 	rsb	r1, r2, #32
 8000d0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d12:	ea41 0e03 	orr.w	lr, r1, r3
 8000d16:	4094      	lsls	r4, r2
 8000d18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d1c:	0c21      	lsrs	r1, r4, #16
 8000d1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d22:	fa1f f78c 	uxth.w	r7, ip
 8000d26:	fb08 e316 	mls	r3, r8, r6, lr
 8000d2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d2e:	fb06 f107 	mul.w	r1, r6, r7
 8000d32:	4299      	cmp	r1, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x64>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d3e:	f080 811f 	bcs.w	8000f80 <__udivmoddi4+0x298>
 8000d42:	4299      	cmp	r1, r3
 8000d44:	f240 811c 	bls.w	8000f80 <__udivmoddi4+0x298>
 8000d48:	3e02      	subs	r6, #2
 8000d4a:	4463      	add	r3, ip
 8000d4c:	1a5b      	subs	r3, r3, r1
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d54:	fb08 3310 	mls	r3, r8, r0, r3
 8000d58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d5c:	fb00 f707 	mul.w	r7, r0, r7
 8000d60:	42a7      	cmp	r7, r4
 8000d62:	d90a      	bls.n	8000d7a <__udivmoddi4+0x92>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d6c:	f080 810a 	bcs.w	8000f84 <__udivmoddi4+0x29c>
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	f240 8107 	bls.w	8000f84 <__udivmoddi4+0x29c>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d7e:	1be4      	subs	r4, r4, r7
 8000d80:	2600      	movs	r6, #0
 8000d82:	b11d      	cbz	r5, 8000d8c <__udivmoddi4+0xa4>
 8000d84:	40d4      	lsrs	r4, r2
 8000d86:	2300      	movs	r3, #0
 8000d88:	e9c5 4300 	strd	r4, r3, [r5]
 8000d8c:	4631      	mov	r1, r6
 8000d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d909      	bls.n	8000daa <__udivmoddi4+0xc2>
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	f000 80ef 	beq.w	8000f7a <__udivmoddi4+0x292>
 8000d9c:	2600      	movs	r6, #0
 8000d9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000da2:	4630      	mov	r0, r6
 8000da4:	4631      	mov	r1, r6
 8000da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000daa:	fab3 f683 	clz	r6, r3
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	d14a      	bne.n	8000e48 <__udivmoddi4+0x160>
 8000db2:	428b      	cmp	r3, r1
 8000db4:	d302      	bcc.n	8000dbc <__udivmoddi4+0xd4>
 8000db6:	4282      	cmp	r2, r0
 8000db8:	f200 80f9 	bhi.w	8000fae <__udivmoddi4+0x2c6>
 8000dbc:	1a84      	subs	r4, r0, r2
 8000dbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000dc2:	2001      	movs	r0, #1
 8000dc4:	469e      	mov	lr, r3
 8000dc6:	2d00      	cmp	r5, #0
 8000dc8:	d0e0      	beq.n	8000d8c <__udivmoddi4+0xa4>
 8000dca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dce:	e7dd      	b.n	8000d8c <__udivmoddi4+0xa4>
 8000dd0:	b902      	cbnz	r2, 8000dd4 <__udivmoddi4+0xec>
 8000dd2:	deff      	udf	#255	; 0xff
 8000dd4:	fab2 f282 	clz	r2, r2
 8000dd8:	2a00      	cmp	r2, #0
 8000dda:	f040 8092 	bne.w	8000f02 <__udivmoddi4+0x21a>
 8000dde:	eba1 010c 	sub.w	r1, r1, ip
 8000de2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000de6:	fa1f fe8c 	uxth.w	lr, ip
 8000dea:	2601      	movs	r6, #1
 8000dec:	0c20      	lsrs	r0, r4, #16
 8000dee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000df2:	fb07 1113 	mls	r1, r7, r3, r1
 8000df6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfa:	fb0e f003 	mul.w	r0, lr, r3
 8000dfe:	4288      	cmp	r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x12c>
 8000e02:	eb1c 0101 	adds.w	r1, ip, r1
 8000e06:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x12a>
 8000e0c:	4288      	cmp	r0, r1
 8000e0e:	f200 80cb 	bhi.w	8000fa8 <__udivmoddi4+0x2c0>
 8000e12:	4643      	mov	r3, r8
 8000e14:	1a09      	subs	r1, r1, r0
 8000e16:	b2a4      	uxth	r4, r4
 8000e18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e24:	fb0e fe00 	mul.w	lr, lr, r0
 8000e28:	45a6      	cmp	lr, r4
 8000e2a:	d908      	bls.n	8000e3e <__udivmoddi4+0x156>
 8000e2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e30:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e34:	d202      	bcs.n	8000e3c <__udivmoddi4+0x154>
 8000e36:	45a6      	cmp	lr, r4
 8000e38:	f200 80bb 	bhi.w	8000fb2 <__udivmoddi4+0x2ca>
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	eba4 040e 	sub.w	r4, r4, lr
 8000e42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e46:	e79c      	b.n	8000d82 <__udivmoddi4+0x9a>
 8000e48:	f1c6 0720 	rsb	r7, r6, #32
 8000e4c:	40b3      	lsls	r3, r6
 8000e4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e56:	fa20 f407 	lsr.w	r4, r0, r7
 8000e5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5e:	431c      	orrs	r4, r3
 8000e60:	40f9      	lsrs	r1, r7
 8000e62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e66:	fa00 f306 	lsl.w	r3, r0, r6
 8000e6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e6e:	0c20      	lsrs	r0, r4, #16
 8000e70:	fa1f fe8c 	uxth.w	lr, ip
 8000e74:	fb09 1118 	mls	r1, r9, r8, r1
 8000e78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e80:	4288      	cmp	r0, r1
 8000e82:	fa02 f206 	lsl.w	r2, r2, r6
 8000e86:	d90b      	bls.n	8000ea0 <__udivmoddi4+0x1b8>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e90:	f080 8088 	bcs.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e94:	4288      	cmp	r0, r1
 8000e96:	f240 8085 	bls.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e9e:	4461      	add	r1, ip
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ea8:	fb09 1110 	mls	r1, r9, r0, r1
 8000eac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eb0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000eb4:	458e      	cmp	lr, r1
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x1e2>
 8000eb8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ebc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000ec0:	d26c      	bcs.n	8000f9c <__udivmoddi4+0x2b4>
 8000ec2:	458e      	cmp	lr, r1
 8000ec4:	d96a      	bls.n	8000f9c <__udivmoddi4+0x2b4>
 8000ec6:	3802      	subs	r0, #2
 8000ec8:	4461      	add	r1, ip
 8000eca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ece:	fba0 9402 	umull	r9, r4, r0, r2
 8000ed2:	eba1 010e 	sub.w	r1, r1, lr
 8000ed6:	42a1      	cmp	r1, r4
 8000ed8:	46c8      	mov	r8, r9
 8000eda:	46a6      	mov	lr, r4
 8000edc:	d356      	bcc.n	8000f8c <__udivmoddi4+0x2a4>
 8000ede:	d053      	beq.n	8000f88 <__udivmoddi4+0x2a0>
 8000ee0:	b15d      	cbz	r5, 8000efa <__udivmoddi4+0x212>
 8000ee2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ee6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eea:	fa01 f707 	lsl.w	r7, r1, r7
 8000eee:	fa22 f306 	lsr.w	r3, r2, r6
 8000ef2:	40f1      	lsrs	r1, r6
 8000ef4:	431f      	orrs	r7, r3
 8000ef6:	e9c5 7100 	strd	r7, r1, [r5]
 8000efa:	2600      	movs	r6, #0
 8000efc:	4631      	mov	r1, r6
 8000efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f02:	f1c2 0320 	rsb	r3, r2, #32
 8000f06:	40d8      	lsrs	r0, r3
 8000f08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f10:	4091      	lsls	r1, r2
 8000f12:	4301      	orrs	r1, r0
 8000f14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f18:	fa1f fe8c 	uxth.w	lr, ip
 8000f1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f20:	fb07 3610 	mls	r6, r7, r0, r3
 8000f24:	0c0b      	lsrs	r3, r1, #16
 8000f26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f2e:	429e      	cmp	r6, r3
 8000f30:	fa04 f402 	lsl.w	r4, r4, r2
 8000f34:	d908      	bls.n	8000f48 <__udivmoddi4+0x260>
 8000f36:	eb1c 0303 	adds.w	r3, ip, r3
 8000f3a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f3e:	d22f      	bcs.n	8000fa0 <__udivmoddi4+0x2b8>
 8000f40:	429e      	cmp	r6, r3
 8000f42:	d92d      	bls.n	8000fa0 <__udivmoddi4+0x2b8>
 8000f44:	3802      	subs	r0, #2
 8000f46:	4463      	add	r3, ip
 8000f48:	1b9b      	subs	r3, r3, r6
 8000f4a:	b289      	uxth	r1, r1
 8000f4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f50:	fb07 3316 	mls	r3, r7, r6, r3
 8000f54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f58:	fb06 f30e 	mul.w	r3, r6, lr
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	d908      	bls.n	8000f72 <__udivmoddi4+0x28a>
 8000f60:	eb1c 0101 	adds.w	r1, ip, r1
 8000f64:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f68:	d216      	bcs.n	8000f98 <__udivmoddi4+0x2b0>
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	d914      	bls.n	8000f98 <__udivmoddi4+0x2b0>
 8000f6e:	3e02      	subs	r6, #2
 8000f70:	4461      	add	r1, ip
 8000f72:	1ac9      	subs	r1, r1, r3
 8000f74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f78:	e738      	b.n	8000dec <__udivmoddi4+0x104>
 8000f7a:	462e      	mov	r6, r5
 8000f7c:	4628      	mov	r0, r5
 8000f7e:	e705      	b.n	8000d8c <__udivmoddi4+0xa4>
 8000f80:	4606      	mov	r6, r0
 8000f82:	e6e3      	b.n	8000d4c <__udivmoddi4+0x64>
 8000f84:	4618      	mov	r0, r3
 8000f86:	e6f8      	b.n	8000d7a <__udivmoddi4+0x92>
 8000f88:	454b      	cmp	r3, r9
 8000f8a:	d2a9      	bcs.n	8000ee0 <__udivmoddi4+0x1f8>
 8000f8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f94:	3801      	subs	r0, #1
 8000f96:	e7a3      	b.n	8000ee0 <__udivmoddi4+0x1f8>
 8000f98:	4646      	mov	r6, r8
 8000f9a:	e7ea      	b.n	8000f72 <__udivmoddi4+0x28a>
 8000f9c:	4620      	mov	r0, r4
 8000f9e:	e794      	b.n	8000eca <__udivmoddi4+0x1e2>
 8000fa0:	4640      	mov	r0, r8
 8000fa2:	e7d1      	b.n	8000f48 <__udivmoddi4+0x260>
 8000fa4:	46d0      	mov	r8, sl
 8000fa6:	e77b      	b.n	8000ea0 <__udivmoddi4+0x1b8>
 8000fa8:	3b02      	subs	r3, #2
 8000faa:	4461      	add	r1, ip
 8000fac:	e732      	b.n	8000e14 <__udivmoddi4+0x12c>
 8000fae:	4630      	mov	r0, r6
 8000fb0:	e709      	b.n	8000dc6 <__udivmoddi4+0xde>
 8000fb2:	4464      	add	r4, ip
 8000fb4:	3802      	subs	r0, #2
 8000fb6:	e742      	b.n	8000e3e <__udivmoddi4+0x156>

08000fb8 <__aeabi_idiv0>:
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop

08000fbc <AGS02MA_getFirmwareVersion>:
#include "stm32f3xx_hal.h"
#include <AGS02MA.h>

uint32_t AGS02MA_getFirmwareVersion(void) {
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
  uint32_t vers = 0;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	607b      	str	r3, [r7, #4]
  if (! AGS02MA_readReg(_AGS02MA_VERSION_REG, 30, &vers)) {
 8000fc6:	1d3b      	adds	r3, r7, #4
 8000fc8:	461a      	mov	r2, r3
 8000fca:	211e      	movs	r1, #30
 8000fcc:	2011      	movs	r0, #17
 8000fce:	f000 f829 	bl	8001024 <AGS02MA_readReg>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	f083 0301 	eor.w	r3, r3, #1
 8000fd8:	b2db      	uxtb	r3, r3
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <AGS02MA_getFirmwareVersion+0x26>
    return 1;
 8000fde:	2301      	movs	r3, #1
 8000fe0:	e000      	b.n	8000fe4 <AGS02MA_getFirmwareVersion+0x28>
  }
  return vers;
 8000fe2:	687b      	ldr	r3, [r7, #4]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3708      	adds	r7, #8
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}

08000fec <AGS02MA_getTVOC>:


uint32_t AGS02MA_getTVOC(void) {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
  uint32_t tvoc = 0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	607b      	str	r3, [r7, #4]
  if (! AGS02MA_readReg(_AGS02MA_TVOCSTAT_REG, 1500, &tvoc)) {
 8000ff6:	1d3b      	adds	r3, r7, #4
 8000ff8:	461a      	mov	r2, r3
 8000ffa:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8000ffe:	2000      	movs	r0, #0
 8001000:	f000 f810 	bl	8001024 <AGS02MA_readReg>
 8001004:	4603      	mov	r3, r0
 8001006:	f083 0301 	eor.w	r3, r3, #1
 800100a:	b2db      	uxtb	r3, r3
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <AGS02MA_getTVOC+0x28>
    return 0;
 8001010:	2300      	movs	r3, #0
 8001012:	e002      	b.n	800101a <AGS02MA_getTVOC+0x2e>
  }
  return tvoc & 0xFFFFFF;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
}
 800101a:	4618      	mov	r0, r3
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
	...

08001024 <AGS02MA_readReg>:
//    }
//  }
//  return crc;
//}

bool AGS02MA_readReg(uint8_t addr, uint16_t delayms, uint32_t *value) {
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af02      	add	r7, sp, #8
 800102a:	4603      	mov	r3, r0
 800102c:	603a      	str	r2, [r7, #0]
 800102e:	71fb      	strb	r3, [r7, #7]
 8001030:	460b      	mov	r3, r1
 8001032:	80bb      	strh	r3, [r7, #4]
	uint8_t buf[5];
	buf[0] = addr;
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	733b      	strb	r3, [r7, #12]

	HAL_I2C_Master_Transmit(&SCD4X_I2C_PORT, AGS02MA_I2CADDR_DEFAULT, buf, 1, 100);
 8001038:	f107 020c 	add.w	r2, r7, #12
 800103c:	2364      	movs	r3, #100	; 0x64
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	2301      	movs	r3, #1
 8001042:	2134      	movs	r1, #52	; 0x34
 8001044:	4818      	ldr	r0, [pc, #96]	; (80010a8 <AGS02MA_readReg+0x84>)
 8001046:	f004 fd05 	bl	8005a54 <HAL_I2C_Master_Transmit>

	//if (!i2c_dev->write(buf, 1)) {
	//return false;
	//}
	HAL_Delay(delayms);
 800104a:	88bb      	ldrh	r3, [r7, #4]
 800104c:	4618      	mov	r0, r3
 800104e:	f002 fe5b 	bl	8003d08 <HAL_Delay>

	HAL_I2C_Master_Receive(&SCD4X_I2C_PORT, AGS02MA_I2CADDR_DEFAULT, buf, 5, 100);
 8001052:	f107 020c 	add.w	r2, r7, #12
 8001056:	2364      	movs	r3, #100	; 0x64
 8001058:	9300      	str	r3, [sp, #0]
 800105a:	2305      	movs	r3, #5
 800105c:	2134      	movs	r1, #52	; 0x34
 800105e:	4812      	ldr	r0, [pc, #72]	; (80010a8 <AGS02MA_readReg+0x84>)
 8001060:	f004 fdec 	bl	8005c3c <HAL_I2C_Master_Receive>

	//if (crc8(buf, 4) != buf[4]) {
	//return false;
	//}

	uint32_t temp = buf[0];
 8001064:	7b3b      	ldrb	r3, [r7, #12]
 8001066:	617b      	str	r3, [r7, #20]
	temp <<= 8;
 8001068:	697b      	ldr	r3, [r7, #20]
 800106a:	021b      	lsls	r3, r3, #8
 800106c:	617b      	str	r3, [r7, #20]
	temp |= buf[1];
 800106e:	7b7b      	ldrb	r3, [r7, #13]
 8001070:	461a      	mov	r2, r3
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	4313      	orrs	r3, r2
 8001076:	617b      	str	r3, [r7, #20]
	temp <<= 8;
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	021b      	lsls	r3, r3, #8
 800107c:	617b      	str	r3, [r7, #20]
	temp |= buf[2];
 800107e:	7bbb      	ldrb	r3, [r7, #14]
 8001080:	461a      	mov	r2, r3
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	4313      	orrs	r3, r2
 8001086:	617b      	str	r3, [r7, #20]
	temp <<= 8;
 8001088:	697b      	ldr	r3, [r7, #20]
 800108a:	021b      	lsls	r3, r3, #8
 800108c:	617b      	str	r3, [r7, #20]
	temp |= buf[3];
 800108e:	7bfb      	ldrb	r3, [r7, #15]
 8001090:	461a      	mov	r2, r3
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	4313      	orrs	r3, r2
 8001096:	617b      	str	r3, [r7, #20]
	*value = temp;
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	697a      	ldr	r2, [r7, #20]
 800109c:	601a      	str	r2, [r3, #0]
	return true;
 800109e:	2301      	movs	r3, #1
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3718      	adds	r7, #24
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20000338 	.word	0x20000338

080010ac <Error>:
extern char str1[100];
BME280_CalibData CalibData;
int32_t t_fine;
//------------------------------------------------
void Error(void)
{
 80010ac:	b480      	push	{r7}
 80010ae:	af00      	add	r7, sp, #0
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
	...

080010bc <I2Cx_WriteData>:
//------------------------------------------------
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b088      	sub	sp, #32
 80010c0:	af04      	add	r7, sp, #16
 80010c2:	4603      	mov	r3, r0
 80010c4:	80fb      	strh	r3, [r7, #6]
 80010c6:	460b      	mov	r3, r1
 80010c8:	717b      	strb	r3, [r7, #5]
 80010ca:	4613      	mov	r3, r2
 80010cc:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010ce:	2300      	movs	r3, #0
 80010d0:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Write(&hi2c1, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, 0x10000);
 80010d2:	797b      	ldrb	r3, [r7, #5]
 80010d4:	b29a      	uxth	r2, r3
 80010d6:	88f9      	ldrh	r1, [r7, #6]
 80010d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010dc:	9302      	str	r3, [sp, #8]
 80010de:	2301      	movs	r3, #1
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	1d3b      	adds	r3, r7, #4
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2301      	movs	r3, #1
 80010e8:	4806      	ldr	r0, [pc, #24]	; (8001104 <I2Cx_WriteData+0x48>)
 80010ea:	f004 fe9d 	bl	8005e28 <HAL_I2C_Mem_Write>
 80010ee:	4603      	mov	r3, r0
 80010f0:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 80010f2:	7bfb      	ldrb	r3, [r7, #15]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <I2Cx_WriteData+0x40>
 80010f8:	f7ff ffd8 	bl	80010ac <Error>
}
 80010fc:	bf00      	nop
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	20000338 	.word	0x20000338

08001108 <I2Cx_ReadData>:
//------------------------------------------------
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b088      	sub	sp, #32
 800110c:	af04      	add	r7, sp, #16
 800110e:	4603      	mov	r3, r0
 8001110:	460a      	mov	r2, r1
 8001112:	80fb      	strh	r3, [r7, #6]
 8001114:	4613      	mov	r3, r2
 8001116:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8001118:	2300      	movs	r3, #0
 800111a:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	73bb      	strb	r3, [r7, #14]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 0x10000);
 8001120:	797b      	ldrb	r3, [r7, #5]
 8001122:	b29a      	uxth	r2, r3
 8001124:	88f9      	ldrh	r1, [r7, #6]
 8001126:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800112a:	9302      	str	r3, [sp, #8]
 800112c:	2301      	movs	r3, #1
 800112e:	9301      	str	r3, [sp, #4]
 8001130:	f107 030e 	add.w	r3, r7, #14
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2301      	movs	r3, #1
 8001138:	4807      	ldr	r0, [pc, #28]	; (8001158 <I2Cx_ReadData+0x50>)
 800113a:	f004 ff89 	bl	8006050 <HAL_I2C_Mem_Read>
 800113e:	4603      	mov	r3, r0
 8001140:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 8001142:	7bfb      	ldrb	r3, [r7, #15]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <I2Cx_ReadData+0x44>
 8001148:	f7ff ffb0 	bl	80010ac <Error>
  return value;
 800114c:	7bbb      	ldrb	r3, [r7, #14]
}
 800114e:	4618      	mov	r0, r3
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	20000338 	.word	0x20000338

0800115c <I2Cx_ReadData16>:
//------------------------------------------------
static void I2Cx_ReadData16(uint16_t Addr, uint8_t Reg, uint16_t *Value)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b088      	sub	sp, #32
 8001160:	af04      	add	r7, sp, #16
 8001162:	4603      	mov	r3, r0
 8001164:	603a      	str	r2, [r7, #0]
 8001166:	80fb      	strh	r3, [r7, #6]
 8001168:	460b      	mov	r3, r1
 800116a:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 800116c:	2300      	movs	r3, #0
 800116e:	73fb      	strb	r3, [r7, #15]
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 2, 0x10000);
 8001170:	797b      	ldrb	r3, [r7, #5]
 8001172:	b29a      	uxth	r2, r3
 8001174:	88f9      	ldrh	r1, [r7, #6]
 8001176:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800117a:	9302      	str	r3, [sp, #8]
 800117c:	2302      	movs	r3, #2
 800117e:	9301      	str	r3, [sp, #4]
 8001180:	683b      	ldr	r3, [r7, #0]
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	2301      	movs	r3, #1
 8001186:	4807      	ldr	r0, [pc, #28]	; (80011a4 <I2Cx_ReadData16+0x48>)
 8001188:	f004 ff62 	bl	8006050 <HAL_I2C_Mem_Read>
 800118c:	4603      	mov	r3, r0
 800118e:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) Error();
 8001190:	7bfb      	ldrb	r3, [r7, #15]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <I2Cx_ReadData16+0x3e>
 8001196:	f7ff ff89 	bl	80010ac <Error>
}
 800119a:	bf00      	nop
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	20000338 	.word	0x20000338

080011a8 <BME280_WriteReg>:
  status = HAL_I2C_Mem_Read(&hi2c1, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)Value, 3, 0x10000);
  if(status != HAL_OK) Error();
}
//------------------------------------------------
void BME280_WriteReg(uint8_t Reg, uint8_t Value)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	460a      	mov	r2, r1
 80011b2:	71fb      	strb	r3, [r7, #7]
 80011b4:	4613      	mov	r3, r2
 80011b6:	71bb      	strb	r3, [r7, #6]
  I2Cx_WriteData(BME280_ADDRESS, Reg, Value);
 80011b8:	79ba      	ldrb	r2, [r7, #6]
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	4619      	mov	r1, r3
 80011be:	20ec      	movs	r0, #236	; 0xec
 80011c0:	f7ff ff7c 	bl	80010bc <I2Cx_WriteData>
}
 80011c4:	bf00      	nop
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <BME280_ReadReg>:
//------------------------------------------------
uint8_t BME280_ReadReg(uint8_t Reg)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	71fb      	strb	r3, [r7, #7]
  uint8_t res = I2Cx_ReadData(BME280_ADDRESS,Reg);
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	4619      	mov	r1, r3
 80011da:	20ec      	movs	r0, #236	; 0xec
 80011dc:	f7ff ff94 	bl	8001108 <I2Cx_ReadData>
 80011e0:	4603      	mov	r3, r0
 80011e2:	73fb      	strb	r3, [r7, #15]
  return res;
 80011e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3710      	adds	r7, #16
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}

080011ee <BME280_ReadReg_U16>:
//------------------------------------------------
void BME280_ReadReg_U16(uint8_t Reg, uint16_t *Value)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	b082      	sub	sp, #8
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	4603      	mov	r3, r0
 80011f6:	6039      	str	r1, [r7, #0]
 80011f8:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg,Value);
 80011fa:	79fb      	ldrb	r3, [r7, #7]
 80011fc:	683a      	ldr	r2, [r7, #0]
 80011fe:	4619      	mov	r1, r3
 8001200:	20ec      	movs	r0, #236	; 0xec
 8001202:	f7ff ffab 	bl	800115c <I2Cx_ReadData16>
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <BME280_ReadReg_S16>:
//------------------------------------------------
void BME280_ReadReg_S16(uint8_t Reg, int16_t *Value)
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b082      	sub	sp, #8
 8001212:	af00      	add	r7, sp, #0
 8001214:	4603      	mov	r3, r0
 8001216:	6039      	str	r1, [r7, #0]
 8001218:	71fb      	strb	r3, [r7, #7]
  I2Cx_ReadData16(BME280_ADDRESS,Reg, (uint16_t*) Value);
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	683a      	ldr	r2, [r7, #0]
 800121e:	4619      	mov	r1, r3
 8001220:	20ec      	movs	r0, #236	; 0xec
 8001222:	f7ff ff9b 	bl	800115c <I2Cx_ReadData16>
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <BME280_ReadReg_BE_S16>:
//------------------------------------------------
uint16_t BME280_ReadReg_BE_S16(uint8_t Reg)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b088      	sub	sp, #32
 8001234:	af04      	add	r7, sp, #16
 8001236:	4603      	mov	r3, r0
 8001238:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer_8[2];
	HAL_StatusTypeDef status = HAL_OK;
 800123a:	2300      	movs	r3, #0
 800123c:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Mem_Read(&hi2c1, BME280_ADDRESS, Reg, I2C_MEMADD_SIZE_8BIT, buffer_8, 2, 0x10000);
 800123e:	79fb      	ldrb	r3, [r7, #7]
 8001240:	b29a      	uxth	r2, r3
 8001242:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001246:	9302      	str	r3, [sp, #8]
 8001248:	2302      	movs	r3, #2
 800124a:	9301      	str	r3, [sp, #4]
 800124c:	f107 030c 	add.w	r3, r7, #12
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	2301      	movs	r3, #1
 8001254:	21ec      	movs	r1, #236	; 0xec
 8001256:	480b      	ldr	r0, [pc, #44]	; (8001284 <BME280_ReadReg_BE_S16+0x54>)
 8001258:	f004 fefa 	bl	8006050 <HAL_I2C_Mem_Read>
 800125c:	4603      	mov	r3, r0
 800125e:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) {
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <BME280_ReadReg_BE_S16+0x3a>
		Error();
 8001266:	f7ff ff21 	bl	80010ac <Error>
	}
	return (uint16_t)(buffer_8[0]) << 8 | (uint16_t)(buffer_8[1]);
 800126a:	7b3b      	ldrb	r3, [r7, #12]
 800126c:	021b      	lsls	r3, r3, #8
 800126e:	b21a      	sxth	r2, r3
 8001270:	7b7b      	ldrb	r3, [r7, #13]
 8001272:	b21b      	sxth	r3, r3
 8001274:	4313      	orrs	r3, r2
 8001276:	b21b      	sxth	r3, r3
 8001278:	b29b      	uxth	r3, r3
}
 800127a:	4618      	mov	r0, r3
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	20000338 	.word	0x20000338

08001288 <BME280_ReadReg_BE_U24>:
{
  I2Cx_ReadData24(BME280_ADDRESS,Reg,Value);
  *(uint32_t *) Value &= 0x00FFFFFF;
}
//------------------------------------------------
uint32_t BME280_ReadReg_BE_U24(uint8_t Reg) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b088      	sub	sp, #32
 800128c:	af04      	add	r7, sp, #16
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
	uint8_t buffer_8[3];
	HAL_StatusTypeDef status = HAL_OK;
 8001292:	2300      	movs	r3, #0
 8001294:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Mem_Read(&hi2c1, BME280_ADDRESS, Reg, I2C_MEMADD_SIZE_8BIT, buffer_8, 3, 0x10000);
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	b29a      	uxth	r2, r3
 800129a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800129e:	9302      	str	r3, [sp, #8]
 80012a0:	2303      	movs	r3, #3
 80012a2:	9301      	str	r3, [sp, #4]
 80012a4:	f107 030c 	add.w	r3, r7, #12
 80012a8:	9300      	str	r3, [sp, #0]
 80012aa:	2301      	movs	r3, #1
 80012ac:	21ec      	movs	r1, #236	; 0xec
 80012ae:	480a      	ldr	r0, [pc, #40]	; (80012d8 <BME280_ReadReg_BE_U24+0x50>)
 80012b0:	f004 fece 	bl	8006050 <HAL_I2C_Mem_Read>
 80012b4:	4603      	mov	r3, r0
 80012b6:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK) {
 80012b8:	7bfb      	ldrb	r3, [r7, #15]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <BME280_ReadReg_BE_U24+0x3a>
		Error();
 80012be:	f7ff fef5 	bl	80010ac <Error>
	}
	return (uint32_t) (buffer_8[0]) << 16 | (uint32_t) (buffer_8[1]) << 8 | (uint32_t) (buffer_8[2]);
 80012c2:	7b3b      	ldrb	r3, [r7, #12]
 80012c4:	041a      	lsls	r2, r3, #16
 80012c6:	7b7b      	ldrb	r3, [r7, #13]
 80012c8:	021b      	lsls	r3, r3, #8
 80012ca:	4313      	orrs	r3, r2
 80012cc:	7bba      	ldrb	r2, [r7, #14]
 80012ce:	4313      	orrs	r3, r2
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	3710      	adds	r7, #16
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20000338 	.word	0x20000338

080012dc <BME280_ReadTemperature>:
//------------------------------------------------
float BME280_ReadTemperature(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
	int32_t var1, var2;
	int32_t adc_T = BME280_ReadReg_BE_U24(BME280_REGISTER_TEMPDATA);
 80012e2:	20fa      	movs	r0, #250	; 0xfa
 80012e4:	f7ff ffd0 	bl	8001288 <BME280_ReadReg_BE_U24>
 80012e8:	4603      	mov	r3, r0
 80012ea:	60fb      	str	r3, [r7, #12]

	if ( adc_T == 0x800000) {
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80012f2:	d102      	bne.n	80012fa <BME280_ReadTemperature+0x1e>
		return NAN;
 80012f4:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 80013b0 <BME280_ReadTemperature+0xd4>
 80012f8:	e052      	b.n	80013a0 <BME280_ReadTemperature+0xc4>
	}
	adc_T >>= 4;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	111b      	asrs	r3, r3, #4
 80012fe:	60fb      	str	r3, [r7, #12]
	var1 = (int32_t)((adc_T / 8) - ((int32_t)CalibData.dig_T1 * 2));
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	2b00      	cmp	r3, #0
 8001304:	da00      	bge.n	8001308 <BME280_ReadTemperature+0x2c>
 8001306:	3307      	adds	r3, #7
 8001308:	10db      	asrs	r3, r3, #3
 800130a:	461a      	mov	r2, r3
 800130c:	4b29      	ldr	r3, [pc, #164]	; (80013b4 <BME280_ReadTemperature+0xd8>)
 800130e:	881b      	ldrh	r3, [r3, #0]
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	60bb      	str	r3, [r7, #8]
  	var1 = (var1 * ((int32_t)CalibData.dig_T2)) / 2048;
 8001316:	4b27      	ldr	r3, [pc, #156]	; (80013b4 <BME280_ReadTemperature+0xd8>)
 8001318:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800131c:	461a      	mov	r2, r3
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	fb02 f303 	mul.w	r3, r2, r3
 8001324:	2b00      	cmp	r3, #0
 8001326:	da01      	bge.n	800132c <BME280_ReadTemperature+0x50>
 8001328:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 800132c:	12db      	asrs	r3, r3, #11
 800132e:	60bb      	str	r3, [r7, #8]
  	var2 = (int32_t)((adc_T / 16) - ((int32_t)CalibData.dig_T1));
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	2b00      	cmp	r3, #0
 8001334:	da00      	bge.n	8001338 <BME280_ReadTemperature+0x5c>
 8001336:	330f      	adds	r3, #15
 8001338:	111b      	asrs	r3, r3, #4
 800133a:	461a      	mov	r2, r3
 800133c:	4b1d      	ldr	r3, [pc, #116]	; (80013b4 <BME280_ReadTemperature+0xd8>)
 800133e:	881b      	ldrh	r3, [r3, #0]
 8001340:	1ad3      	subs	r3, r2, r3
 8001342:	607b      	str	r3, [r7, #4]
  	var2 = (((var2 * var2) / 4096) * ((int32_t)CalibData.dig_T3)) / 16384;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	fb03 f303 	mul.w	r3, r3, r3
 800134a:	2b00      	cmp	r3, #0
 800134c:	da01      	bge.n	8001352 <BME280_ReadTemperature+0x76>
 800134e:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001352:	131b      	asrs	r3, r3, #12
 8001354:	461a      	mov	r2, r3
 8001356:	4b17      	ldr	r3, [pc, #92]	; (80013b4 <BME280_ReadTemperature+0xd8>)
 8001358:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800135c:	fb02 f303 	mul.w	r3, r2, r3
 8001360:	2b00      	cmp	r3, #0
 8001362:	da02      	bge.n	800136a <BME280_ReadTemperature+0x8e>
 8001364:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8001368:	333f      	adds	r3, #63	; 0x3f
 800136a:	139b      	asrs	r3, r3, #14
 800136c:	607b      	str	r3, [r7, #4]
    t_fine = var1 + var2;
 800136e:	68ba      	ldr	r2, [r7, #8]
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	4413      	add	r3, r2
 8001374:	4a10      	ldr	r2, [pc, #64]	; (80013b8 <BME280_ReadTemperature+0xdc>)
 8001376:	6013      	str	r3, [r2, #0]
	int32_t T = (t_fine * 5 + 128) / 256;
 8001378:	4b0f      	ldr	r3, [pc, #60]	; (80013b8 <BME280_ReadTemperature+0xdc>)
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	4613      	mov	r3, r2
 800137e:	009b      	lsls	r3, r3, #2
 8001380:	4413      	add	r3, r2
 8001382:	3380      	adds	r3, #128	; 0x80
 8001384:	2b00      	cmp	r3, #0
 8001386:	da00      	bge.n	800138a <BME280_ReadTemperature+0xae>
 8001388:	33ff      	adds	r3, #255	; 0xff
 800138a:	121b      	asrs	r3, r3, #8
 800138c:	603b      	str	r3, [r7, #0]

	return (float) T / 100;
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	ee07 3a90 	vmov	s15, r3
 8001394:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001398:	eddf 6a08 	vldr	s13, [pc, #32]	; 80013bc <BME280_ReadTemperature+0xe0>
 800139c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 80013a0:	eef0 7a47 	vmov.f32	s15, s14
 80013a4:	eeb0 0a67 	vmov.f32	s0, s15
 80013a8:	3710      	adds	r7, #16
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	7fc00000 	.word	0x7fc00000
 80013b4:	20000208 	.word	0x20000208
 80013b8:	2000022c 	.word	0x2000022c
 80013bc:	42c80000 	.word	0x42c80000

080013c0 <BME280_ReadPressure>:
//------------------------------------------------
float BME280_ReadPressure(void)
{
 80013c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80013c4:	b0da      	sub	sp, #360	; 0x168
 80013c6:	af00      	add	r7, sp, #0
	int64_t var1, var2, var3, var4;
	BME280_ReadTemperature(); // must be done first to get t_fine
 80013c8:	f7ff ff88 	bl	80012dc <BME280_ReadTemperature>
	int32_t adc_P = BME280_ReadReg_BE_U24(BME280_REGISTER_PRESSUREDATA);
 80013cc:	20f7      	movs	r0, #247	; 0xf7
 80013ce:	f7ff ff5b 	bl	8001288 <BME280_ReadReg_BE_U24>
 80013d2:	4603      	mov	r3, r0
 80013d4:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
	adc_P >>= 4;
 80013d8:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80013dc:	111b      	asrs	r3, r3, #4
 80013de:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
	var1 = ((int64_t)t_fine) - 128000;
 80013e2:	4bbb      	ldr	r3, [pc, #748]	; (80016d0 <BME280_ReadPressure+0x310>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	17da      	asrs	r2, r3, #31
 80013e8:	4698      	mov	r8, r3
 80013ea:	4691      	mov	r9, r2
 80013ec:	f5b8 3afa 	subs.w	sl, r8, #128000	; 0x1f400
 80013f0:	f149 3bff 	adc.w	fp, r9, #4294967295	; 0xffffffff
 80013f4:	e9c7 ab56 	strd	sl, fp, [r7, #344]	; 0x158
	var2 = var1 * var1 * (int64_t)CalibData.dig_P6;
 80013f8:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 80013fc:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001400:	fb03 f102 	mul.w	r1, r3, r2
 8001404:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8001408:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800140c:	fb02 f303 	mul.w	r3, r2, r3
 8001410:	18ca      	adds	r2, r1, r3
 8001412:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001416:	fba3 4503 	umull	r4, r5, r3, r3
 800141a:	1953      	adds	r3, r2, r5
 800141c:	461d      	mov	r5, r3
 800141e:	4bad      	ldr	r3, [pc, #692]	; (80016d4 <BME280_ReadPressure+0x314>)
 8001420:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001424:	b21b      	sxth	r3, r3
 8001426:	17da      	asrs	r2, r3, #31
 8001428:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800142c:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001430:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	; 0xe8
 8001434:	4603      	mov	r3, r0
 8001436:	fb03 f205 	mul.w	r2, r3, r5
 800143a:	460b      	mov	r3, r1
 800143c:	fb04 f303 	mul.w	r3, r4, r3
 8001440:	4413      	add	r3, r2
 8001442:	4602      	mov	r2, r0
 8001444:	fba4 1202 	umull	r1, r2, r4, r2
 8001448:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800144c:	460a      	mov	r2, r1
 800144e:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8001452:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001456:	4413      	add	r3, r2
 8001458:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800145c:	e9d7 343c 	ldrd	r3, r4, [r7, #240]	; 0xf0
 8001460:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
 8001464:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
	var2 = var2 + ((var1 * (int64_t)CalibData.dig_P5) * 131072);
 8001468:	4b9a      	ldr	r3, [pc, #616]	; (80016d4 <BME280_ReadPressure+0x314>)
 800146a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800146e:	b21b      	sxth	r3, r3
 8001470:	17da      	asrs	r2, r3, #31
 8001472:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001476:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 800147a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800147e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8001482:	462a      	mov	r2, r5
 8001484:	fb02 f203 	mul.w	r2, r2, r3
 8001488:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800148c:	4621      	mov	r1, r4
 800148e:	fb01 f303 	mul.w	r3, r1, r3
 8001492:	441a      	add	r2, r3
 8001494:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001498:	4621      	mov	r1, r4
 800149a:	fba3 1301 	umull	r1, r3, r3, r1
 800149e:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 80014a2:	460b      	mov	r3, r1
 80014a4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 80014a8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80014ac:	18d3      	adds	r3, r2, r3
 80014ae:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 80014b2:	f04f 0000 	mov.w	r0, #0
 80014b6:	f04f 0100 	mov.w	r1, #0
 80014ba:	e9d7 454c 	ldrd	r4, r5, [r7, #304]	; 0x130
 80014be:	462b      	mov	r3, r5
 80014c0:	0459      	lsls	r1, r3, #17
 80014c2:	4623      	mov	r3, r4
 80014c4:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 80014c8:	4623      	mov	r3, r4
 80014ca:	0458      	lsls	r0, r3, #17
 80014cc:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 80014d0:	1814      	adds	r4, r2, r0
 80014d2:	67bc      	str	r4, [r7, #120]	; 0x78
 80014d4:	414b      	adcs	r3, r1
 80014d6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80014d8:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 80014dc:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
	var2 = var2 + (((int64_t)CalibData.dig_P4) * 34359738368);
 80014e0:	4b7c      	ldr	r3, [pc, #496]	; (80016d4 <BME280_ReadPressure+0x314>)
 80014e2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80014e6:	b21b      	sxth	r3, r3
 80014e8:	17da      	asrs	r2, r3, #31
 80014ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80014ee:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80014f2:	f04f 0000 	mov.w	r0, #0
 80014f6:	f04f 0100 	mov.w	r1, #0
 80014fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80014fe:	00d9      	lsls	r1, r3, #3
 8001500:	2000      	movs	r0, #0
 8001502:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 8001506:	1814      	adds	r4, r2, r0
 8001508:	673c      	str	r4, [r7, #112]	; 0x70
 800150a:	414b      	adcs	r3, r1
 800150c:	677b      	str	r3, [r7, #116]	; 0x74
 800150e:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 8001512:	e9c7 3454 	strd	r3, r4, [r7, #336]	; 0x150
	var1 = ((var1 * var1 * (int64_t)CalibData.dig_P3) / 256) + ((var1 * ((int64_t)CalibData.dig_P2) * 4096));
 8001516:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 800151a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800151e:	fb03 f102 	mul.w	r1, r3, r2
 8001522:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8001526:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800152a:	fb02 f303 	mul.w	r3, r2, r3
 800152e:	18ca      	adds	r2, r1, r3
 8001530:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001534:	fba3 1303 	umull	r1, r3, r3, r3
 8001538:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800153c:	460b      	mov	r3, r1
 800153e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8001542:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001546:	18d3      	adds	r3, r2, r3
 8001548:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800154c:	4b61      	ldr	r3, [pc, #388]	; (80016d4 <BME280_ReadPressure+0x314>)
 800154e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001552:	b21b      	sxth	r3, r3
 8001554:	17da      	asrs	r2, r3, #31
 8001556:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800155a:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800155e:	e9d7 454a 	ldrd	r4, r5, [r7, #296]	; 0x128
 8001562:	462b      	mov	r3, r5
 8001564:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8001568:	4642      	mov	r2, r8
 800156a:	fb02 f203 	mul.w	r2, r2, r3
 800156e:	464b      	mov	r3, r9
 8001570:	4621      	mov	r1, r4
 8001572:	fb01 f303 	mul.w	r3, r1, r3
 8001576:	4413      	add	r3, r2
 8001578:	4622      	mov	r2, r4
 800157a:	4641      	mov	r1, r8
 800157c:	fba2 1201 	umull	r1, r2, r2, r1
 8001580:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 8001584:	460a      	mov	r2, r1
 8001586:	f8c7 2120 	str.w	r2, [r7, #288]	; 0x120
 800158a:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800158e:	4413      	add	r3, r2
 8001590:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001594:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001598:	2b00      	cmp	r3, #0
 800159a:	da07      	bge.n	80015ac <BME280_ReadPressure+0x1ec>
 800159c:	f112 01ff 	adds.w	r1, r2, #255	; 0xff
 80015a0:	66b9      	str	r1, [r7, #104]	; 0x68
 80015a2:	f143 0300 	adc.w	r3, r3, #0
 80015a6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80015a8:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80015ac:	f04f 0000 	mov.w	r0, #0
 80015b0:	f04f 0100 	mov.w	r1, #0
 80015b4:	0a10      	lsrs	r0, r2, #8
 80015b6:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80015ba:	1219      	asrs	r1, r3, #8
 80015bc:	4b45      	ldr	r3, [pc, #276]	; (80016d4 <BME280_ReadPressure+0x314>)
 80015be:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80015c2:	b21b      	sxth	r3, r3
 80015c4:	17da      	asrs	r2, r3, #31
 80015c6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80015ca:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 80015ce:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80015d2:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 80015d6:	464a      	mov	r2, r9
 80015d8:	fb02 f203 	mul.w	r2, r2, r3
 80015dc:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80015e0:	4644      	mov	r4, r8
 80015e2:	fb04 f303 	mul.w	r3, r4, r3
 80015e6:	441a      	add	r2, r3
 80015e8:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80015ec:	4644      	mov	r4, r8
 80015ee:	fba3 4304 	umull	r4, r3, r3, r4
 80015f2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80015f6:	4623      	mov	r3, r4
 80015f8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80015fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001600:	18d3      	adds	r3, r2, r3
 8001602:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001606:	f04f 0200 	mov.w	r2, #0
 800160a:	f04f 0300 	mov.w	r3, #0
 800160e:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 8001612:	464c      	mov	r4, r9
 8001614:	0323      	lsls	r3, r4, #12
 8001616:	4644      	mov	r4, r8
 8001618:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 800161c:	4644      	mov	r4, r8
 800161e:	0322      	lsls	r2, r4, #12
 8001620:	1884      	adds	r4, r0, r2
 8001622:	663c      	str	r4, [r7, #96]	; 0x60
 8001624:	eb41 0303 	adc.w	r3, r1, r3
 8001628:	667b      	str	r3, [r7, #100]	; 0x64
 800162a:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 800162e:	e9c7 3456 	strd	r3, r4, [r7, #344]	; 0x158
	var3 = ((int64_t)1) * 140737488355328;
 8001632:	f04f 0200 	mov.w	r2, #0
 8001636:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800163a:	e9c7 2352 	strd	r2, r3, [r7, #328]	; 0x148
	var1 = (var3 + var1) * ((int64_t)CalibData.dig_P1) / 8589934592;
 800163e:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	; 0x148
 8001642:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	; 0x158
 8001646:	1884      	adds	r4, r0, r2
 8001648:	f8c7 40c0 	str.w	r4, [r7, #192]	; 0xc0
 800164c:	eb41 0303 	adc.w	r3, r1, r3
 8001650:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001654:	4b1f      	ldr	r3, [pc, #124]	; (80016d4 <BME280_ReadPressure+0x314>)
 8001656:	88db      	ldrh	r3, [r3, #6]
 8001658:	b29b      	uxth	r3, r3
 800165a:	2200      	movs	r2, #0
 800165c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001660:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001664:	e9d7 4530 	ldrd	r4, r5, [r7, #192]	; 0xc0
 8001668:	462b      	mov	r3, r5
 800166a:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800166e:	4642      	mov	r2, r8
 8001670:	fb02 f203 	mul.w	r2, r2, r3
 8001674:	464b      	mov	r3, r9
 8001676:	4621      	mov	r1, r4
 8001678:	fb01 f303 	mul.w	r3, r1, r3
 800167c:	4413      	add	r3, r2
 800167e:	4622      	mov	r2, r4
 8001680:	4641      	mov	r1, r8
 8001682:	fba2 1201 	umull	r1, r2, r2, r1
 8001686:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
 800168a:	460a      	mov	r2, r1
 800168c:	f8c7 2110 	str.w	r2, [r7, #272]	; 0x110
 8001690:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001694:	4413      	add	r3, r2
 8001696:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800169a:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 800169e:	2b00      	cmp	r3, #0
 80016a0:	da06      	bge.n	80016b0 <BME280_ReadPressure+0x2f0>
 80016a2:	1e51      	subs	r1, r2, #1
 80016a4:	65b9      	str	r1, [r7, #88]	; 0x58
 80016a6:	f143 0301 	adc.w	r3, r3, #1
 80016aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80016ac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80016b0:	f04f 0000 	mov.w	r0, #0
 80016b4:	f04f 0100 	mov.w	r1, #0
 80016b8:	1058      	asrs	r0, r3, #1
 80016ba:	17d9      	asrs	r1, r3, #31
 80016bc:	e9c7 0156 	strd	r0, r1, [r7, #344]	; 0x158
	if (var1 == 0) {
 80016c0:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	; 0x158
 80016c4:	4313      	orrs	r3, r2
 80016c6:	d107      	bne.n	80016d8 <BME280_ReadPressure+0x318>
		return 0; // avoid exception caused by division by zero
 80016c8:	f04f 0300 	mov.w	r3, #0
 80016cc:	e196      	b.n	80019fc <BME280_ReadPressure+0x63c>
 80016ce:	bf00      	nop
 80016d0:	2000022c 	.word	0x2000022c
 80016d4:	20000208 	.word	0x20000208
	}
	var4 = 1048576 - adc_P;
 80016d8:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80016dc:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 80016e0:	17da      	asrs	r2, r3, #31
 80016e2:	653b      	str	r3, [r7, #80]	; 0x50
 80016e4:	657a      	str	r2, [r7, #84]	; 0x54
 80016e6:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 80016ea:	e9c7 3450 	strd	r3, r4, [r7, #320]	; 0x140
	var4 = (((var4 * 2147483648) - var2) * 3125) / var1;
 80016ee:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 80016f2:	f04f 0000 	mov.w	r0, #0
 80016f6:	f04f 0100 	mov.w	r1, #0
 80016fa:	07d9      	lsls	r1, r3, #31
 80016fc:	ea41 0152 	orr.w	r1, r1, r2, lsr #1
 8001700:	07d0      	lsls	r0, r2, #31
 8001702:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 8001706:	1a84      	subs	r4, r0, r2
 8001708:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800170c:	eb61 0303 	sbc.w	r3, r1, r3
 8001710:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001714:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 8001718:	4622      	mov	r2, r4
 800171a:	462b      	mov	r3, r5
 800171c:	1891      	adds	r1, r2, r2
 800171e:	64b9      	str	r1, [r7, #72]	; 0x48
 8001720:	415b      	adcs	r3, r3
 8001722:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001724:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001728:	4621      	mov	r1, r4
 800172a:	1851      	adds	r1, r2, r1
 800172c:	6439      	str	r1, [r7, #64]	; 0x40
 800172e:	4629      	mov	r1, r5
 8001730:	414b      	adcs	r3, r1
 8001732:	647b      	str	r3, [r7, #68]	; 0x44
 8001734:	f04f 0200 	mov.w	r2, #0
 8001738:	f04f 0300 	mov.w	r3, #0
 800173c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001740:	4649      	mov	r1, r9
 8001742:	018b      	lsls	r3, r1, #6
 8001744:	4641      	mov	r1, r8
 8001746:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800174a:	4641      	mov	r1, r8
 800174c:	018a      	lsls	r2, r1, #6
 800174e:	4641      	mov	r1, r8
 8001750:	1889      	adds	r1, r1, r2
 8001752:	63b9      	str	r1, [r7, #56]	; 0x38
 8001754:	4649      	mov	r1, r9
 8001756:	eb43 0101 	adc.w	r1, r3, r1
 800175a:	63f9      	str	r1, [r7, #60]	; 0x3c
 800175c:	f04f 0200 	mov.w	r2, #0
 8001760:	f04f 0300 	mov.w	r3, #0
 8001764:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001768:	4649      	mov	r1, r9
 800176a:	008b      	lsls	r3, r1, #2
 800176c:	4641      	mov	r1, r8
 800176e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001772:	4641      	mov	r1, r8
 8001774:	008a      	lsls	r2, r1, #2
 8001776:	4610      	mov	r0, r2
 8001778:	4619      	mov	r1, r3
 800177a:	4603      	mov	r3, r0
 800177c:	4622      	mov	r2, r4
 800177e:	189b      	adds	r3, r3, r2
 8001780:	633b      	str	r3, [r7, #48]	; 0x30
 8001782:	460b      	mov	r3, r1
 8001784:	462a      	mov	r2, r5
 8001786:	eb42 0303 	adc.w	r3, r2, r3
 800178a:	637b      	str	r3, [r7, #52]	; 0x34
 800178c:	f04f 0200 	mov.w	r2, #0
 8001790:	f04f 0300 	mov.w	r3, #0
 8001794:	e9d7 890c 	ldrd	r8, r9, [r7, #48]	; 0x30
 8001798:	4649      	mov	r1, r9
 800179a:	008b      	lsls	r3, r1, #2
 800179c:	4641      	mov	r1, r8
 800179e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80017a2:	4641      	mov	r1, r8
 80017a4:	008a      	lsls	r2, r1, #2
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	4603      	mov	r3, r0
 80017ac:	4622      	mov	r2, r4
 80017ae:	189b      	adds	r3, r3, r2
 80017b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80017b4:	462b      	mov	r3, r5
 80017b6:	460a      	mov	r2, r1
 80017b8:	eb42 0303 	adc.w	r3, r2, r3
 80017bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80017c0:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	; 0x158
 80017c4:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 80017c8:	f7ff fa3e 	bl	8000c48 <__aeabi_ldivmod>
 80017cc:	4602      	mov	r2, r0
 80017ce:	460b      	mov	r3, r1
 80017d0:	e9c7 2350 	strd	r2, r3, [r7, #320]	; 0x140
	var1 = (((int64_t)CalibData.dig_P9) * (var4 / 8192) * (var4 / 8192)) / 33554432;
 80017d4:	4b8e      	ldr	r3, [pc, #568]	; (8001a10 <BME280_ReadPressure+0x650>)
 80017d6:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 80017da:	b21b      	sxth	r3, r3
 80017dc:	17da      	asrs	r2, r3, #31
 80017de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80017e2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80017e6:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	da08      	bge.n	8001800 <BME280_ReadPressure+0x440>
 80017ee:	f641 71ff 	movw	r1, #8191	; 0x1fff
 80017f2:	1851      	adds	r1, r2, r1
 80017f4:	62b9      	str	r1, [r7, #40]	; 0x28
 80017f6:	f143 0300 	adc.w	r3, r3, #0
 80017fa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001800:	f04f 0000 	mov.w	r0, #0
 8001804:	f04f 0100 	mov.w	r1, #0
 8001808:	0b50      	lsrs	r0, r2, #13
 800180a:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 800180e:	1359      	asrs	r1, r3, #13
 8001810:	4602      	mov	r2, r0
 8001812:	460b      	mov	r3, r1
 8001814:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	; 0xa0
 8001818:	4629      	mov	r1, r5
 800181a:	fb02 f001 	mul.w	r0, r2, r1
 800181e:	4621      	mov	r1, r4
 8001820:	fb01 f103 	mul.w	r1, r1, r3
 8001824:	4401      	add	r1, r0
 8001826:	4620      	mov	r0, r4
 8001828:	fba0 2302 	umull	r2, r3, r0, r2
 800182c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001830:	4613      	mov	r3, r2
 8001832:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001836:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800183a:	18cb      	adds	r3, r1, r3
 800183c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8001840:	e9d7 2350 	ldrd	r2, r3, [r7, #320]	; 0x140
 8001844:	2b00      	cmp	r3, #0
 8001846:	da08      	bge.n	800185a <BME280_ReadPressure+0x49a>
 8001848:	f641 71ff 	movw	r1, #8191	; 0x1fff
 800184c:	1851      	adds	r1, r2, r1
 800184e:	6239      	str	r1, [r7, #32]
 8001850:	f143 0300 	adc.w	r3, r3, #0
 8001854:	627b      	str	r3, [r7, #36]	; 0x24
 8001856:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800185a:	f04f 0000 	mov.w	r0, #0
 800185e:	f04f 0100 	mov.w	r1, #0
 8001862:	0b50      	lsrs	r0, r2, #13
 8001864:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001868:	1359      	asrs	r1, r3, #13
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8001872:	4629      	mov	r1, r5
 8001874:	fb02 f001 	mul.w	r0, r2, r1
 8001878:	4621      	mov	r1, r4
 800187a:	fb01 f103 	mul.w	r1, r1, r3
 800187e:	4401      	add	r1, r0
 8001880:	4620      	mov	r0, r4
 8001882:	fba0 2302 	umull	r2, r3, r0, r2
 8001886:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800188a:	4613      	mov	r3, r2
 800188c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001890:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001894:	18cb      	adds	r3, r1, r3
 8001896:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800189a:	e9d7 2340 	ldrd	r2, r3, [r7, #256]	; 0x100
 800189e:	2b00      	cmp	r3, #0
 80018a0:	da08      	bge.n	80018b4 <BME280_ReadPressure+0x4f4>
 80018a2:	f06f 417e 	mvn.w	r1, #4261412864	; 0xfe000000
 80018a6:	1851      	adds	r1, r2, r1
 80018a8:	61b9      	str	r1, [r7, #24]
 80018aa:	f143 0300 	adc.w	r3, r3, #0
 80018ae:	61fb      	str	r3, [r7, #28]
 80018b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80018b4:	f04f 0000 	mov.w	r0, #0
 80018b8:	f04f 0100 	mov.w	r1, #0
 80018bc:	0e50      	lsrs	r0, r2, #25
 80018be:	ea40 10c3 	orr.w	r0, r0, r3, lsl #7
 80018c2:	1659      	asrs	r1, r3, #25
 80018c4:	e9c7 0156 	strd	r0, r1, [r7, #344]	; 0x158
	var2 = (((int64_t)CalibData.dig_P8) * var4) / 524288;
 80018c8:	4b51      	ldr	r3, [pc, #324]	; (8001a10 <BME280_ReadPressure+0x650>)
 80018ca:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80018ce:	b21b      	sxth	r3, r3
 80018d0:	17da      	asrs	r2, r3, #31
 80018d2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80018d6:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80018da:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80018de:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 80018e2:	462a      	mov	r2, r5
 80018e4:	fb02 f203 	mul.w	r2, r2, r3
 80018e8:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80018ec:	4621      	mov	r1, r4
 80018ee:	fb01 f303 	mul.w	r3, r1, r3
 80018f2:	441a      	add	r2, r3
 80018f4:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80018f8:	4621      	mov	r1, r4
 80018fa:	fba3 1301 	umull	r1, r3, r3, r1
 80018fe:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001902:	460b      	mov	r3, r1
 8001904:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8001908:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800190c:	18d3      	adds	r3, r2, r3
 800190e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8001912:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8001916:	2900      	cmp	r1, #0
 8001918:	da07      	bge.n	800192a <BME280_ReadPressure+0x56a>
 800191a:	4b3e      	ldr	r3, [pc, #248]	; (8001a14 <BME280_ReadPressure+0x654>)
 800191c:	18c3      	adds	r3, r0, r3
 800191e:	613b      	str	r3, [r7, #16]
 8001920:	f141 0300 	adc.w	r3, r1, #0
 8001924:	617b      	str	r3, [r7, #20]
 8001926:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800192a:	f04f 0200 	mov.w	r2, #0
 800192e:	f04f 0300 	mov.w	r3, #0
 8001932:	0cc2      	lsrs	r2, r0, #19
 8001934:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001938:	14cb      	asrs	r3, r1, #19
 800193a:	e9c7 2354 	strd	r2, r3, [r7, #336]	; 0x150
	var4 = ((var4 + var1 + var2) / 256) + (((int64_t)CalibData.dig_P7) * 16);
 800193e:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 8001942:	e9d7 2356 	ldrd	r2, r3, [r7, #344]	; 0x158
 8001946:	1884      	adds	r4, r0, r2
 8001948:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800194c:	eb41 0303 	adc.w	r3, r1, r3
 8001950:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001954:	e9d7 2354 	ldrd	r2, r3, [r7, #336]	; 0x150
 8001958:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800195c:	4621      	mov	r1, r4
 800195e:	1889      	adds	r1, r1, r2
 8001960:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8001964:	4629      	mov	r1, r5
 8001966:	eb43 0101 	adc.w	r1, r3, r1
 800196a:	f8c7 108c 	str.w	r1, [r7, #140]	; 0x8c
 800196e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001972:	2b00      	cmp	r3, #0
 8001974:	da07      	bge.n	8001986 <BME280_ReadPressure+0x5c6>
 8001976:	f112 01ff 	adds.w	r1, r2, #255	; 0xff
 800197a:	60b9      	str	r1, [r7, #8]
 800197c:	f143 0300 	adc.w	r3, r3, #0
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001986:	f04f 0000 	mov.w	r0, #0
 800198a:	f04f 0100 	mov.w	r1, #0
 800198e:	0a10      	lsrs	r0, r2, #8
 8001990:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001994:	1219      	asrs	r1, r3, #8
 8001996:	4b1e      	ldr	r3, [pc, #120]	; (8001a10 <BME280_ReadPressure+0x650>)
 8001998:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800199c:	b21b      	sxth	r3, r3
 800199e:	17da      	asrs	r2, r3, #31
 80019a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80019a4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80019a8:	f04f 0200 	mov.w	r2, #0
 80019ac:	f04f 0300 	mov.w	r3, #0
 80019b0:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 80019b4:	464c      	mov	r4, r9
 80019b6:	0123      	lsls	r3, r4, #4
 80019b8:	4644      	mov	r4, r8
 80019ba:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80019be:	4644      	mov	r4, r8
 80019c0:	0122      	lsls	r2, r4, #4
 80019c2:	1884      	adds	r4, r0, r2
 80019c4:	603c      	str	r4, [r7, #0]
 80019c6:	eb41 0303 	adc.w	r3, r1, r3
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	e9d7 3400 	ldrd	r3, r4, [r7]
 80019d0:	e9c7 3450 	strd	r3, r4, [r7, #320]	; 0x140
	float P = var4 / 256.0;
 80019d4:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 80019d8:	f7fe fde0 	bl	800059c <__aeabi_l2d>
 80019dc:	f04f 0200 	mov.w	r2, #0
 80019e0:	4b0d      	ldr	r3, [pc, #52]	; (8001a18 <BME280_ReadPressure+0x658>)
 80019e2:	f7fe ff33 	bl	800084c <__aeabi_ddiv>
 80019e6:	4602      	mov	r2, r0
 80019e8:	460b      	mov	r3, r1
 80019ea:	4610      	mov	r0, r2
 80019ec:	4619      	mov	r1, r3
 80019ee:	f7ff f8db 	bl	8000ba8 <__aeabi_d2f>
 80019f2:	4603      	mov	r3, r0
 80019f4:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  return P;
 80019f8:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
}
 80019fc:	ee07 3a90 	vmov	s15, r3
 8001a00:	eeb0 0a67 	vmov.f32	s0, s15
 8001a04:	f507 77b4 	add.w	r7, r7, #360	; 0x168
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000208 	.word	0x20000208
 8001a14:	0007ffff 	.word	0x0007ffff
 8001a18:	40700000 	.word	0x40700000

08001a1c <BME280_ReadHumidity>:
//------------------------------------------------
float BME280_ReadHumidity(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b088      	sub	sp, #32
 8001a20:	af00      	add	r7, sp, #0
  int32_t var1, var2, var3, var4, var5;
	BME280_ReadTemperature(); 	// must be done first to get t_fine
 8001a22:	f7ff fc5b 	bl	80012dc <BME280_ReadTemperature>
	int32_t adc_H = BME280_ReadReg_BE_S16(BME280_REGISTER_HUMIDDATA);
 8001a26:	20fd      	movs	r0, #253	; 0xfd
 8001a28:	f7ff fc02 	bl	8001230 <BME280_ReadReg_BE_S16>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	61fb      	str	r3, [r7, #28]
	if (adc_H == 0x8000) {  	// value in case humidity measurement was disabled
 8001a30:	69fb      	ldr	r3, [r7, #28]
 8001a32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a36:	d102      	bne.n	8001a3e <BME280_ReadHumidity+0x22>
		return NAN;
 8001a38:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001b8c <BME280_ReadHumidity+0x170>
 8001a3c:	e09e      	b.n	8001b7c <BME280_ReadHumidity+0x160>
	}
	var1 = t_fine - ((int32_t)76800);
 8001a3e:	4b54      	ldr	r3, [pc, #336]	; (8001b90 <BME280_ReadHumidity+0x174>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8001a46:	61bb      	str	r3, [r7, #24]
	var2 = (int32_t)(adc_H * 16384);
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	039b      	lsls	r3, r3, #14
 8001a4c:	617b      	str	r3, [r7, #20]
	var3 = (int32_t)(((int32_t)CalibData.dig_H4) * 1048576);
 8001a4e:	4b51      	ldr	r3, [pc, #324]	; (8001b94 <BME280_ReadHumidity+0x178>)
 8001a50:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8001a54:	051b      	lsls	r3, r3, #20
 8001a56:	613b      	str	r3, [r7, #16]
	var4 = ((int32_t)CalibData.dig_H5) * var1;
 8001a58:	4b4e      	ldr	r3, [pc, #312]	; (8001b94 <BME280_ReadHumidity+0x178>)
 8001a5a:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	69bb      	ldr	r3, [r7, #24]
 8001a62:	fb02 f303 	mul.w	r3, r2, r3
 8001a66:	60fb      	str	r3, [r7, #12]
	var5 = (((var2 - var3) - var4) + (int32_t)16384) / 32768;
 8001a68:	697a      	ldr	r2, [r7, #20]
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	1ad2      	subs	r2, r2, r3
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	da02      	bge.n	8001a80 <BME280_ReadHumidity+0x64>
 8001a7a:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8001a7e:	337f      	adds	r3, #127	; 0x7f
 8001a80:	13db      	asrs	r3, r3, #15
 8001a82:	60bb      	str	r3, [r7, #8]
	var2 = (var1 * ((int32_t)CalibData.dig_H6)) / 1024;
 8001a84:	4b43      	ldr	r3, [pc, #268]	; (8001b94 <BME280_ReadHumidity+0x178>)
 8001a86:	f993 3022 	ldrsb.w	r3, [r3, #34]	; 0x22
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	69bb      	ldr	r3, [r7, #24]
 8001a8e:	fb02 f303 	mul.w	r3, r2, r3
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	da01      	bge.n	8001a9a <BME280_ReadHumidity+0x7e>
 8001a96:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8001a9a:	129b      	asrs	r3, r3, #10
 8001a9c:	617b      	str	r3, [r7, #20]
	var3 = (var1 * ((int32_t)CalibData.dig_H3)) / 2048;
 8001a9e:	4b3d      	ldr	r3, [pc, #244]	; (8001b94 <BME280_ReadHumidity+0x178>)
 8001aa0:	7f1b      	ldrb	r3, [r3, #28]
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	fb02 f303 	mul.w	r3, r2, r3
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	da01      	bge.n	8001ab2 <BME280_ReadHumidity+0x96>
 8001aae:	f203 73ff 	addw	r3, r3, #2047	; 0x7ff
 8001ab2:	12db      	asrs	r3, r3, #11
 8001ab4:	613b      	str	r3, [r7, #16]
	var4 = ((var2 * (var3 + (int32_t)32768)) / 1024) + (int32_t)2097152;
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	fb02 f303 	mul.w	r3, r2, r3
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	da01      	bge.n	8001aca <BME280_ReadHumidity+0xae>
 8001ac6:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8001aca:	129b      	asrs	r3, r3, #10
 8001acc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8001ad0:	60fb      	str	r3, [r7, #12]
	var2 = ((var4 * ((int32_t)CalibData.dig_H2)) + 8192) / 16384;
 8001ad2:	4b30      	ldr	r3, [pc, #192]	; (8001b94 <BME280_ReadHumidity+0x178>)
 8001ad4:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001ad8:	461a      	mov	r2, r3
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	fb02 f303 	mul.w	r3, r2, r3
 8001ae0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	da02      	bge.n	8001aee <BME280_ReadHumidity+0xd2>
 8001ae8:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 8001aec:	333f      	adds	r3, #63	; 0x3f
 8001aee:	139b      	asrs	r3, r3, #14
 8001af0:	617b      	str	r3, [r7, #20]
	var3 = var5 * var2;
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	fb02 f303 	mul.w	r3, r2, r3
 8001afa:	613b      	str	r3, [r7, #16]
	var4 = ((var3 / 32768) * (var3 / 32768)) / 128;
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	da02      	bge.n	8001b08 <BME280_ReadHumidity+0xec>
 8001b02:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8001b06:	337f      	adds	r3, #127	; 0x7f
 8001b08:	13db      	asrs	r3, r3, #15
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	da02      	bge.n	8001b18 <BME280_ReadHumidity+0xfc>
 8001b12:	f503 43ff 	add.w	r3, r3, #32640	; 0x7f80
 8001b16:	337f      	adds	r3, #127	; 0x7f
 8001b18:	13db      	asrs	r3, r3, #15
 8001b1a:	fb02 f303 	mul.w	r3, r2, r3
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	da00      	bge.n	8001b24 <BME280_ReadHumidity+0x108>
 8001b22:	337f      	adds	r3, #127	; 0x7f
 8001b24:	11db      	asrs	r3, r3, #7
 8001b26:	60fb      	str	r3, [r7, #12]
	var5 = var3 - ((var4 * ((int32_t)CalibData.dig_H1)) / 16);
 8001b28:	4b1a      	ldr	r3, [pc, #104]	; (8001b94 <BME280_ReadHumidity+0x178>)
 8001b2a:	7e1b      	ldrb	r3, [r3, #24]
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	fb02 f303 	mul.w	r3, r2, r3
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	da00      	bge.n	8001b3a <BME280_ReadHumidity+0x11e>
 8001b38:	330f      	adds	r3, #15
 8001b3a:	111b      	asrs	r3, r3, #4
 8001b3c:	425b      	negs	r3, r3
 8001b3e:	461a      	mov	r2, r3
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	4413      	add	r3, r2
 8001b44:	60bb      	str	r3, [r7, #8]
	var5 = (var5 < 0 ? 0 : var5);
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001b4c:	60bb      	str	r3, [r7, #8]
	var5 = (var5 > 419430400 ? 419430400 : var5);
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8001b54:	bfa8      	it	ge
 8001b56:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8001b5a:	60bb      	str	r3, [r7, #8]
	uint32_t H = (uint32_t)(var5 / 4096);
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	da01      	bge.n	8001b66 <BME280_ReadHumidity+0x14a>
 8001b62:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001b66:	131b      	asrs	r3, r3, #12
 8001b68:	607b      	str	r3, [r7, #4]
  return (float)H / 1024.0;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	ee07 3a90 	vmov	s15, r3
 8001b70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b74:	eddf 6a08 	vldr	s13, [pc, #32]	; 8001b98 <BME280_ReadHumidity+0x17c>
 8001b78:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 8001b7c:	eef0 7a47 	vmov.f32	s15, s14
 8001b80:	eeb0 0a67 	vmov.f32	s0, s15
 8001b84:	3720      	adds	r7, #32
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	7fc00000 	.word	0x7fc00000
 8001b90:	2000022c 	.word	0x2000022c
 8001b94:	20000208 	.word	0x20000208
 8001b98:	44800000 	.word	0x44800000

08001b9c <BME280_Init>:

//------------------------------------------------
void BME280_Init(void)
{
 8001b9c:	b590      	push	{r4, r7, lr}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
  uint8_t value=0;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	71fb      	strb	r3, [r7, #7]
	value = BME280_ReadReg(BME280_REG_ID);
 8001ba6:	20d0      	movs	r0, #208	; 0xd0
 8001ba8:	f7ff fb10 	bl	80011cc <BME280_ReadReg>
 8001bac:	4603      	mov	r3, r0
 8001bae:	71fb      	strb	r3, [r7, #7]
	if(value != BME280_ID)
 8001bb0:	79fb      	ldrb	r3, [r7, #7]
 8001bb2:	2b60      	cmp	r3, #96	; 0x60
 8001bb4:	d002      	beq.n	8001bbc <BME280_Init+0x20>
	{
		Error();
 8001bb6:	f7ff fa79 	bl	80010ac <Error>
		return;
 8001bba:	e0e3      	b.n	8001d84 <BME280_Init+0x1e8>
	}
	BME280_WriteReg(BME280_REG_SOFTRESET,BME280_SOFTRESET_VALUE);
 8001bbc:	21b6      	movs	r1, #182	; 0xb6
 8001bbe:	20e0      	movs	r0, #224	; 0xe0
 8001bc0:	f7ff faf2 	bl	80011a8 <BME280_WriteReg>
	while ((BME280_ReadReg(BME280_REGISTER_STATUS) & 0x09) & BME280_STATUS_IM_UPDATE) {} ;
 8001bc4:	bf00      	nop
 8001bc6:	20f3      	movs	r0, #243	; 0xf3
 8001bc8:	f7ff fb00 	bl	80011cc <BME280_ReadReg>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	f003 0301 	and.w	r3, r3, #1
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d1f7      	bne.n	8001bc6 <BME280_Init+0x2a>
	BME280_ReadReg_U16(BME280_REGISTER_DIG_T1,&CalibData.dig_T1);
 8001bd6:	496d      	ldr	r1, [pc, #436]	; (8001d8c <BME280_Init+0x1f0>)
 8001bd8:	2088      	movs	r0, #136	; 0x88
 8001bda:	f7ff fb08 	bl	80011ee <BME280_ReadReg_U16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_T2,&CalibData.dig_T2);
 8001bde:	496c      	ldr	r1, [pc, #432]	; (8001d90 <BME280_Init+0x1f4>)
 8001be0:	208a      	movs	r0, #138	; 0x8a
 8001be2:	f7ff fb14 	bl	800120e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_T3,&CalibData.dig_T3);
 8001be6:	496b      	ldr	r1, [pc, #428]	; (8001d94 <BME280_Init+0x1f8>)
 8001be8:	208c      	movs	r0, #140	; 0x8c
 8001bea:	f7ff fb10 	bl	800120e <BME280_ReadReg_S16>
	BME280_ReadReg_U16(BME280_REGISTER_DIG_P1,&CalibData.dig_P1);
 8001bee:	496a      	ldr	r1, [pc, #424]	; (8001d98 <BME280_Init+0x1fc>)
 8001bf0:	208e      	movs	r0, #142	; 0x8e
 8001bf2:	f7ff fafc 	bl	80011ee <BME280_ReadReg_U16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P2,&CalibData.dig_P2);
 8001bf6:	4969      	ldr	r1, [pc, #420]	; (8001d9c <BME280_Init+0x200>)
 8001bf8:	2090      	movs	r0, #144	; 0x90
 8001bfa:	f7ff fb08 	bl	800120e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P3,&CalibData.dig_P3);
 8001bfe:	4968      	ldr	r1, [pc, #416]	; (8001da0 <BME280_Init+0x204>)
 8001c00:	2092      	movs	r0, #146	; 0x92
 8001c02:	f7ff fb04 	bl	800120e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P4,&CalibData.dig_P4);
 8001c06:	4967      	ldr	r1, [pc, #412]	; (8001da4 <BME280_Init+0x208>)
 8001c08:	2094      	movs	r0, #148	; 0x94
 8001c0a:	f7ff fb00 	bl	800120e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P5,&CalibData.dig_P5);
 8001c0e:	4966      	ldr	r1, [pc, #408]	; (8001da8 <BME280_Init+0x20c>)
 8001c10:	2096      	movs	r0, #150	; 0x96
 8001c12:	f7ff fafc 	bl	800120e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P6,&CalibData.dig_P6);
 8001c16:	4965      	ldr	r1, [pc, #404]	; (8001dac <BME280_Init+0x210>)
 8001c18:	2098      	movs	r0, #152	; 0x98
 8001c1a:	f7ff faf8 	bl	800120e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P7,&CalibData.dig_P7);
 8001c1e:	4964      	ldr	r1, [pc, #400]	; (8001db0 <BME280_Init+0x214>)
 8001c20:	209a      	movs	r0, #154	; 0x9a
 8001c22:	f7ff faf4 	bl	800120e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P8,&CalibData.dig_P8);
 8001c26:	4963      	ldr	r1, [pc, #396]	; (8001db4 <BME280_Init+0x218>)
 8001c28:	209c      	movs	r0, #156	; 0x9c
 8001c2a:	f7ff faf0 	bl	800120e <BME280_ReadReg_S16>
	BME280_ReadReg_S16(BME280_REGISTER_DIG_P9,&CalibData.dig_P9);
 8001c2e:	4962      	ldr	r1, [pc, #392]	; (8001db8 <BME280_Init+0x21c>)
 8001c30:	209e      	movs	r0, #158	; 0x9e
 8001c32:	f7ff faec 	bl	800120e <BME280_ReadReg_S16>
	CalibData.dig_H1 = BME280_ReadReg(BME280_REGISTER_DIG_H1);
 8001c36:	20a1      	movs	r0, #161	; 0xa1
 8001c38:	f7ff fac8 	bl	80011cc <BME280_ReadReg>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	461a      	mov	r2, r3
 8001c40:	4b52      	ldr	r3, [pc, #328]	; (8001d8c <BME280_Init+0x1f0>)
 8001c42:	761a      	strb	r2, [r3, #24]
	BME280_ReadReg_S16(BME280_REGISTER_DIG_H2,&CalibData.dig_H2);
 8001c44:	495d      	ldr	r1, [pc, #372]	; (8001dbc <BME280_Init+0x220>)
 8001c46:	20e1      	movs	r0, #225	; 0xe1
 8001c48:	f7ff fae1 	bl	800120e <BME280_ReadReg_S16>
	CalibData.dig_H3 = BME280_ReadReg(BME280_REGISTER_DIG_H3);
 8001c4c:	20e3      	movs	r0, #227	; 0xe3
 8001c4e:	f7ff fabd 	bl	80011cc <BME280_ReadReg>
 8001c52:	4603      	mov	r3, r0
 8001c54:	461a      	mov	r2, r3
 8001c56:	4b4d      	ldr	r3, [pc, #308]	; (8001d8c <BME280_Init+0x1f0>)
 8001c58:	771a      	strb	r2, [r3, #28]
	CalibData.dig_H4 = (BME280_ReadReg(BME280_REGISTER_DIG_H4) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H4 + 1) & 0xF);
 8001c5a:	20e4      	movs	r0, #228	; 0xe4
 8001c5c:	f7ff fab6 	bl	80011cc <BME280_ReadReg>
 8001c60:	4603      	mov	r3, r0
 8001c62:	011b      	lsls	r3, r3, #4
 8001c64:	b21c      	sxth	r4, r3
 8001c66:	20e5      	movs	r0, #229	; 0xe5
 8001c68:	f7ff fab0 	bl	80011cc <BME280_ReadReg>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	b21b      	sxth	r3, r3
 8001c70:	f003 030f 	and.w	r3, r3, #15
 8001c74:	b21b      	sxth	r3, r3
 8001c76:	4323      	orrs	r3, r4
 8001c78:	b21a      	sxth	r2, r3
 8001c7a:	4b44      	ldr	r3, [pc, #272]	; (8001d8c <BME280_Init+0x1f0>)
 8001c7c:	83da      	strh	r2, [r3, #30]
	CalibData.dig_H5 = (BME280_ReadReg(BME280_REGISTER_DIG_H5 + 1) << 4) | (BME280_ReadReg(BME280_REGISTER_DIG_H5) >> 4);
 8001c7e:	20e6      	movs	r0, #230	; 0xe6
 8001c80:	f7ff faa4 	bl	80011cc <BME280_ReadReg>
 8001c84:	4603      	mov	r3, r0
 8001c86:	011b      	lsls	r3, r3, #4
 8001c88:	b21c      	sxth	r4, r3
 8001c8a:	20e5      	movs	r0, #229	; 0xe5
 8001c8c:	f7ff fa9e 	bl	80011cc <BME280_ReadReg>
 8001c90:	4603      	mov	r3, r0
 8001c92:	091b      	lsrs	r3, r3, #4
 8001c94:	b2db      	uxtb	r3, r3
 8001c96:	b21b      	sxth	r3, r3
 8001c98:	4323      	orrs	r3, r4
 8001c9a:	b21a      	sxth	r2, r3
 8001c9c:	4b3b      	ldr	r3, [pc, #236]	; (8001d8c <BME280_Init+0x1f0>)
 8001c9e:	841a      	strh	r2, [r3, #32]
	CalibData.dig_H6 = (int8_t)BME280_ReadReg(BME280_REGISTER_DIG_H6);
 8001ca0:	20e7      	movs	r0, #231	; 0xe7
 8001ca2:	f7ff fa93 	bl	80011cc <BME280_ReadReg>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	b25a      	sxtb	r2, r3
 8001caa:	4b38      	ldr	r3, [pc, #224]	; (8001d8c <BME280_Init+0x1f0>)
 8001cac:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

	uint8_t reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_STBY_MSK;
 8001cb0:	20f5      	movs	r0, #245	; 0xf5
 8001cb2:	f7ff fa8b 	bl	80011cc <BME280_ReadReg>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	f003 031f 	and.w	r3, r3, #31
 8001cbc:	71bb      	strb	r3, [r7, #6]
	reg |= BME280_STBY_1000 & BME280_STBY_MSK;
 8001cbe:	79bb      	ldrb	r3, [r7, #6]
 8001cc0:	f063 035f 	orn	r3, r3, #95	; 0x5f
 8001cc4:	71bb      	strb	r3, [r7, #6]
	BME280_WriteReg(BME280_REG_CONFIG, reg);
 8001cc6:	79bb      	ldrb	r3, [r7, #6]
 8001cc8:	4619      	mov	r1, r3
 8001cca:	20f5      	movs	r0, #245	; 0xf5
 8001ccc:	f7ff fa6c 	bl	80011a8 <BME280_WriteReg>

	reg = BME280_ReadReg(BME280_REG_CONFIG) & ~BME280_FILTER_MSK;
 8001cd0:	20f5      	movs	r0, #245	; 0xf5
 8001cd2:	f7ff fa7b 	bl	80011cc <BME280_ReadReg>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	f023 031c 	bic.w	r3, r3, #28
 8001cdc:	71bb      	strb	r3, [r7, #6]
	reg |= BME280_FILTER_4 & BME280_FILTER_MSK;
 8001cde:	79bb      	ldrb	r3, [r7, #6]
 8001ce0:	f043 0308 	orr.w	r3, r3, #8
 8001ce4:	71bb      	strb	r3, [r7, #6]
	BME280_WriteReg(BME280_REG_CONFIG, reg);
 8001ce6:	79bb      	ldrb	r3, [r7, #6]
 8001ce8:	4619      	mov	r1, r3
 8001cea:	20f5      	movs	r0, #245	; 0xf5
 8001cec:	f7ff fa5c 	bl	80011a8 <BME280_WriteReg>

	reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_T_MSK;
 8001cf0:	20f4      	movs	r0, #244	; 0xf4
 8001cf2:	f7ff fa6b 	bl	80011cc <BME280_ReadReg>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	f003 031f 	and.w	r3, r3, #31
 8001cfc:	71bb      	strb	r3, [r7, #6]
	reg |= BME280_OSRS_T_x4 & BME280_OSRS_T_MSK;
 8001cfe:	79bb      	ldrb	r3, [r7, #6]
 8001d00:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001d04:	71bb      	strb	r3, [r7, #6]
	BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001d06:	79bb      	ldrb	r3, [r7, #6]
 8001d08:	4619      	mov	r1, r3
 8001d0a:	20f4      	movs	r0, #244	; 0xf4
 8001d0c:	f7ff fa4c 	bl	80011a8 <BME280_WriteReg>

	reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_OSRS_P_MSK;
 8001d10:	20f4      	movs	r0, #244	; 0xf4
 8001d12:	f7ff fa5b 	bl	80011cc <BME280_ReadReg>
 8001d16:	4603      	mov	r3, r0
 8001d18:	f023 031c 	bic.w	r3, r3, #28
 8001d1c:	71bb      	strb	r3, [r7, #6]
	reg |= BME280_OSRS_P_x4 & BME280_OSRS_P_MSK;
 8001d1e:	79bb      	ldrb	r3, [r7, #6]
 8001d20:	f043 030c 	orr.w	r3, r3, #12
 8001d24:	71bb      	strb	r3, [r7, #6]
	BME280_WriteReg(BME280_REG_CTRL_MEAS, reg);
 8001d26:	79bb      	ldrb	r3, [r7, #6]
 8001d28:	4619      	mov	r1, r3
 8001d2a:	20f4      	movs	r0, #244	; 0xf4
 8001d2c:	f7ff fa3c 	bl	80011a8 <BME280_WriteReg>

	reg = BME280_ReadReg(BME280_REG_CTRL_HUM) & ~BME280_OSRS_H_MSK;
 8001d30:	20f2      	movs	r0, #242	; 0xf2
 8001d32:	f7ff fa4b 	bl	80011cc <BME280_ReadReg>
 8001d36:	4603      	mov	r3, r0
 8001d38:	f023 0307 	bic.w	r3, r3, #7
 8001d3c:	71bb      	strb	r3, [r7, #6]
	reg |= BME280_OSRS_H_x4 & BME280_OSRS_H_MSK;
 8001d3e:	79bb      	ldrb	r3, [r7, #6]
 8001d40:	f043 0303 	orr.w	r3, r3, #3
 8001d44:	71bb      	strb	r3, [r7, #6]
	BME280_WriteReg(BME280_REG_CTRL_HUM,reg);
 8001d46:	79bb      	ldrb	r3, [r7, #6]
 8001d48:	4619      	mov	r1, r3
 8001d4a:	20f2      	movs	r0, #242	; 0xf2
 8001d4c:	f7ff fa2c 	bl	80011a8 <BME280_WriteReg>
	reg = BME280_ReadReg(BME280_REG_CTRL_MEAS);
 8001d50:	20f4      	movs	r0, #244	; 0xf4
 8001d52:	f7ff fa3b 	bl	80011cc <BME280_ReadReg>
 8001d56:	4603      	mov	r3, r0
 8001d58:	71bb      	strb	r3, [r7, #6]
	BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001d5a:	79bb      	ldrb	r3, [r7, #6]
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	20f4      	movs	r0, #244	; 0xf4
 8001d60:	f7ff fa22 	bl	80011a8 <BME280_WriteReg>

	reg = BME280_ReadReg(BME280_REG_CTRL_MEAS) & ~BME280_MODE_MSK;
 8001d64:	20f4      	movs	r0, #244	; 0xf4
 8001d66:	f7ff fa31 	bl	80011cc <BME280_ReadReg>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	f023 0303 	bic.w	r3, r3, #3
 8001d70:	71bb      	strb	r3, [r7, #6]
	reg |= BME280_MODE_NORMAL & BME280_MODE_MSK;
 8001d72:	79bb      	ldrb	r3, [r7, #6]
 8001d74:	f043 0303 	orr.w	r3, r3, #3
 8001d78:	71bb      	strb	r3, [r7, #6]
	BME280_WriteReg(BME280_REG_CTRL_MEAS,reg);
 8001d7a:	79bb      	ldrb	r3, [r7, #6]
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	20f4      	movs	r0, #244	; 0xf4
 8001d80:	f7ff fa12 	bl	80011a8 <BME280_WriteReg>
}
 8001d84:	370c      	adds	r7, #12
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd90      	pop	{r4, r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000208 	.word	0x20000208
 8001d90:	2000020a 	.word	0x2000020a
 8001d94:	2000020c 	.word	0x2000020c
 8001d98:	2000020e 	.word	0x2000020e
 8001d9c:	20000210 	.word	0x20000210
 8001da0:	20000212 	.word	0x20000212
 8001da4:	20000214 	.word	0x20000214
 8001da8:	20000216 	.word	0x20000216
 8001dac:	20000218 	.word	0x20000218
 8001db0:	2000021a 	.word	0x2000021a
 8001db4:	2000021c 	.word	0x2000021c
 8001db8:	2000021e 	.word	0x2000021e
 8001dbc:	20000222 	.word	0x20000222

08001dc0 <PM25_GetData>:
#include "PM25.h"
/*
   0   1   2   3   4   5   6   7   8   9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31
  S0  S1  L0  L1  D1  D1  D2  D2  D3  D3  D4  D4  D5  D5  D6  D6  D7  D7  D8  D8  D9  D9 D10 D10 D11 D11 D12 D12 D13 D13  CS  CS
*/
uint16_t PM25_GetData(uint8_t *Data_Buffer, uint16_t Size) {
 8001dc0:	b590      	push	{r4, r7, lr}
 8001dc2:	b085      	sub	sp, #20
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	460b      	mov	r3, r1
 8001dca:	807b      	strh	r3, [r7, #2]
	for (int ii = 0; ii < Size; ii++) {
 8001dcc:	2300      	movs	r3, #0
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	e007      	b.n	8001de2 <PM25_GetData+0x22>
		Data_Buffer[ii] = 0;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	2200      	movs	r2, #0
 8001dda:	701a      	strb	r2, [r3, #0]
	for (int ii = 0; ii < Size; ii++) {
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	3301      	adds	r3, #1
 8001de0:	60fb      	str	r3, [r7, #12]
 8001de2:	887b      	ldrh	r3, [r7, #2]
 8001de4:	68fa      	ldr	r2, [r7, #12]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	dbf3      	blt.n	8001dd2 <PM25_GetData+0x12>
	}
	uint32_t uart_tm_out = HAL_GetTick();
 8001dea:	f001 ff81 	bl	8003cf0 <HAL_GetTick>
 8001dee:	60b8      	str	r0, [r7, #8]
	while ((uart_tm_out + 2000) > HAL_GetTick()) {
 8001df0:	e02b      	b.n	8001e4a <PM25_GetData+0x8a>
		if ((HAL_UART_Receive(&PM25_UART_PORT, Data_Buffer, 4, 20) == HAL_OK)
 8001df2:	2314      	movs	r3, #20
 8001df4:	2204      	movs	r2, #4
 8001df6:	6879      	ldr	r1, [r7, #4]
 8001df8:	481a      	ldr	r0, [pc, #104]	; (8001e64 <PM25_GetData+0xa4>)
 8001dfa:	f007 ff0d 	bl	8009c18 <HAL_UART_Receive>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d122      	bne.n	8001e4a <PM25_GetData+0x8a>
						&& (Data_Buffer[0] == 0x42 && Data_Buffer[1] == 0x4d && Data_Buffer[2] == 0x00 && Data_Buffer[3] == 0x1c )) {
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2b42      	cmp	r3, #66	; 0x42
 8001e0a:	d11e      	bne.n	8001e4a <PM25_GetData+0x8a>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	3301      	adds	r3, #1
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	2b4d      	cmp	r3, #77	; 0x4d
 8001e14:	d119      	bne.n	8001e4a <PM25_GetData+0x8a>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	3302      	adds	r3, #2
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d114      	bne.n	8001e4a <PM25_GetData+0x8a>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	3303      	adds	r3, #3
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	2b1c      	cmp	r3, #28
 8001e28:	d10f      	bne.n	8001e4a <PM25_GetData+0x8a>
			if (HAL_UART_Receive(&PM25_UART_PORT, Data_Buffer + 4, Size - 4, 30) == HAL_OK) {
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	1d19      	adds	r1, r3, #4
 8001e2e:	887b      	ldrh	r3, [r7, #2]
 8001e30:	3b04      	subs	r3, #4
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	231e      	movs	r3, #30
 8001e36:	480b      	ldr	r0, [pc, #44]	; (8001e64 <PM25_GetData+0xa4>)
 8001e38:	f007 feee 	bl	8009c18 <HAL_UART_Receive>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d101      	bne.n	8001e46 <PM25_GetData+0x86>
				return 1;
 8001e42:	2301      	movs	r3, #1
 8001e44:	e00a      	b.n	8001e5c <PM25_GetData+0x9c>
			}
			return 0;
 8001e46:	2300      	movs	r3, #0
 8001e48:	e008      	b.n	8001e5c <PM25_GetData+0x9c>
	while ((uart_tm_out + 2000) > HAL_GetTick()) {
 8001e4a:	68bb      	ldr	r3, [r7, #8]
 8001e4c:	f503 64fa 	add.w	r4, r3, #2000	; 0x7d0
 8001e50:	f001 ff4e 	bl	8003cf0 <HAL_GetTick>
 8001e54:	4603      	mov	r3, r0
 8001e56:	429c      	cmp	r4, r3
 8001e58:	d8cb      	bhi.n	8001df2 <PM25_GetData+0x32>
		}
	}
	return 0;
 8001e5a:	2300      	movs	r3, #0
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd90      	pop	{r4, r7, pc}
 8001e64:	2000043c 	.word	0x2000043c

08001e68 <moduleReinit>:
  HAL_Delay(10000);
  uint8_t buf[3] = {0};
  return SCD4X_CONCAT_BYTES(buf[0], buf[1]);
}

void moduleReinit(void) {
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  SCDwriteData(SCD4X_REINIT, NULL, 0);
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	2100      	movs	r1, #0
 8001e70:	f243 6046 	movw	r0, #13894	; 0x3646
 8001e74:	f000 f86c 	bl	8001f50 <SCDwriteData>
  HAL_Delay(20);
 8001e78:	2014      	movs	r0, #20
 8001e7a:	f001 ff45 	bl	8003d08 <HAL_Delay>
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
	...

08001e84 <enablePeriodMeasure>:
  } else if(SCD4X_MEASURE_SINGLE_SHOT_RHT_ONLY == mode) {
	  HAL_Delay(50);
  }
}

void enablePeriodMeasure(uint16_t mode) {
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af02      	add	r7, sp, #8
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	80fb      	strh	r3, [r7, #6]
	uint8_t trData[2];
	trData[1] = mode & 0xFF;
 8001e8e:	88fb      	ldrh	r3, [r7, #6]
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	737b      	strb	r3, [r7, #13]
	trData[0] = (mode >> 8) & 0xFF;
 8001e94:	88fb      	ldrh	r3, [r7, #6]
 8001e96:	0a1b      	lsrs	r3, r3, #8
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&SCD4X_I2C_PORT, SCD4X_I2C_ADDR, trData, 2, 100);
 8001e9e:	f107 020c 	add.w	r2, r7, #12
 8001ea2:	2364      	movs	r3, #100	; 0x64
 8001ea4:	9300      	str	r3, [sp, #0]
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	21c4      	movs	r1, #196	; 0xc4
 8001eaa:	4808      	ldr	r0, [pc, #32]	; (8001ecc <enablePeriodMeasure+0x48>)
 8001eac:	f003 fdd2 	bl	8005a54 <HAL_I2C_Master_Transmit>
  //SCDwriteData(mode, NULL, 0);
  if(SCD4X_STOP_PERIODIC_MEASURE == mode)
 8001eb0:	88fb      	ldrh	r3, [r7, #6]
 8001eb2:	f643 7286 	movw	r2, #16262	; 0x3f86
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d103      	bne.n	8001ec2 <enablePeriodMeasure+0x3e>
	HAL_Delay(500);   // Give it some time to switch mode
 8001eba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ebe:	f001 ff23 	bl	8003d08 <HAL_Delay>
}
 8001ec2:	bf00      	nop
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	20000338 	.word	0x20000338

08001ed0 <getSerialNumber>:
void persistSettings(void) {
  SCDwriteData(SCD4X_PERSIST_SETTINGS, NULL, 0);
  HAL_Delay(800);
}

bool getSerialNumber(uint16_t * wordBuf) {
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b086      	sub	sp, #24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  bool ret = true;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	75fb      	strb	r3, [r7, #23]
  uint8_t buf[9] = {0};
 8001edc:	2300      	movs	r3, #0
 8001ede:	60fb      	str	r3, [r7, #12]
 8001ee0:	f107 0310 	add.w	r3, r7, #16
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
 8001ee8:	711a      	strb	r2, [r3, #4]
  if(sizeof(buf) != SCDreadData(SCD4X_GET_SERIAL_NUMBER, buf, sizeof(buf))) {
 8001eea:	f107 030c 	add.w	r3, r7, #12
 8001eee:	2209      	movs	r2, #9
 8001ef0:	4619      	mov	r1, r3
 8001ef2:	f243 6082 	movw	r0, #13954	; 0x3682
 8001ef6:	f000 f845 	bl	8001f84 <SCDreadData>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b09      	cmp	r3, #9
 8001efe:	d001      	beq.n	8001f04 <getSerialNumber+0x34>
    ret = false;
 8001f00:	2300      	movs	r3, #0
 8001f02:	75fb      	strb	r3, [r7, #23]
  }
  wordBuf[0] = SCD4X_CONCAT_BYTES(buf[0], buf[1]);
 8001f04:	7b3b      	ldrb	r3, [r7, #12]
 8001f06:	021b      	lsls	r3, r3, #8
 8001f08:	b21a      	sxth	r2, r3
 8001f0a:	7b7b      	ldrb	r3, [r7, #13]
 8001f0c:	b21b      	sxth	r3, r3
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	b21b      	sxth	r3, r3
 8001f12:	b29a      	uxth	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	801a      	strh	r2, [r3, #0]
  wordBuf[1] = SCD4X_CONCAT_BYTES(buf[3], buf[4]);
 8001f18:	7bfb      	ldrb	r3, [r7, #15]
 8001f1a:	021b      	lsls	r3, r3, #8
 8001f1c:	b21a      	sxth	r2, r3
 8001f1e:	7c3b      	ldrb	r3, [r7, #16]
 8001f20:	b21b      	sxth	r3, r3
 8001f22:	4313      	orrs	r3, r2
 8001f24:	b21a      	sxth	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	3302      	adds	r3, #2
 8001f2a:	b292      	uxth	r2, r2
 8001f2c:	801a      	strh	r2, [r3, #0]
  wordBuf[2] = SCD4X_CONCAT_BYTES(buf[6], buf[7]);
 8001f2e:	7cbb      	ldrb	r3, [r7, #18]
 8001f30:	021b      	lsls	r3, r3, #8
 8001f32:	b21a      	sxth	r2, r3
 8001f34:	7cfb      	ldrb	r3, [r7, #19]
 8001f36:	b21b      	sxth	r3, r3
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	b21a      	sxth	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	3304      	adds	r3, #4
 8001f40:	b292      	uxth	r2, r2
 8001f42:	801a      	strh	r2, [r3, #0]
  return ret;
 8001f44:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3718      	adds	r7, #24
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
	...

08001f50 <SCDwriteData>:

/****************************** Read/Write Command Function ********************************/

void SCDwriteData(uint16_t cmd, uint8_t *pBuf, size_t size) {
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b088      	sub	sp, #32
 8001f54:	af04      	add	r7, sp, #16
 8001f56:	4603      	mov	r3, r0
 8001f58:	60b9      	str	r1, [r7, #8]
 8001f5a:	607a      	str	r2, [r7, #4]
 8001f5c:	81fb      	strh	r3, [r7, #14]
  HAL_I2C_Mem_Write(&SCD4X_I2C_PORT, SCD4X_I2C_ADDR, cmd, 2, NULL, 0, 100);
 8001f5e:	89fa      	ldrh	r2, [r7, #14]
 8001f60:	2364      	movs	r3, #100	; 0x64
 8001f62:	9302      	str	r3, [sp, #8]
 8001f64:	2300      	movs	r3, #0
 8001f66:	9301      	str	r3, [sp, #4]
 8001f68:	2300      	movs	r3, #0
 8001f6a:	9300      	str	r3, [sp, #0]
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	21c4      	movs	r1, #196	; 0xc4
 8001f70:	4803      	ldr	r0, [pc, #12]	; (8001f80 <SCDwriteData+0x30>)
 8001f72:	f003 ff59 	bl	8005e28 <HAL_I2C_Mem_Write>
}
 8001f76:	bf00      	nop
 8001f78:	3710      	adds	r7, #16
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	20000338 	.word	0x20000338

08001f84 <SCDreadData>:

size_t SCDreadData(uint16_t cmd, uint8_t *pBuf, size_t size) {
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b088      	sub	sp, #32
 8001f88:	af04      	add	r7, sp, #16
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
 8001f90:	81fb      	strh	r3, [r7, #14]
  HAL_I2C_Mem_Write(&SCD4X_I2C_PORT, SCD4X_I2C_ADDR, cmd, 2, NULL, 0, 100);
 8001f92:	89fa      	ldrh	r2, [r7, #14]
 8001f94:	2364      	movs	r3, #100	; 0x64
 8001f96:	9302      	str	r3, [sp, #8]
 8001f98:	2300      	movs	r3, #0
 8001f9a:	9301      	str	r3, [sp, #4]
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	21c4      	movs	r1, #196	; 0xc4
 8001fa4:	4808      	ldr	r0, [pc, #32]	; (8001fc8 <SCDreadData+0x44>)
 8001fa6:	f003 ff3f 	bl	8005e28 <HAL_I2C_Mem_Write>
  HAL_I2C_Master_Receive(&SCD4X_I2C_PORT, SCD4X_I2C_ADDR, pBuf, size, 100);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	2264      	movs	r2, #100	; 0x64
 8001fb0:	9200      	str	r2, [sp, #0]
 8001fb2:	68ba      	ldr	r2, [r7, #8]
 8001fb4:	21c4      	movs	r1, #196	; 0xc4
 8001fb6:	4804      	ldr	r0, [pc, #16]	; (8001fc8 <SCDreadData+0x44>)
 8001fb8:	f003 fe40 	bl	8005c3c <HAL_I2C_Master_Receive>
  return size;
 8001fbc:	687b      	ldr	r3, [r7, #4]
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3710      	adds	r7, #16
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000338 	.word	0x20000338

08001fcc <readMeasurement>:

void readMeasurement(sSensorMeasurement_t * data) {
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint8_t buf[9] = {0};
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	60fb      	str	r3, [r7, #12]
 8001fd8:	f107 0310 	add.w	r3, r7, #16
 8001fdc:	2200      	movs	r2, #0
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	711a      	strb	r2, [r3, #4]
  SCDreadData(SCD4X_READ_MEASUREMENT, buf, sizeof(buf));
 8001fe2:	f107 030c 	add.w	r3, r7, #12
 8001fe6:	2209      	movs	r2, #9
 8001fe8:	4619      	mov	r1, r3
 8001fea:	f64e 4005 	movw	r0, #60421	; 0xec05
 8001fee:	f7ff ffc9 	bl	8001f84 <SCDreadData>
  data->CO2ppm = SCD4X_CONCAT_BYTES(buf[0], buf[1]);
 8001ff2:	7b3b      	ldrb	r3, [r7, #12]
 8001ff4:	021b      	lsls	r3, r3, #8
 8001ff6:	b21a      	sxth	r2, r3
 8001ff8:	7b7b      	ldrb	r3, [r7, #13]
 8001ffa:	b21b      	sxth	r3, r3
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	b21b      	sxth	r3, r3
 8002000:	b29a      	uxth	r2, r3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	801a      	strh	r2, [r3, #0]
  data->temp = -45 + 175 * (float)(SCD4X_CONCAT_BYTES(buf[3], buf[4])) / ((uint32_t)1 << 16);
 8002006:	7bfb      	ldrb	r3, [r7, #15]
 8002008:	021b      	lsls	r3, r3, #8
 800200a:	7c3a      	ldrb	r2, [r7, #16]
 800200c:	4313      	orrs	r3, r2
 800200e:	ee07 3a90 	vmov	s15, r3
 8002012:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002016:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002064 <readMeasurement+0x98>
 800201a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800201e:	eddf 6a12 	vldr	s13, [pc, #72]	; 8002068 <readMeasurement+0x9c>
 8002022:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002026:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800206c <readMeasurement+0xa0>
 800202a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	edc3 7a01 	vstr	s15, [r3, #4]
  data->humidity = 100 * (float)(SCD4X_CONCAT_BYTES(buf[6], buf[7])) / ((uint32_t)1 << 16);
 8002034:	7cbb      	ldrb	r3, [r7, #18]
 8002036:	021b      	lsls	r3, r3, #8
 8002038:	7cfa      	ldrb	r2, [r7, #19]
 800203a:	4313      	orrs	r3, r2
 800203c:	ee07 3a90 	vmov	s15, r3
 8002040:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002044:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002070 <readMeasurement+0xa4>
 8002048:	ee27 7a87 	vmul.f32	s14, s15, s14
 800204c:	eddf 6a06 	vldr	s13, [pc, #24]	; 8002068 <readMeasurement+0x9c>
 8002050:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800205a:	bf00      	nop
 800205c:	3718      	adds	r7, #24
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	432f0000 	.word	0x432f0000
 8002068:	47800000 	.word	0x47800000
 800206c:	42340000 	.word	0x42340000
 8002070:	42c80000 	.word	0x42c80000

08002074 <ZE08_readData>:
#include "ZE08.h"

uint8_t ZE08_Buffer[9];

//uint16_t ZE08_readData(uint8_t *ZE08_Buffer, uint16_t Size) {
uint16_t ZE08_readData() {
 8002074:	b590      	push	{r4, r7, lr}
 8002076:	b085      	sub	sp, #20
 8002078:	af00      	add	r7, sp, #0
	int Size = sizeof(ZE08_Buffer);
 800207a:	2309      	movs	r3, #9
 800207c:	60bb      	str	r3, [r7, #8]
	for (int ii = 0; ii < Size; ii++) {
 800207e:	2300      	movs	r3, #0
 8002080:	60fb      	str	r3, [r7, #12]
 8002082:	e007      	b.n	8002094 <ZE08_readData+0x20>
		ZE08_Buffer[ii] = 0;
 8002084:	4a26      	ldr	r2, [pc, #152]	; (8002120 <ZE08_readData+0xac>)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	4413      	add	r3, r2
 800208a:	2200      	movs	r2, #0
 800208c:	701a      	strb	r2, [r3, #0]
	for (int ii = 0; ii < Size; ii++) {
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	3301      	adds	r3, #1
 8002092:	60fb      	str	r3, [r7, #12]
 8002094:	68fa      	ldr	r2, [r7, #12]
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	429a      	cmp	r2, r3
 800209a:	dbf3      	blt.n	8002084 <ZE08_readData+0x10>
	}
	uint32_t uart_tm_out = HAL_GetTick();
 800209c:	f001 fe28 	bl	8003cf0 <HAL_GetTick>
 80020a0:	6078      	str	r0, [r7, #4]
	while ((uart_tm_out + 2000) > HAL_GetTick()) {
 80020a2:	e02e      	b.n	8002102 <ZE08_readData+0x8e>
		if ((HAL_UART_Receive(&ZE08_UART_PORT, ZE08_Buffer, 3, 20) == HAL_OK)
 80020a4:	2314      	movs	r3, #20
 80020a6:	2203      	movs	r2, #3
 80020a8:	491d      	ldr	r1, [pc, #116]	; (8002120 <ZE08_readData+0xac>)
 80020aa:	481e      	ldr	r0, [pc, #120]	; (8002124 <ZE08_readData+0xb0>)
 80020ac:	f007 fdb4 	bl	8009c18 <HAL_UART_Receive>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d124      	bne.n	8002100 <ZE08_readData+0x8c>
				&& (ZE08_Buffer[0] == 0xff && ZE08_Buffer[1] == 0x17 && ZE08_Buffer[2] == 0x04)) {
 80020b6:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <ZE08_readData+0xac>)
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	2bff      	cmp	r3, #255	; 0xff
 80020bc:	d120      	bne.n	8002100 <ZE08_readData+0x8c>
 80020be:	4b18      	ldr	r3, [pc, #96]	; (8002120 <ZE08_readData+0xac>)
 80020c0:	785b      	ldrb	r3, [r3, #1]
 80020c2:	2b17      	cmp	r3, #23
 80020c4:	d11c      	bne.n	8002100 <ZE08_readData+0x8c>
 80020c6:	4b16      	ldr	r3, [pc, #88]	; (8002120 <ZE08_readData+0xac>)
 80020c8:	789b      	ldrb	r3, [r3, #2]
 80020ca:	2b04      	cmp	r3, #4
 80020cc:	d118      	bne.n	8002100 <ZE08_readData+0x8c>
			if (HAL_UART_Receive(&ZE08_UART_PORT, ZE08_Buffer + 3, Size - 3, 30) == HAL_OK) {
 80020ce:	4916      	ldr	r1, [pc, #88]	; (8002128 <ZE08_readData+0xb4>)
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	3b03      	subs	r3, #3
 80020d6:	b29a      	uxth	r2, r3
 80020d8:	231e      	movs	r3, #30
 80020da:	4812      	ldr	r0, [pc, #72]	; (8002124 <ZE08_readData+0xb0>)
 80020dc:	f007 fd9c 	bl	8009c18 <HAL_UART_Receive>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d10a      	bne.n	80020fc <ZE08_readData+0x88>
				return  ZE08_Buffer[4] << 8 | ZE08_Buffer[5];
 80020e6:	4b0e      	ldr	r3, [pc, #56]	; (8002120 <ZE08_readData+0xac>)
 80020e8:	791b      	ldrb	r3, [r3, #4]
 80020ea:	021b      	lsls	r3, r3, #8
 80020ec:	b21a      	sxth	r2, r3
 80020ee:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <ZE08_readData+0xac>)
 80020f0:	795b      	ldrb	r3, [r3, #5]
 80020f2:	b21b      	sxth	r3, r3
 80020f4:	4313      	orrs	r3, r2
 80020f6:	b21b      	sxth	r3, r3
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	e00c      	b.n	8002116 <ZE08_readData+0xa2>
			} else {
				return 0;
 80020fc:	2300      	movs	r3, #0
 80020fe:	e00a      	b.n	8002116 <ZE08_readData+0xa2>
			}
		} else {
			continue;
 8002100:	bf00      	nop
	while ((uart_tm_out + 2000) > HAL_GetTick()) {
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	f503 64fa 	add.w	r4, r3, #2000	; 0x7d0
 8002108:	f001 fdf2 	bl	8003cf0 <HAL_GetTick>
 800210c:	4603      	mov	r3, r0
 800210e:	429c      	cmp	r4, r3
 8002110:	d8c8      	bhi.n	80020a4 <ZE08_readData+0x30>
		}
	}
	return 0xFFFF;
 8002112:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8002116:	4618      	mov	r0, r3
 8002118:	3714      	adds	r7, #20
 800211a:	46bd      	mov	sp, r7
 800211c:	bd90      	pop	{r4, r7, pc}
 800211e:	bf00      	nop
 8002120:	20000230 	.word	0x20000230
 8002124:	200004c4 	.word	0x200004c4
 8002128:	20000233 	.word	0x20000233
 800212c:	00000000 	.word	0x00000000

08002130 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002130:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002134:	ed2d 8b02 	vpush	{d8}
 8002138:	b08e      	sub	sp, #56	; 0x38
 800213a:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800213c:	f001 fd7e 	bl	8003c3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002140:	f000 fc74 	bl	8002a2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002144:	f000 febe 	bl	8002ec4 <MX_GPIO_Init>
  MX_DMA_Init();
 8002148:	f000 fe9e 	bl	8002e88 <MX_DMA_Init>
  MX_SPI1_Init();
 800214c:	f000 fd80 	bl	8002c50 <MX_SPI1_Init>
  MX_I2C1_Init();
 8002150:	f000 fd3e 	bl	8002bd0 <MX_I2C1_Init>
  MX_TIM4_Init();
 8002154:	f000 fdba 	bl	8002ccc <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8002158:	f000 fe66 	bl	8002e28 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 800215c:	f000 fe34 	bl	8002dc8 <MX_USART1_UART_Init>
  MX_ADC3_Init();
 8002160:	f000 fcc6 	bl	8002af0 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim4);
 8002164:	4883      	ldr	r0, [pc, #524]	; (8002374 <main+0x244>)
 8002166:	f006 fc81 	bl	8008a6c <HAL_TIM_Base_Start_IT>
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800216a:	2201      	movs	r2, #1
 800216c:	2104      	movs	r1, #4
 800216e:	4882      	ldr	r0, [pc, #520]	; (8002378 <main+0x248>)
 8002170:	f003 fba6 	bl	80058c0 <HAL_GPIO_WritePin>
	//HAL_Delay(10);
	//HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);

  uint16_t serialBufer[3];
  serialBufer[0] = 0;
 8002174:	2300      	movs	r3, #0
 8002176:	80bb      	strh	r3, [r7, #4]
  serialBufer[1] = 0;
 8002178:	2300      	movs	r3, #0
 800217a:	80fb      	strh	r3, [r7, #6]
  serialBufer[2] = 0;
 800217c:	2300      	movs	r3, #0
 800217e:	813b      	strh	r3, [r7, #8]

  ST7735_Init();
 8002180:	f001 f8cc 	bl	800331c <ST7735_Init>
  ST7735_FillScreen(ST7735_BLACK);
 8002184:	2000      	movs	r0, #0
 8002186:	f001 fa17 	bl	80035b8 <ST7735_FillScreen>

  ST7735_WriteString(0, 0, "SCD41 init  ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800218a:	4b7c      	ldr	r3, [pc, #496]	; (800237c <main+0x24c>)
 800218c:	2200      	movs	r2, #0
 800218e:	9202      	str	r2, [sp, #8]
 8002190:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002194:	9201      	str	r2, [sp, #4]
 8002196:	685a      	ldr	r2, [r3, #4]
 8002198:	9200      	str	r2, [sp, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a78      	ldr	r2, [pc, #480]	; (8002380 <main+0x250>)
 800219e:	2100      	movs	r1, #0
 80021a0:	2000      	movs	r0, #0
 80021a2:	f001 f94c 	bl	800343e <ST7735_WriteString>
  moduleReinit();
 80021a6:	f7ff fe5f 	bl	8001e68 <moduleReinit>
  enablePeriodMeasure(SCD4X_STOP_PERIODIC_MEASURE);  // Write: C4 0 D:3F 0 D:86 0
 80021aa:	f643 7086 	movw	r0, #16262	; 0x3f86
 80021ae:	f7ff fe69 	bl	8001e84 <enablePeriodMeasure>
  HAL_Delay(500);
 80021b2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80021b6:	f001 fda7 	bl	8003d08 <HAL_Delay>
  if (getSerialNumber(serialBufer)) { // Write: C4 0 D:36 0 D:82 0 Read: C5 0 D:EA 0 D:AE 0 D:FA 0 D:B7 0 D:07 0 D:29 0 D:3B 0 D:BF Write: C4 0 D:21 0 D:B1 0
 80021ba:	1d3b      	adds	r3, r7, #4
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff fe87 	bl	8001ed0 <getSerialNumber>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d00e      	beq.n	80021e6 <main+0xb6>
	ST7735_WriteString(96, 0, "Ok", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80021c8:	4b6c      	ldr	r3, [pc, #432]	; (800237c <main+0x24c>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	9202      	str	r2, [sp, #8]
 80021ce:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80021d2:	9201      	str	r2, [sp, #4]
 80021d4:	685a      	ldr	r2, [r3, #4]
 80021d6:	9200      	str	r2, [sp, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a6a      	ldr	r2, [pc, #424]	; (8002384 <main+0x254>)
 80021dc:	2100      	movs	r1, #0
 80021de:	2060      	movs	r0, #96	; 0x60
 80021e0:	f001 f92d 	bl	800343e <ST7735_WriteString>
 80021e4:	e00d      	b.n	8002202 <main+0xd2>
  } else {
	ST7735_WriteString(96, 0, "Fail", Font_7x10, ST7735_RED, ST7735_BLACK);
 80021e6:	4b65      	ldr	r3, [pc, #404]	; (800237c <main+0x24c>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	9202      	str	r2, [sp, #8]
 80021ec:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80021f0:	9201      	str	r2, [sp, #4]
 80021f2:	685a      	ldr	r2, [r3, #4]
 80021f4:	9200      	str	r2, [sp, #0]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a63      	ldr	r2, [pc, #396]	; (8002388 <main+0x258>)
 80021fa:	2100      	movs	r1, #0
 80021fc:	2060      	movs	r0, #96	; 0x60
 80021fe:	f001 f91e 	bl	800343e <ST7735_WriteString>
  }
  enablePeriodMeasure(SCD4X_START_PERIODIC_MEASURE);
 8002202:	f242 10b1 	movw	r0, #8625	; 0x21b1
 8002206:	f7ff fe3d 	bl	8001e84 <enablePeriodMeasure>

  ST7735_WriteString(0, 11, "BME280 init ", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800220a:	4b5c      	ldr	r3, [pc, #368]	; (800237c <main+0x24c>)
 800220c:	2200      	movs	r2, #0
 800220e:	9202      	str	r2, [sp, #8]
 8002210:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002214:	9201      	str	r2, [sp, #4]
 8002216:	685a      	ldr	r2, [r3, #4]
 8002218:	9200      	str	r2, [sp, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a5b      	ldr	r2, [pc, #364]	; (800238c <main+0x25c>)
 800221e:	210b      	movs	r1, #11
 8002220:	2000      	movs	r0, #0
 8002222:	f001 f90c 	bl	800343e <ST7735_WriteString>
  BME280_Init();
 8002226:	f7ff fcb9 	bl	8001b9c <BME280_Init>
  ST7735_WriteString(96, 11, "Ok", Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800222a:	4b54      	ldr	r3, [pc, #336]	; (800237c <main+0x24c>)
 800222c:	2200      	movs	r2, #0
 800222e:	9202      	str	r2, [sp, #8]
 8002230:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002234:	9201      	str	r2, [sp, #4]
 8002236:	685a      	ldr	r2, [r3, #4]
 8002238:	9200      	str	r2, [sp, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a51      	ldr	r2, [pc, #324]	; (8002384 <main+0x254>)
 800223e:	210b      	movs	r1, #11
 8002240:	2060      	movs	r0, #96	; 0x60
 8002242:	f001 f8fc 	bl	800343e <ST7735_WriteString>

  uint32_t vvv = AGS02MA_getFirmwareVersion();
 8002246:	f7fe feb9 	bl	8000fbc <AGS02MA_getFirmwareVersion>
 800224a:	6278      	str	r0, [r7, #36]	; 0x24
  sprintf(text1306, "VER:%lu  ", vvv);
 800224c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800224e:	4950      	ldr	r1, [pc, #320]	; (8002390 <main+0x260>)
 8002250:	4850      	ldr	r0, [pc, #320]	; (8002394 <main+0x264>)
 8002252:	f008 ff15 	bl	800b080 <siprintf>
  ST7735_WriteString(0, 44, text1306, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002256:	4b49      	ldr	r3, [pc, #292]	; (800237c <main+0x24c>)
 8002258:	2200      	movs	r2, #0
 800225a:	9202      	str	r2, [sp, #8]
 800225c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002260:	9201      	str	r2, [sp, #4]
 8002262:	685a      	ldr	r2, [r3, #4]
 8002264:	9200      	str	r2, [sp, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a4a      	ldr	r2, [pc, #296]	; (8002394 <main+0x264>)
 800226a:	212c      	movs	r1, #44	; 0x2c
 800226c:	2000      	movs	r0, #0
 800226e:	f001 f8e6 	bl	800343e <ST7735_WriteString>

  HAL_Delay(500);
 8002272:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002276:	f001 fd47 	bl	8003d08 <HAL_Delay>
  ST7735_FillScreen(ST7735_BLACK);
 800227a:	2000      	movs	r0, #0
 800227c:	f001 f99c 	bl	80035b8 <ST7735_FillScreen>
  CO2Interval = MEAS_CO2_INTERVAL2;
 8002280:	4b45      	ldr	r3, [pc, #276]	; (8002398 <main+0x268>)
 8002282:	f241 3288 	movw	r2, #5000	; 0x1388
 8002286:	601a      	str	r2, [r3, #0]
  CO2Counter = HAL_GetTick();
 8002288:	f001 fd32 	bl	8003cf0 <HAL_GetTick>
 800228c:	4603      	mov	r3, r0
 800228e:	4a43      	ldr	r2, [pc, #268]	; (800239c <main+0x26c>)
 8002290:	6013      	str	r3, [r2, #0]
  scint_counter = 0;
 8002292:	4b43      	ldr	r3, [pc, #268]	; (80023a0 <main+0x270>)
 8002294:	2200      	movs	r2, #0
 8002296:	601a      	str	r2, [r3, #0]
  scint_timer = CO2Counter;
 8002298:	4b40      	ldr	r3, [pc, #256]	; (800239c <main+0x26c>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a41      	ldr	r2, [pc, #260]	; (80023a4 <main+0x274>)
 800229e:	6013      	str	r3, [r2, #0]

  MAX44009_Init(&MAX44009_PORT);
 80022a0:	4841      	ldr	r0, [pc, #260]	; (80023a8 <main+0x278>)
 80022a2:	f000 fe89 	bl	8002fb8 <MAX44009_Init>
  MAX44009_ContinuousMode(1);
 80022a6:	2001      	movs	r0, #1
 80022a8:	f000 fed2 	bl	8003050 <MAX44009_ContinuousMode>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	if (HAL_GetTick() - CO2Counter > CO2Interval) {
 80022ac:	f001 fd20 	bl	8003cf0 <HAL_GetTick>
 80022b0:	4602      	mov	r2, r0
 80022b2:	4b3a      	ldr	r3, [pc, #232]	; (800239c <main+0x26c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	1ad2      	subs	r2, r2, r3
 80022b8:	4b37      	ldr	r3, [pc, #220]	; (8002398 <main+0x268>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	429a      	cmp	r2, r3
 80022be:	f240 808d 	bls.w	80023dc <main+0x2ac>
	  		CO2Counter = HAL_GetTick();
 80022c2:	f001 fd15 	bl	8003cf0 <HAL_GetTick>
 80022c6:	4603      	mov	r3, r0
 80022c8:	4a34      	ldr	r2, [pc, #208]	; (800239c <main+0x26c>)
 80022ca:	6013      	str	r3, [r2, #0]
	  		readMeasurement(&messuremetData);
 80022cc:	4837      	ldr	r0, [pc, #220]	; (80023ac <main+0x27c>)
 80022ce:	f7ff fe7d 	bl	8001fcc <readMeasurement>
			if (messuremetData.CO2ppm > 0) {
 80022d2:	4b36      	ldr	r3, [pc, #216]	; (80023ac <main+0x27c>)
 80022d4:	881b      	ldrh	r3, [r3, #0]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d008      	beq.n	80022ec <main+0x1bc>
				CO2 = messuremetData.CO2ppm;
 80022da:	4b34      	ldr	r3, [pc, #208]	; (80023ac <main+0x27c>)
 80022dc:	881a      	ldrh	r2, [r3, #0]
 80022de:	4b34      	ldr	r3, [pc, #208]	; (80023b0 <main+0x280>)
 80022e0:	801a      	strh	r2, [r3, #0]
				CO2Interval = MEAS_CO2_INTERVAL2;
 80022e2:	4b2d      	ldr	r3, [pc, #180]	; (8002398 <main+0x268>)
 80022e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80022e8:	601a      	str	r2, [r3, #0]
 80022ea:	e003      	b.n	80022f4 <main+0x1c4>
			} else {
				CO2Interval = MEAS_CO2_INTERVAL1;
 80022ec:	4b2a      	ldr	r3, [pc, #168]	; (8002398 <main+0x268>)
 80022ee:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80022f2:	601a      	str	r2, [r3, #0]
			}
			sprintf(text1306, "CO2:%dppm  ", CO2);
 80022f4:	4b2e      	ldr	r3, [pc, #184]	; (80023b0 <main+0x280>)
 80022f6:	881b      	ldrh	r3, [r3, #0]
 80022f8:	461a      	mov	r2, r3
 80022fa:	492e      	ldr	r1, [pc, #184]	; (80023b4 <main+0x284>)
 80022fc:	4825      	ldr	r0, [pc, #148]	; (8002394 <main+0x264>)
 80022fe:	f008 febf 	bl	800b080 <siprintf>
			if (CO2 < CO2_NOMINAL) {
 8002302:	4b2b      	ldr	r3, [pc, #172]	; (80023b0 <main+0x280>)
 8002304:	881b      	ldrh	r3, [r3, #0]
 8002306:	ee07 3a90 	vmov	s15, r3
 800230a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800230e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80023b8 <main+0x288>
 8002312:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800231a:	d50e      	bpl.n	800233a <main+0x20a>
				ST7735_WriteString(0, 0, text1306, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800231c:	4b17      	ldr	r3, [pc, #92]	; (800237c <main+0x24c>)
 800231e:	2200      	movs	r2, #0
 8002320:	9202      	str	r2, [sp, #8]
 8002322:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002326:	9201      	str	r2, [sp, #4]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	9200      	str	r2, [sp, #0]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a19      	ldr	r2, [pc, #100]	; (8002394 <main+0x264>)
 8002330:	2100      	movs	r1, #0
 8002332:	2000      	movs	r0, #0
 8002334:	f001 f883 	bl	800343e <ST7735_WriteString>
 8002338:	e050      	b.n	80023dc <main+0x2ac>
			} else if (CO2 < CO2_MAXIMUM) {
 800233a:	4b1d      	ldr	r3, [pc, #116]	; (80023b0 <main+0x280>)
 800233c:	881b      	ldrh	r3, [r3, #0]
 800233e:	ee07 3a90 	vmov	s15, r3
 8002342:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002346:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80023bc <main+0x28c>
 800234a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800234e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002352:	d535      	bpl.n	80023c0 <main+0x290>
				ST7735_WriteString(0, 0, text1306, Font_7x10, ST7735_YELLOW, ST7735_BLACK);
 8002354:	4b09      	ldr	r3, [pc, #36]	; (800237c <main+0x24c>)
 8002356:	2200      	movs	r2, #0
 8002358:	9202      	str	r2, [sp, #8]
 800235a:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800235e:	9201      	str	r2, [sp, #4]
 8002360:	685a      	ldr	r2, [r3, #4]
 8002362:	9200      	str	r2, [sp, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a0b      	ldr	r2, [pc, #44]	; (8002394 <main+0x264>)
 8002368:	2100      	movs	r1, #0
 800236a:	2000      	movs	r0, #0
 800236c:	f001 f867 	bl	800343e <ST7735_WriteString>
 8002370:	e034      	b.n	80023dc <main+0x2ac>
 8002372:	bf00      	nop
 8002374:	200003f0 	.word	0x200003f0
 8002378:	48000400 	.word	0x48000400
 800237c:	20000000 	.word	0x20000000
 8002380:	0800d558 	.word	0x0800d558
 8002384:	0800d568 	.word	0x0800d568
 8002388:	0800d56c 	.word	0x0800d56c
 800238c:	0800d574 	.word	0x0800d574
 8002390:	0800d584 	.word	0x0800d584
 8002394:	20000260 	.word	0x20000260
 8002398:	20000240 	.word	0x20000240
 800239c:	2000023c 	.word	0x2000023c
 80023a0:	20000244 	.word	0x20000244
 80023a4:	20000248 	.word	0x20000248
 80023a8:	20000338 	.word	0x20000338
 80023ac:	20000254 	.word	0x20000254
 80023b0:	20000250 	.word	0x20000250
 80023b4:	0800d590 	.word	0x0800d590
 80023b8:	44480000 	.word	0x44480000
 80023bc:	447a0000 	.word	0x447a0000
			} else {
				ST7735_WriteString(0, 0, text1306, Font_7x10, ST7735_RED, ST7735_BLACK);
 80023c0:	4b9b      	ldr	r3, [pc, #620]	; (8002630 <main+0x500>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	9202      	str	r2, [sp, #8]
 80023c6:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80023ca:	9201      	str	r2, [sp, #4]
 80023cc:	685a      	ldr	r2, [r3, #4]
 80023ce:	9200      	str	r2, [sp, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a98      	ldr	r2, [pc, #608]	; (8002634 <main+0x504>)
 80023d4:	2100      	movs	r1, #0
 80023d6:	2000      	movs	r0, #0
 80023d8:	f001 f831 	bl	800343e <ST7735_WriteString>
			}
	  	}

	  	//memset(text1306, 0, sizeof(text1306));
	  	if (HAL_GetTick() - scint_timer > 0 ) {
 80023dc:	f001 fc88 	bl	8003cf0 <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	4b95      	ldr	r3, [pc, #596]	; (8002638 <main+0x508>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	429a      	cmp	r2, r3
 80023e8:	f000 8094 	beq.w	8002514 <main+0x3e4>
			float mmm = (float) scint_counter / (float) (HAL_GetTick() - scint_timer) * 1000.0f;
 80023ec:	4b93      	ldr	r3, [pc, #588]	; (800263c <main+0x50c>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	ee07 3a90 	vmov	s15, r3
 80023f4:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 80023f8:	f001 fc7a 	bl	8003cf0 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	4b8e      	ldr	r3, [pc, #568]	; (8002638 <main+0x508>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	ee07 3a90 	vmov	s15, r3
 8002408:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800240c:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8002410:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8002640 <main+0x510>
 8002414:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002418:	edc7 7a08 	vstr	s15, [r7, #32]
			sprintf(text1306, "cps:%.2f %.1f%% ", mmm , 300.f / sqrt((float) scint_counter));
 800241c:	6a38      	ldr	r0, [r7, #32]
 800241e:	f7fe f893 	bl	8000548 <__aeabi_f2d>
 8002422:	4604      	mov	r4, r0
 8002424:	460d      	mov	r5, r1
 8002426:	4b85      	ldr	r3, [pc, #532]	; (800263c <main+0x50c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	ee07 3a90 	vmov	s15, r3
 800242e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002432:	ee17 0a90 	vmov	r0, s15
 8002436:	f7fe f887 	bl	8000548 <__aeabi_f2d>
 800243a:	4602      	mov	r2, r0
 800243c:	460b      	mov	r3, r1
 800243e:	ec43 2b10 	vmov	d0, r2, r3
 8002442:	f00a ff9d 	bl	800d380 <sqrt>
 8002446:	ec53 2b10 	vmov	r2, r3, d0
 800244a:	a177      	add	r1, pc, #476	; (adr r1, 8002628 <main+0x4f8>)
 800244c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002450:	f7fe f9fc 	bl	800084c <__aeabi_ddiv>
 8002454:	4602      	mov	r2, r0
 8002456:	460b      	mov	r3, r1
 8002458:	e9cd 2300 	strd	r2, r3, [sp]
 800245c:	4622      	mov	r2, r4
 800245e:	462b      	mov	r3, r5
 8002460:	4978      	ldr	r1, [pc, #480]	; (8002644 <main+0x514>)
 8002462:	4874      	ldr	r0, [pc, #464]	; (8002634 <main+0x504>)
 8002464:	f008 fe0c 	bl	800b080 <siprintf>
			if (mmm < NORMAL_LEVEL) {
 8002468:	edd7 7a08 	vldr	s15, [r7, #32]
 800246c:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002470:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002478:	d50e      	bpl.n	8002498 <main+0x368>
				ST7735_WriteString(0, 11, text1306, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 800247a:	4b6d      	ldr	r3, [pc, #436]	; (8002630 <main+0x500>)
 800247c:	2200      	movs	r2, #0
 800247e:	9202      	str	r2, [sp, #8]
 8002480:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002484:	9201      	str	r2, [sp, #4]
 8002486:	685a      	ldr	r2, [r3, #4]
 8002488:	9200      	str	r2, [sp, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4a69      	ldr	r2, [pc, #420]	; (8002634 <main+0x504>)
 800248e:	210b      	movs	r1, #11
 8002490:	2000      	movs	r0, #0
 8002492:	f000 ffd4 	bl	800343e <ST7735_WriteString>
 8002496:	e03d      	b.n	8002514 <main+0x3e4>
			} else if (mmm < WARN_LEVEL) {
 8002498:	edd7 7a08 	vldr	s15, [r7, #32]
 800249c:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8002648 <main+0x518>
 80024a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a8:	d50e      	bpl.n	80024c8 <main+0x398>
				ST7735_WriteString(0, 11, text1306, Font_7x10, ST7735_YELLOW, ST7735_BLACK);
 80024aa:	4b61      	ldr	r3, [pc, #388]	; (8002630 <main+0x500>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	9202      	str	r2, [sp, #8]
 80024b0:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80024b4:	9201      	str	r2, [sp, #4]
 80024b6:	685a      	ldr	r2, [r3, #4]
 80024b8:	9200      	str	r2, [sp, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4a5d      	ldr	r2, [pc, #372]	; (8002634 <main+0x504>)
 80024be:	210b      	movs	r1, #11
 80024c0:	2000      	movs	r0, #0
 80024c2:	f000 ffbc 	bl	800343e <ST7735_WriteString>
 80024c6:	e025      	b.n	8002514 <main+0x3e4>
			} else if (mmm < CRIT_LEVEL) {
 80024c8:	edd7 7a08 	vldr	s15, [r7, #32]
 80024cc:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 800264c <main+0x51c>
 80024d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80024d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024d8:	d50e      	bpl.n	80024f8 <main+0x3c8>
				ST7735_WriteString(0, 11, text1306, Font_7x10, ST7735_RED, ST7735_BLACK);
 80024da:	4b55      	ldr	r3, [pc, #340]	; (8002630 <main+0x500>)
 80024dc:	2200      	movs	r2, #0
 80024de:	9202      	str	r2, [sp, #8]
 80024e0:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80024e4:	9201      	str	r2, [sp, #4]
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	9200      	str	r2, [sp, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a51      	ldr	r2, [pc, #324]	; (8002634 <main+0x504>)
 80024ee:	210b      	movs	r1, #11
 80024f0:	2000      	movs	r0, #0
 80024f2:	f000 ffa4 	bl	800343e <ST7735_WriteString>
 80024f6:	e00d      	b.n	8002514 <main+0x3e4>
			} else {
				ST7735_WriteString(0, 11, text1306, Font_7x10, ST7735_MAGENTA, ST7735_BLACK);
 80024f8:	4b4d      	ldr	r3, [pc, #308]	; (8002630 <main+0x500>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	9202      	str	r2, [sp, #8]
 80024fe:	f64f 021f 	movw	r2, #63519	; 0xf81f
 8002502:	9201      	str	r2, [sp, #4]
 8002504:	685a      	ldr	r2, [r3, #4]
 8002506:	9200      	str	r2, [sp, #0]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a4a      	ldr	r2, [pc, #296]	; (8002634 <main+0x504>)
 800250c:	210b      	movs	r1, #11
 800250e:	2000      	movs	r0, #0
 8002510:	f000 ff95 	bl	800343e <ST7735_WriteString>
			}
		}

		temperature = BME280_ReadTemperature();
 8002514:	f7fe fee2 	bl	80012dc <BME280_ReadTemperature>
 8002518:	eef0 7a40 	vmov.f32	s15, s0
 800251c:	4b4c      	ldr	r3, [pc, #304]	; (8002650 <main+0x520>)
 800251e:	edc3 7a00 	vstr	s15, [r3]
		pressure = BME280_ReadPressure() * 0.00750063755419211f; //0.00750063755419211
 8002522:	f7fe ff4d 	bl	80013c0 <BME280_ReadPressure>
 8002526:	eef0 7a40 	vmov.f32	s15, s0
 800252a:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8002654 <main+0x524>
 800252e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002532:	4b49      	ldr	r3, [pc, #292]	; (8002658 <main+0x528>)
 8002534:	edc3 7a00 	vstr	s15, [r3]
		humidity = BME280_ReadHumidity();
 8002538:	f7ff fa70 	bl	8001a1c <BME280_ReadHumidity>
 800253c:	eef0 7a40 	vmov.f32	s15, s0
 8002540:	4b46      	ldr	r3, [pc, #280]	; (800265c <main+0x52c>)
 8002542:	edc3 7a00 	vstr	s15, [r3]
		sprintf(text1306, "T:%.0fC P:%.0f H:%.0f%% ", temperature, pressure, humidity);
 8002546:	4b42      	ldr	r3, [pc, #264]	; (8002650 <main+0x520>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4618      	mov	r0, r3
 800254c:	f7fd fffc 	bl	8000548 <__aeabi_f2d>
 8002550:	4680      	mov	r8, r0
 8002552:	4689      	mov	r9, r1
 8002554:	4b40      	ldr	r3, [pc, #256]	; (8002658 <main+0x528>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	4618      	mov	r0, r3
 800255a:	f7fd fff5 	bl	8000548 <__aeabi_f2d>
 800255e:	4604      	mov	r4, r0
 8002560:	460d      	mov	r5, r1
 8002562:	4b3e      	ldr	r3, [pc, #248]	; (800265c <main+0x52c>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4618      	mov	r0, r3
 8002568:	f7fd ffee 	bl	8000548 <__aeabi_f2d>
 800256c:	4602      	mov	r2, r0
 800256e:	460b      	mov	r3, r1
 8002570:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002574:	e9cd 4500 	strd	r4, r5, [sp]
 8002578:	4642      	mov	r2, r8
 800257a:	464b      	mov	r3, r9
 800257c:	4938      	ldr	r1, [pc, #224]	; (8002660 <main+0x530>)
 800257e:	482d      	ldr	r0, [pc, #180]	; (8002634 <main+0x504>)
 8002580:	f008 fd7e 	bl	800b080 <siprintf>
		ST7735_WriteString(0, 22, text1306, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002584:	4b2a      	ldr	r3, [pc, #168]	; (8002630 <main+0x500>)
 8002586:	2200      	movs	r2, #0
 8002588:	9202      	str	r2, [sp, #8]
 800258a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800258e:	9201      	str	r2, [sp, #4]
 8002590:	685a      	ldr	r2, [r3, #4]
 8002592:	9200      	str	r2, [sp, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a27      	ldr	r2, [pc, #156]	; (8002634 <main+0x504>)
 8002598:	2116      	movs	r1, #22
 800259a:	2000      	movs	r0, #0
 800259c:	f000 ff4f 	bl	800343e <ST7735_WriteString>

		/* TVOC
		 *        -  0.5 mg/m3
		 *  0.8 mg/m3 --  .
		 */
		if (HAL_GetTick() > TVOC_TIMEOUT) {
 80025a0:	f001 fba6 	bl	8003cf0 <HAL_GetTick>
 80025a4:	4603      	mov	r3, r0
 80025a6:	4a2f      	ldr	r2, [pc, #188]	; (8002664 <main+0x534>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d95f      	bls.n	800266c <main+0x53c>
			uint32_t tvoc = AGS02MA_getTVOC();
 80025ac:	f7fe fd1e 	bl	8000fec <AGS02MA_getTVOC>
 80025b0:	61b8      	str	r0, [r7, #24]
			sprintf(text1306, "TVOC:%luppb   ", tvoc);
 80025b2:	69ba      	ldr	r2, [r7, #24]
 80025b4:	492c      	ldr	r1, [pc, #176]	; (8002668 <main+0x538>)
 80025b6:	481f      	ldr	r0, [pc, #124]	; (8002634 <main+0x504>)
 80025b8:	f008 fd62 	bl	800b080 <siprintf>
			if (tvoc < NORMAL_TVOC_LEVEL) {
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	2b63      	cmp	r3, #99	; 0x63
 80025c0:	d80e      	bhi.n	80025e0 <main+0x4b0>
				ST7735_WriteString(0, 33, text1306, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80025c2:	4b1b      	ldr	r3, [pc, #108]	; (8002630 <main+0x500>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	9202      	str	r2, [sp, #8]
 80025c8:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80025cc:	9201      	str	r2, [sp, #4]
 80025ce:	685a      	ldr	r2, [r3, #4]
 80025d0:	9200      	str	r2, [sp, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a17      	ldr	r2, [pc, #92]	; (8002634 <main+0x504>)
 80025d6:	2121      	movs	r1, #33	; 0x21
 80025d8:	2000      	movs	r0, #0
 80025da:	f000 ff30 	bl	800343e <ST7735_WriteString>
 80025de:	e064      	b.n	80026aa <main+0x57a>
			} else if (tvoc < WARN_TVOC_LEVEL) {
 80025e0:	69bb      	ldr	r3, [r7, #24]
 80025e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80025e6:	d20e      	bcs.n	8002606 <main+0x4d6>
				ST7735_WriteString(0, 33, text1306, Font_7x10, ST7735_YELLOW, ST7735_BLACK);
 80025e8:	4b11      	ldr	r3, [pc, #68]	; (8002630 <main+0x500>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	9202      	str	r2, [sp, #8]
 80025ee:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 80025f2:	9201      	str	r2, [sp, #4]
 80025f4:	685a      	ldr	r2, [r3, #4]
 80025f6:	9200      	str	r2, [sp, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a0e      	ldr	r2, [pc, #56]	; (8002634 <main+0x504>)
 80025fc:	2121      	movs	r1, #33	; 0x21
 80025fe:	2000      	movs	r0, #0
 8002600:	f000 ff1d 	bl	800343e <ST7735_WriteString>
 8002604:	e051      	b.n	80026aa <main+0x57a>
			} else {
				ST7735_WriteString(0, 33, text1306, Font_7x10, ST7735_RED, ST7735_BLACK);
 8002606:	4b0a      	ldr	r3, [pc, #40]	; (8002630 <main+0x500>)
 8002608:	2200      	movs	r2, #0
 800260a:	9202      	str	r2, [sp, #8]
 800260c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002610:	9201      	str	r2, [sp, #4]
 8002612:	685a      	ldr	r2, [r3, #4]
 8002614:	9200      	str	r2, [sp, #0]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a06      	ldr	r2, [pc, #24]	; (8002634 <main+0x504>)
 800261a:	2121      	movs	r1, #33	; 0x21
 800261c:	2000      	movs	r0, #0
 800261e:	f000 ff0e 	bl	800343e <ST7735_WriteString>
 8002622:	e042      	b.n	80026aa <main+0x57a>
 8002624:	f3af 8000 	nop.w
 8002628:	00000000 	.word	0x00000000
 800262c:	4072c000 	.word	0x4072c000
 8002630:	20000000 	.word	0x20000000
 8002634:	20000260 	.word	0x20000260
 8002638:	20000248 	.word	0x20000248
 800263c:	20000244 	.word	0x20000244
 8002640:	447a0000 	.word	0x447a0000
 8002644:	0800d59c 	.word	0x0800d59c
 8002648:	42480000 	.word	0x42480000
 800264c:	42c80000 	.word	0x42c80000
 8002650:	20000294 	.word	0x20000294
 8002654:	3bf5c7e8 	.word	0x3bf5c7e8
 8002658:	20000298 	.word	0x20000298
 800265c:	2000029c 	.word	0x2000029c
 8002660:	0800d5b0 	.word	0x0800d5b0
 8002664:	0001d4c0 	.word	0x0001d4c0
 8002668:	0800d5cc 	.word	0x0800d5cc
			}
		} else {
			uint16_t tmout = (TVOC_TIMEOUT - HAL_GetTick()) / 1000;
 800266c:	f001 fb40 	bl	8003cf0 <HAL_GetTick>
 8002670:	4603      	mov	r3, r0
 8002672:	f5c3 33ea 	rsb	r3, r3, #119808	; 0x1d400
 8002676:	33c0      	adds	r3, #192	; 0xc0
 8002678:	4aa1      	ldr	r2, [pc, #644]	; (8002900 <main+0x7d0>)
 800267a:	fba2 2303 	umull	r2, r3, r2, r3
 800267e:	099b      	lsrs	r3, r3, #6
 8002680:	83fb      	strh	r3, [r7, #30]
			sprintf(text1306, "TVOC:WrmUP(%u)  ", tmout);
 8002682:	8bfb      	ldrh	r3, [r7, #30]
 8002684:	461a      	mov	r2, r3
 8002686:	499f      	ldr	r1, [pc, #636]	; (8002904 <main+0x7d4>)
 8002688:	489f      	ldr	r0, [pc, #636]	; (8002908 <main+0x7d8>)
 800268a:	f008 fcf9 	bl	800b080 <siprintf>
			ST7735_WriteString(0, 33, text1306, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800268e:	4b9f      	ldr	r3, [pc, #636]	; (800290c <main+0x7dc>)
 8002690:	2200      	movs	r2, #0
 8002692:	9202      	str	r2, [sp, #8]
 8002694:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002698:	9201      	str	r2, [sp, #4]
 800269a:	685a      	ldr	r2, [r3, #4]
 800269c:	9200      	str	r2, [sp, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a99      	ldr	r2, [pc, #612]	; (8002908 <main+0x7d8>)
 80026a2:	2121      	movs	r1, #33	; 0x21
 80026a4:	2000      	movs	r0, #0
 80026a6:	f000 feca 	bl	800343e <ST7735_WriteString>
		 * 1 ppm  CH2O  1.24577 /3
		 * -   -- 0.003 /3 0.0024ppm
		 *   0,035 /3 -- 0.02803ppm
		 * */

		if((ze08_value = ZE08_readData()) != 0xFFFF) {
 80026aa:	f7ff fce3 	bl	8002074 <ZE08_readData>
 80026ae:	4603      	mov	r3, r0
 80026b0:	461a      	mov	r2, r3
 80026b2:	4b97      	ldr	r3, [pc, #604]	; (8002910 <main+0x7e0>)
 80026b4:	801a      	strh	r2, [r3, #0]
 80026b6:	4b96      	ldr	r3, [pc, #600]	; (8002910 <main+0x7e0>)
 80026b8:	881b      	ldrh	r3, [r3, #0]
 80026ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026be:	4293      	cmp	r3, r2
 80026c0:	d03a      	beq.n	8002738 <main+0x608>

			for (int iii = 0; iii < sizeof(Data_Buffer) - 3; iii++) {
				sprintf(text1306, "%2x", Data_Buffer[iii]);
				ST7735_WriteString(iii * 16, 44, text1306, Font_7x10, ST7735_WHITE, ST7735_BLACK);
			}*/
			sprintf(text1306, "CH2O:%uppb     ", ze08_value);
 80026c2:	4b93      	ldr	r3, [pc, #588]	; (8002910 <main+0x7e0>)
 80026c4:	881b      	ldrh	r3, [r3, #0]
 80026c6:	461a      	mov	r2, r3
 80026c8:	4992      	ldr	r1, [pc, #584]	; (8002914 <main+0x7e4>)
 80026ca:	488f      	ldr	r0, [pc, #572]	; (8002908 <main+0x7d8>)
 80026cc:	f008 fcd8 	bl	800b080 <siprintf>
			if (ze08_value < NORMAL_CH2O) {
 80026d0:	4b8f      	ldr	r3, [pc, #572]	; (8002910 <main+0x7e0>)
 80026d2:	881b      	ldrh	r3, [r3, #0]
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d80e      	bhi.n	80026f6 <main+0x5c6>
				ST7735_WriteString(0, 44, text1306, Font_7x10, ST7735_GREEN, ST7735_BLACK);
 80026d8:	4b8c      	ldr	r3, [pc, #560]	; (800290c <main+0x7dc>)
 80026da:	2200      	movs	r2, #0
 80026dc:	9202      	str	r2, [sp, #8]
 80026de:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80026e2:	9201      	str	r2, [sp, #4]
 80026e4:	685a      	ldr	r2, [r3, #4]
 80026e6:	9200      	str	r2, [sp, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a87      	ldr	r2, [pc, #540]	; (8002908 <main+0x7d8>)
 80026ec:	212c      	movs	r1, #44	; 0x2c
 80026ee:	2000      	movs	r0, #0
 80026f0:	f000 fea5 	bl	800343e <ST7735_WriteString>
 80026f4:	e020      	b.n	8002738 <main+0x608>
			} else if (ze08_value < WARN_CH2O) {
 80026f6:	4b86      	ldr	r3, [pc, #536]	; (8002910 <main+0x7e0>)
 80026f8:	881b      	ldrh	r3, [r3, #0]
 80026fa:	2b1b      	cmp	r3, #27
 80026fc:	d80e      	bhi.n	800271c <main+0x5ec>
				ST7735_WriteString(0, 44, text1306, Font_7x10, ST7735_YELLOW, ST7735_BLACK);
 80026fe:	4b83      	ldr	r3, [pc, #524]	; (800290c <main+0x7dc>)
 8002700:	2200      	movs	r2, #0
 8002702:	9202      	str	r2, [sp, #8]
 8002704:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002708:	9201      	str	r2, [sp, #4]
 800270a:	685a      	ldr	r2, [r3, #4]
 800270c:	9200      	str	r2, [sp, #0]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a7d      	ldr	r2, [pc, #500]	; (8002908 <main+0x7d8>)
 8002712:	212c      	movs	r1, #44	; 0x2c
 8002714:	2000      	movs	r0, #0
 8002716:	f000 fe92 	bl	800343e <ST7735_WriteString>
 800271a:	e00d      	b.n	8002738 <main+0x608>
			} else {
				ST7735_WriteString(0, 44, text1306, Font_7x10, ST7735_RED, ST7735_BLACK);
 800271c:	4b7b      	ldr	r3, [pc, #492]	; (800290c <main+0x7dc>)
 800271e:	2200      	movs	r2, #0
 8002720:	9202      	str	r2, [sp, #8]
 8002722:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002726:	9201      	str	r2, [sp, #4]
 8002728:	685a      	ldr	r2, [r3, #4]
 800272a:	9200      	str	r2, [sp, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a76      	ldr	r2, [pc, #472]	; (8002908 <main+0x7d8>)
 8002730:	212c      	movs	r1, #44	; 0x2c
 8002732:	2000      	movs	r0, #0
 8002734:	f000 fe83 	bl	800343e <ST7735_WriteString>
			//}
		}

		/* PM25*/

		if (PM25_GetData(PM25_buffer, sizeof(PM25_buffer))) {
 8002738:	2120      	movs	r1, #32
 800273a:	4877      	ldr	r0, [pc, #476]	; (8002918 <main+0x7e8>)
 800273c:	f7ff fb40 	bl	8001dc0 <PM25_GetData>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	f000 80b4 	beq.w	80028b0 <main+0x780>
		for (int iii = 0; iii < sizeof(PM25_buffer); iii++) {
			sprintf(text1306, "%2x", PM25_buffer[iii]);
			ST7735_WriteString(iii * 16, 55, text1306, Font_7x10, ST7735_WHITE, ST7735_BLACK);
		}
*/
			uint16_t part03  = PM25_buffer[16] << 8 | PM25_buffer[17];
 8002748:	4b73      	ldr	r3, [pc, #460]	; (8002918 <main+0x7e8>)
 800274a:	7c1b      	ldrb	r3, [r3, #16]
 800274c:	021b      	lsls	r3, r3, #8
 800274e:	b21a      	sxth	r2, r3
 8002750:	4b71      	ldr	r3, [pc, #452]	; (8002918 <main+0x7e8>)
 8002752:	7c5b      	ldrb	r3, [r3, #17]
 8002754:	b21b      	sxth	r3, r3
 8002756:	4313      	orrs	r3, r2
 8002758:	b21b      	sxth	r3, r3
 800275a:	82fb      	strh	r3, [r7, #22]
			uint16_t part05  = PM25_buffer[18] << 8 | PM25_buffer[19];
 800275c:	4b6e      	ldr	r3, [pc, #440]	; (8002918 <main+0x7e8>)
 800275e:	7c9b      	ldrb	r3, [r3, #18]
 8002760:	021b      	lsls	r3, r3, #8
 8002762:	b21a      	sxth	r2, r3
 8002764:	4b6c      	ldr	r3, [pc, #432]	; (8002918 <main+0x7e8>)
 8002766:	7cdb      	ldrb	r3, [r3, #19]
 8002768:	b21b      	sxth	r3, r3
 800276a:	4313      	orrs	r3, r2
 800276c:	b21b      	sxth	r3, r3
 800276e:	82bb      	strh	r3, [r7, #20]
			uint16_t part10  = PM25_buffer[20] << 8 | PM25_buffer[21];
 8002770:	4b69      	ldr	r3, [pc, #420]	; (8002918 <main+0x7e8>)
 8002772:	7d1b      	ldrb	r3, [r3, #20]
 8002774:	021b      	lsls	r3, r3, #8
 8002776:	b21a      	sxth	r2, r3
 8002778:	4b67      	ldr	r3, [pc, #412]	; (8002918 <main+0x7e8>)
 800277a:	7d5b      	ldrb	r3, [r3, #21]
 800277c:	b21b      	sxth	r3, r3
 800277e:	4313      	orrs	r3, r2
 8002780:	b21b      	sxth	r3, r3
 8002782:	827b      	strh	r3, [r7, #18]
			uint16_t part25  = PM25_buffer[22] << 8 | PM25_buffer[23];
 8002784:	4b64      	ldr	r3, [pc, #400]	; (8002918 <main+0x7e8>)
 8002786:	7d9b      	ldrb	r3, [r3, #22]
 8002788:	021b      	lsls	r3, r3, #8
 800278a:	b21a      	sxth	r2, r3
 800278c:	4b62      	ldr	r3, [pc, #392]	; (8002918 <main+0x7e8>)
 800278e:	7ddb      	ldrb	r3, [r3, #23]
 8002790:	b21b      	sxth	r3, r3
 8002792:	4313      	orrs	r3, r2
 8002794:	b21b      	sxth	r3, r3
 8002796:	823b      	strh	r3, [r7, #16]
			uint16_t part50  = PM25_buffer[24] << 8 | PM25_buffer[25];
 8002798:	4b5f      	ldr	r3, [pc, #380]	; (8002918 <main+0x7e8>)
 800279a:	7e1b      	ldrb	r3, [r3, #24]
 800279c:	021b      	lsls	r3, r3, #8
 800279e:	b21a      	sxth	r2, r3
 80027a0:	4b5d      	ldr	r3, [pc, #372]	; (8002918 <main+0x7e8>)
 80027a2:	7e5b      	ldrb	r3, [r3, #25]
 80027a4:	b21b      	sxth	r3, r3
 80027a6:	4313      	orrs	r3, r2
 80027a8:	b21b      	sxth	r3, r3
 80027aa:	81fb      	strh	r3, [r7, #14]
			uint16_t part100 = PM25_buffer[26] << 8 | PM25_buffer[27];
 80027ac:	4b5a      	ldr	r3, [pc, #360]	; (8002918 <main+0x7e8>)
 80027ae:	7e9b      	ldrb	r3, [r3, #26]
 80027b0:	021b      	lsls	r3, r3, #8
 80027b2:	b21a      	sxth	r2, r3
 80027b4:	4b58      	ldr	r3, [pc, #352]	; (8002918 <main+0x7e8>)
 80027b6:	7edb      	ldrb	r3, [r3, #27]
 80027b8:	b21b      	sxth	r3, r3
 80027ba:	4313      	orrs	r3, r2
 80027bc:	b21b      	sxth	r3, r3
 80027be:	81bb      	strh	r3, [r7, #12]

			sprintf(text1306, "PM0.3 :%u  ", part03);
 80027c0:	8afb      	ldrh	r3, [r7, #22]
 80027c2:	461a      	mov	r2, r3
 80027c4:	4955      	ldr	r1, [pc, #340]	; (800291c <main+0x7ec>)
 80027c6:	4850      	ldr	r0, [pc, #320]	; (8002908 <main+0x7d8>)
 80027c8:	f008 fc5a 	bl	800b080 <siprintf>
			ST7735_WriteString(0, 55, text1306, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80027cc:	4b4f      	ldr	r3, [pc, #316]	; (800290c <main+0x7dc>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	9202      	str	r2, [sp, #8]
 80027d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027d6:	9201      	str	r2, [sp, #4]
 80027d8:	685a      	ldr	r2, [r3, #4]
 80027da:	9200      	str	r2, [sp, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a4a      	ldr	r2, [pc, #296]	; (8002908 <main+0x7d8>)
 80027e0:	2137      	movs	r1, #55	; 0x37
 80027e2:	2000      	movs	r0, #0
 80027e4:	f000 fe2b 	bl	800343e <ST7735_WriteString>
			sprintf(text1306, "PM0.5 :%u  ", part05);
 80027e8:	8abb      	ldrh	r3, [r7, #20]
 80027ea:	461a      	mov	r2, r3
 80027ec:	494c      	ldr	r1, [pc, #304]	; (8002920 <main+0x7f0>)
 80027ee:	4846      	ldr	r0, [pc, #280]	; (8002908 <main+0x7d8>)
 80027f0:	f008 fc46 	bl	800b080 <siprintf>
			ST7735_WriteString(0, 66, text1306, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80027f4:	4b45      	ldr	r3, [pc, #276]	; (800290c <main+0x7dc>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	9202      	str	r2, [sp, #8]
 80027fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027fe:	9201      	str	r2, [sp, #4]
 8002800:	685a      	ldr	r2, [r3, #4]
 8002802:	9200      	str	r2, [sp, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a40      	ldr	r2, [pc, #256]	; (8002908 <main+0x7d8>)
 8002808:	2142      	movs	r1, #66	; 0x42
 800280a:	2000      	movs	r0, #0
 800280c:	f000 fe17 	bl	800343e <ST7735_WriteString>
			sprintf(text1306, "PM1.0 :%u  ", part10);
 8002810:	8a7b      	ldrh	r3, [r7, #18]
 8002812:	461a      	mov	r2, r3
 8002814:	4943      	ldr	r1, [pc, #268]	; (8002924 <main+0x7f4>)
 8002816:	483c      	ldr	r0, [pc, #240]	; (8002908 <main+0x7d8>)
 8002818:	f008 fc32 	bl	800b080 <siprintf>
			ST7735_WriteString(0, 77, text1306, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800281c:	4b3b      	ldr	r3, [pc, #236]	; (800290c <main+0x7dc>)
 800281e:	2200      	movs	r2, #0
 8002820:	9202      	str	r2, [sp, #8]
 8002822:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002826:	9201      	str	r2, [sp, #4]
 8002828:	685a      	ldr	r2, [r3, #4]
 800282a:	9200      	str	r2, [sp, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a36      	ldr	r2, [pc, #216]	; (8002908 <main+0x7d8>)
 8002830:	214d      	movs	r1, #77	; 0x4d
 8002832:	2000      	movs	r0, #0
 8002834:	f000 fe03 	bl	800343e <ST7735_WriteString>
			sprintf(text1306, "PM2.5 :%u  ", part25);
 8002838:	8a3b      	ldrh	r3, [r7, #16]
 800283a:	461a      	mov	r2, r3
 800283c:	493a      	ldr	r1, [pc, #232]	; (8002928 <main+0x7f8>)
 800283e:	4832      	ldr	r0, [pc, #200]	; (8002908 <main+0x7d8>)
 8002840:	f008 fc1e 	bl	800b080 <siprintf>
			ST7735_WriteString(0, 88, text1306, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002844:	4b31      	ldr	r3, [pc, #196]	; (800290c <main+0x7dc>)
 8002846:	2200      	movs	r2, #0
 8002848:	9202      	str	r2, [sp, #8]
 800284a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800284e:	9201      	str	r2, [sp, #4]
 8002850:	685a      	ldr	r2, [r3, #4]
 8002852:	9200      	str	r2, [sp, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a2c      	ldr	r2, [pc, #176]	; (8002908 <main+0x7d8>)
 8002858:	2158      	movs	r1, #88	; 0x58
 800285a:	2000      	movs	r0, #0
 800285c:	f000 fdef 	bl	800343e <ST7735_WriteString>
			sprintf(text1306, "PM5.0 :%u  ", part50);
 8002860:	89fb      	ldrh	r3, [r7, #14]
 8002862:	461a      	mov	r2, r3
 8002864:	4931      	ldr	r1, [pc, #196]	; (800292c <main+0x7fc>)
 8002866:	4828      	ldr	r0, [pc, #160]	; (8002908 <main+0x7d8>)
 8002868:	f008 fc0a 	bl	800b080 <siprintf>
			ST7735_WriteString(0, 99, text1306, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800286c:	4b27      	ldr	r3, [pc, #156]	; (800290c <main+0x7dc>)
 800286e:	2200      	movs	r2, #0
 8002870:	9202      	str	r2, [sp, #8]
 8002872:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002876:	9201      	str	r2, [sp, #4]
 8002878:	685a      	ldr	r2, [r3, #4]
 800287a:	9200      	str	r2, [sp, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a22      	ldr	r2, [pc, #136]	; (8002908 <main+0x7d8>)
 8002880:	2163      	movs	r1, #99	; 0x63
 8002882:	2000      	movs	r0, #0
 8002884:	f000 fddb 	bl	800343e <ST7735_WriteString>
			sprintf(text1306, "PM10  :%u  ", part100);
 8002888:	89bb      	ldrh	r3, [r7, #12]
 800288a:	461a      	mov	r2, r3
 800288c:	4928      	ldr	r1, [pc, #160]	; (8002930 <main+0x800>)
 800288e:	481e      	ldr	r0, [pc, #120]	; (8002908 <main+0x7d8>)
 8002890:	f008 fbf6 	bl	800b080 <siprintf>
			ST7735_WriteString(0, 110, text1306, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002894:	4b1d      	ldr	r3, [pc, #116]	; (800290c <main+0x7dc>)
 8002896:	2200      	movs	r2, #0
 8002898:	9202      	str	r2, [sp, #8]
 800289a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800289e:	9201      	str	r2, [sp, #4]
 80028a0:	685a      	ldr	r2, [r3, #4]
 80028a2:	9200      	str	r2, [sp, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a18      	ldr	r2, [pc, #96]	; (8002908 <main+0x7d8>)
 80028a8:	216e      	movs	r1, #110	; 0x6e
 80028aa:	2000      	movs	r0, #0
 80028ac:	f000 fdc7 	bl	800343e <ST7735_WriteString>
		}

		/*    */
		bataryValue = (float) battaryLevel / 4096 * ADC_L_TUNE;
 80028b0:	4b20      	ldr	r3, [pc, #128]	; (8002934 <main+0x804>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	ee07 3a90 	vmov	s15, r3
 80028b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80028bc:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8002938 <main+0x808>
 80028c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028c4:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800293c <main+0x80c>
 80028c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028cc:	4b1c      	ldr	r3, [pc, #112]	; (8002940 <main+0x810>)
 80028ce:	edc3 7a00 	vstr	s15, [r3]
		if (bataryValue > 3) {
 80028d2:	4b1b      	ldr	r3, [pc, #108]	; (8002940 <main+0x810>)
 80028d4:	edd3 7a00 	vldr	s15, [r3]
 80028d8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80028dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e4:	dd30      	ble.n	8002948 <main+0x818>
			sprintf(text1306, "%.2f", bataryValue);
 80028e6:	4b16      	ldr	r3, [pc, #88]	; (8002940 <main+0x810>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7fd fe2c 	bl	8000548 <__aeabi_f2d>
 80028f0:	4602      	mov	r2, r0
 80028f2:	460b      	mov	r3, r1
 80028f4:	4913      	ldr	r1, [pc, #76]	; (8002944 <main+0x814>)
 80028f6:	4804      	ldr	r0, [pc, #16]	; (8002908 <main+0x7d8>)
 80028f8:	f008 fbc2 	bl	800b080 <siprintf>
 80028fc:	e028      	b.n	8002950 <main+0x820>
 80028fe:	bf00      	nop
 8002900:	10624dd3 	.word	0x10624dd3
 8002904:	0800d5dc 	.word	0x0800d5dc
 8002908:	20000260 	.word	0x20000260
 800290c:	20000000 	.word	0x20000000
 8002910:	20000272 	.word	0x20000272
 8002914:	0800d5f0 	.word	0x0800d5f0
 8002918:	20000274 	.word	0x20000274
 800291c:	0800d600 	.word	0x0800d600
 8002920:	0800d60c 	.word	0x0800d60c
 8002924:	0800d618 	.word	0x0800d618
 8002928:	0800d624 	.word	0x0800d624
 800292c:	0800d630 	.word	0x0800d630
 8002930:	0800d63c 	.word	0x0800d63c
 8002934:	2000024c 	.word	0x2000024c
 8002938:	45800000 	.word	0x45800000
 800293c:	40b66666 	.word	0x40b66666
 8002940:	200002a0 	.word	0x200002a0
 8002944:	0800d648 	.word	0x0800d648
		} else {
			sprintf(text1306, "BatL");
 8002948:	492e      	ldr	r1, [pc, #184]	; (8002a04 <main+0x8d4>)
 800294a:	482f      	ldr	r0, [pc, #188]	; (8002a08 <main+0x8d8>)
 800294c:	f008 fb98 	bl	800b080 <siprintf>
		}
		ST7735_WriteString(98, 0, text1306, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002950:	4b2e      	ldr	r3, [pc, #184]	; (8002a0c <main+0x8dc>)
 8002952:	2200      	movs	r2, #0
 8002954:	9202      	str	r2, [sp, #8]
 8002956:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800295a:	9201      	str	r2, [sp, #4]
 800295c:	685a      	ldr	r2, [r3, #4]
 800295e:	9200      	str	r2, [sp, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a29      	ldr	r2, [pc, #164]	; (8002a08 <main+0x8d8>)
 8002964:	2100      	movs	r1, #0
 8002966:	2062      	movs	r0, #98	; 0x62
 8002968:	f000 fd69 	bl	800343e <ST7735_WriteString>
		HAL_ADC_Start_DMA(&hadc3, &battaryLevel, 1);
 800296c:	2201      	movs	r2, #1
 800296e:	4928      	ldr	r1, [pc, #160]	; (8002a10 <main+0x8e0>)
 8002970:	4828      	ldr	r0, [pc, #160]	; (8002a14 <main+0x8e4>)
 8002972:	f001 fbeb 	bl	800414c <HAL_ADC_Start_DMA>


		/*   */
		sprintf(text1306, "Sound :%0.1f db", soundPress);
 8002976:	4b28      	ldr	r3, [pc, #160]	; (8002a18 <main+0x8e8>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4618      	mov	r0, r3
 800297c:	f7fd fde4 	bl	8000548 <__aeabi_f2d>
 8002980:	4602      	mov	r2, r0
 8002982:	460b      	mov	r3, r1
 8002984:	4925      	ldr	r1, [pc, #148]	; (8002a1c <main+0x8ec>)
 8002986:	4820      	ldr	r0, [pc, #128]	; (8002a08 <main+0x8d8>)
 8002988:	f008 fb7a 	bl	800b080 <siprintf>
		ST7735_WriteString(0, 121, text1306, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 800298c:	4b1f      	ldr	r3, [pc, #124]	; (8002a0c <main+0x8dc>)
 800298e:	2200      	movs	r2, #0
 8002990:	9202      	str	r2, [sp, #8]
 8002992:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002996:	9201      	str	r2, [sp, #4]
 8002998:	685a      	ldr	r2, [r3, #4]
 800299a:	9200      	str	r2, [sp, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a1a      	ldr	r2, [pc, #104]	; (8002a08 <main+0x8d8>)
 80029a0:	2179      	movs	r1, #121	; 0x79
 80029a2:	2000      	movs	r0, #0
 80029a4:	f000 fd4b 	bl	800343e <ST7735_WriteString>

		/*  */
		if(MAX44009_OK == MAX44009_ReadLightHighResolution(&MAX44009_lux)) {
 80029a8:	481d      	ldr	r0, [pc, #116]	; (8002a20 <main+0x8f0>)
 80029aa:	f000 fb81 	bl	80030b0 <MAX44009_ReadLightHighResolution>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d10b      	bne.n	80029cc <main+0x89c>
			sprintf(text1306, "Illum :%0.1f lux   ", MAX44009_lux);
 80029b4:	4b1a      	ldr	r3, [pc, #104]	; (8002a20 <main+0x8f0>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7fd fdc5 	bl	8000548 <__aeabi_f2d>
 80029be:	4602      	mov	r2, r0
 80029c0:	460b      	mov	r3, r1
 80029c2:	4918      	ldr	r1, [pc, #96]	; (8002a24 <main+0x8f4>)
 80029c4:	4810      	ldr	r0, [pc, #64]	; (8002a08 <main+0x8d8>)
 80029c6:	f008 fb5b 	bl	800b080 <siprintf>
 80029ca:	e007      	b.n	80029dc <main+0x8ac>
		} else {
			sprintf(text1306, "Illum :%0.0f lux   ", 0.0f);
 80029cc:	f04f 0200 	mov.w	r2, #0
 80029d0:	f04f 0300 	mov.w	r3, #0
 80029d4:	4914      	ldr	r1, [pc, #80]	; (8002a28 <main+0x8f8>)
 80029d6:	480c      	ldr	r0, [pc, #48]	; (8002a08 <main+0x8d8>)
 80029d8:	f008 fb52 	bl	800b080 <siprintf>
		}
		ST7735_WriteString(0, 132, text1306, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 80029dc:	4b0b      	ldr	r3, [pc, #44]	; (8002a0c <main+0x8dc>)
 80029de:	2200      	movs	r2, #0
 80029e0:	9202      	str	r2, [sp, #8]
 80029e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029e6:	9201      	str	r2, [sp, #4]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	9200      	str	r2, [sp, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a06      	ldr	r2, [pc, #24]	; (8002a08 <main+0x8d8>)
 80029f0:	2184      	movs	r1, #132	; 0x84
 80029f2:	2000      	movs	r0, #0
 80029f4:	f000 fd23 	bl	800343e <ST7735_WriteString>

		HAL_Delay(1000);
 80029f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80029fc:	f001 f984 	bl	8003d08 <HAL_Delay>
	  	if (HAL_GetTick() - CO2Counter > CO2Interval) {
 8002a00:	e454      	b.n	80022ac <main+0x17c>
 8002a02:	bf00      	nop
 8002a04:	0800d650 	.word	0x0800d650
 8002a08:	20000260 	.word	0x20000260
 8002a0c:	20000000 	.word	0x20000000
 8002a10:	2000024c 	.word	0x2000024c
 8002a14:	200002a4 	.word	0x200002a4
 8002a18:	20000008 	.word	0x20000008
 8002a1c:	0800d658 	.word	0x0800d658
 8002a20:	2000000c 	.word	0x2000000c
 8002a24:	0800d668 	.word	0x0800d668
 8002a28:	0800d67c 	.word	0x0800d67c

08002a2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b09e      	sub	sp, #120	; 0x78
 8002a30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a32:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002a36:	2228      	movs	r2, #40	; 0x28
 8002a38:	2100      	movs	r1, #0
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f007 fdbe 	bl	800a5bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a40:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002a44:	2200      	movs	r2, #0
 8002a46:	601a      	str	r2, [r3, #0]
 8002a48:	605a      	str	r2, [r3, #4]
 8002a4a:	609a      	str	r2, [r3, #8]
 8002a4c:	60da      	str	r2, [r3, #12]
 8002a4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a50:	463b      	mov	r3, r7
 8002a52:	223c      	movs	r2, #60	; 0x3c
 8002a54:	2100      	movs	r1, #0
 8002a56:	4618      	mov	r0, r3
 8002a58:	f007 fdb0 	bl	800a5bc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002a60:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a64:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8002a66:	2301      	movs	r3, #1
 8002a68:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a6e:	2302      	movs	r3, #2
 8002a70:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002a72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002a76:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002a78:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002a7c:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a7e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002a82:	4618      	mov	r0, r3
 8002a84:	f003 fff0 	bl	8006a68 <HAL_RCC_OscConfig>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d001      	beq.n	8002a92 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002a8e:	f000 fa8d 	bl	8002fac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a92:	230f      	movs	r3, #15
 8002a94:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a96:	2302      	movs	r3, #2
 8002a98:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002a9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002aa2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002aa8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002aac:	2102      	movs	r1, #2
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f005 f818 	bl	8007ae4 <HAL_RCC_ClockConfig>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002aba:	f000 fa77 	bl	8002fac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8002abe:	f240 1323 	movw	r3, #291	; 0x123
 8002ac2:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC34;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8002acc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ad0:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 8002ad2:	2310      	movs	r3, #16
 8002ad4:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ad6:	463b      	mov	r3, r7
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f005 fa3b 	bl	8007f54 <HAL_RCCEx_PeriphCLKConfig>
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d001      	beq.n	8002ae8 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8002ae4:	f000 fa62 	bl	8002fac <Error_Handler>
  }
}
 8002ae8:	bf00      	nop
 8002aea:	3778      	adds	r7, #120	; 0x78
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}

08002af0 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b08a      	sub	sp, #40	; 0x28
 8002af4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8002af6:	f107 031c 	add.w	r3, r7, #28
 8002afa:	2200      	movs	r2, #0
 8002afc:	601a      	str	r2, [r3, #0]
 8002afe:	605a      	str	r2, [r3, #4]
 8002b00:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8002b02:	1d3b      	adds	r3, r7, #4
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]
 8002b08:	605a      	str	r2, [r3, #4]
 8002b0a:	609a      	str	r2, [r3, #8]
 8002b0c:	60da      	str	r2, [r3, #12]
 8002b0e:	611a      	str	r2, [r3, #16]
 8002b10:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8002b12:	4b2d      	ldr	r3, [pc, #180]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b14:	4a2d      	ldr	r2, [pc, #180]	; (8002bcc <MX_ADC3_Init+0xdc>)
 8002b16:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002b18:	4b2b      	ldr	r3, [pc, #172]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8002b1e:	4b2a      	ldr	r3, [pc, #168]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002b24:	4b28      	ldr	r3, [pc, #160]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8002b2a:	4b27      	ldr	r3, [pc, #156]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8002b30:	4b25      	ldr	r3, [pc, #148]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002b38:	4b23      	ldr	r3, [pc, #140]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002b3e:	4b22      	ldr	r3, [pc, #136]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b40:	2201      	movs	r2, #1
 8002b42:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002b44:	4b20      	ldr	r3, [pc, #128]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8002b4a:	4b1f      	ldr	r3, [pc, #124]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8002b50:	4b1d      	ldr	r3, [pc, #116]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002b58:	4b1b      	ldr	r3, [pc, #108]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b5a:	2204      	movs	r2, #4
 8002b5c:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8002b5e:	4b1a      	ldr	r3, [pc, #104]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8002b64:	4b18      	ldr	r3, [pc, #96]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8002b6a:	4817      	ldr	r0, [pc, #92]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b6c:	f001 f90e 	bl	8003d8c <HAL_ADC_Init>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <MX_ADC3_Init+0x8a>
  {
    Error_Handler();
 8002b76:	f000 fa19 	bl	8002fac <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8002b7e:	f107 031c 	add.w	r3, r7, #28
 8002b82:	4619      	mov	r1, r3
 8002b84:	4810      	ldr	r0, [pc, #64]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002b86:	f001 ff4b 	bl	8004a20 <HAL_ADCEx_MultiModeConfigChannel>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d001      	beq.n	8002b94 <MX_ADC3_Init+0xa4>
  {
    Error_Handler();
 8002b90:	f000 fa0c 	bl	8002fac <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002b94:	2301      	movs	r3, #1
 8002b96:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8002bac:	1d3b      	adds	r3, r7, #4
 8002bae:	4619      	mov	r1, r3
 8002bb0:	4805      	ldr	r0, [pc, #20]	; (8002bc8 <MX_ADC3_Init+0xd8>)
 8002bb2:	f001 fc49 	bl	8004448 <HAL_ADC_ConfigChannel>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d001      	beq.n	8002bc0 <MX_ADC3_Init+0xd0>
  {
    Error_Handler();
 8002bbc:	f000 f9f6 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8002bc0:	bf00      	nop
 8002bc2:	3728      	adds	r7, #40	; 0x28
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	200002a4 	.word	0x200002a4
 8002bcc:	50000400 	.word	0x50000400

08002bd0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002bd4:	4b1b      	ldr	r3, [pc, #108]	; (8002c44 <MX_I2C1_Init+0x74>)
 8002bd6:	4a1c      	ldr	r2, [pc, #112]	; (8002c48 <MX_I2C1_Init+0x78>)
 8002bd8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x3010BEFF;
 8002bda:	4b1a      	ldr	r3, [pc, #104]	; (8002c44 <MX_I2C1_Init+0x74>)
 8002bdc:	4a1b      	ldr	r2, [pc, #108]	; (8002c4c <MX_I2C1_Init+0x7c>)
 8002bde:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002be0:	4b18      	ldr	r3, [pc, #96]	; (8002c44 <MX_I2C1_Init+0x74>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002be6:	4b17      	ldr	r3, [pc, #92]	; (8002c44 <MX_I2C1_Init+0x74>)
 8002be8:	2201      	movs	r2, #1
 8002bea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002bec:	4b15      	ldr	r3, [pc, #84]	; (8002c44 <MX_I2C1_Init+0x74>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002bf2:	4b14      	ldr	r3, [pc, #80]	; (8002c44 <MX_I2C1_Init+0x74>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002bf8:	4b12      	ldr	r3, [pc, #72]	; (8002c44 <MX_I2C1_Init+0x74>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002bfe:	4b11      	ldr	r3, [pc, #68]	; (8002c44 <MX_I2C1_Init+0x74>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c04:	4b0f      	ldr	r3, [pc, #60]	; (8002c44 <MX_I2C1_Init+0x74>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c0a:	480e      	ldr	r0, [pc, #56]	; (8002c44 <MX_I2C1_Init+0x74>)
 8002c0c:	f002 fe93 	bl	8005936 <HAL_I2C_Init>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002c16:	f000 f9c9 	bl	8002fac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002c1a:	2100      	movs	r1, #0
 8002c1c:	4809      	ldr	r0, [pc, #36]	; (8002c44 <MX_I2C1_Init+0x74>)
 8002c1e:	f003 fe6b 	bl	80068f8 <HAL_I2CEx_ConfigAnalogFilter>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002c28:	f000 f9c0 	bl	8002fac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002c2c:	2100      	movs	r1, #0
 8002c2e:	4805      	ldr	r0, [pc, #20]	; (8002c44 <MX_I2C1_Init+0x74>)
 8002c30:	f003 fead 	bl	800698e <HAL_I2CEx_ConfigDigitalFilter>
 8002c34:	4603      	mov	r3, r0
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002c3a:	f000 f9b7 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c3e:	bf00      	nop
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	20000338 	.word	0x20000338
 8002c48:	40005400 	.word	0x40005400
 8002c4c:	3010beff 	.word	0x3010beff

08002c50 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002c54:	4b1b      	ldr	r3, [pc, #108]	; (8002cc4 <MX_SPI1_Init+0x74>)
 8002c56:	4a1c      	ldr	r2, [pc, #112]	; (8002cc8 <MX_SPI1_Init+0x78>)
 8002c58:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002c5a:	4b1a      	ldr	r3, [pc, #104]	; (8002cc4 <MX_SPI1_Init+0x74>)
 8002c5c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002c60:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002c62:	4b18      	ldr	r3, [pc, #96]	; (8002cc4 <MX_SPI1_Init+0x74>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002c68:	4b16      	ldr	r3, [pc, #88]	; (8002cc4 <MX_SPI1_Init+0x74>)
 8002c6a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002c6e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002c70:	4b14      	ldr	r3, [pc, #80]	; (8002cc4 <MX_SPI1_Init+0x74>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002c76:	4b13      	ldr	r3, [pc, #76]	; (8002cc4 <MX_SPI1_Init+0x74>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002c7c:	4b11      	ldr	r3, [pc, #68]	; (8002cc4 <MX_SPI1_Init+0x74>)
 8002c7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c82:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002c84:	4b0f      	ldr	r3, [pc, #60]	; (8002cc4 <MX_SPI1_Init+0x74>)
 8002c86:	2208      	movs	r2, #8
 8002c88:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002c8a:	4b0e      	ldr	r3, [pc, #56]	; (8002cc4 <MX_SPI1_Init+0x74>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c90:	4b0c      	ldr	r3, [pc, #48]	; (8002cc4 <MX_SPI1_Init+0x74>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c96:	4b0b      	ldr	r3, [pc, #44]	; (8002cc4 <MX_SPI1_Init+0x74>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002c9c:	4b09      	ldr	r3, [pc, #36]	; (8002cc4 <MX_SPI1_Init+0x74>)
 8002c9e:	2207      	movs	r2, #7
 8002ca0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002ca2:	4b08      	ldr	r3, [pc, #32]	; (8002cc4 <MX_SPI1_Init+0x74>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002ca8:	4b06      	ldr	r3, [pc, #24]	; (8002cc4 <MX_SPI1_Init+0x74>)
 8002caa:	2208      	movs	r2, #8
 8002cac:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002cae:	4805      	ldr	r0, [pc, #20]	; (8002cc4 <MX_SPI1_Init+0x74>)
 8002cb0:	f005 fb00 	bl	80082b4 <HAL_SPI_Init>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002cba:	f000 f977 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002cbe:	bf00      	nop
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	2000038c 	.word	0x2000038c
 8002cc8:	40013000 	.word	0x40013000

08002ccc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b08e      	sub	sp, #56	; 0x38
 8002cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cd2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	601a      	str	r2, [r3, #0]
 8002cda:	605a      	str	r2, [r3, #4]
 8002cdc:	609a      	str	r2, [r3, #8]
 8002cde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ce0:	f107 031c 	add.w	r3, r7, #28
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	601a      	str	r2, [r3, #0]
 8002ce8:	605a      	str	r2, [r3, #4]
 8002cea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002cec:	463b      	mov	r3, r7
 8002cee:	2200      	movs	r2, #0
 8002cf0:	601a      	str	r2, [r3, #0]
 8002cf2:	605a      	str	r2, [r3, #4]
 8002cf4:	609a      	str	r2, [r3, #8]
 8002cf6:	60da      	str	r2, [r3, #12]
 8002cf8:	611a      	str	r2, [r3, #16]
 8002cfa:	615a      	str	r2, [r3, #20]
 8002cfc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002cfe:	4b30      	ldr	r3, [pc, #192]	; (8002dc0 <MX_TIM4_Init+0xf4>)
 8002d00:	4a30      	ldr	r2, [pc, #192]	; (8002dc4 <MX_TIM4_Init+0xf8>)
 8002d02:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2;
 8002d04:	4b2e      	ldr	r3, [pc, #184]	; (8002dc0 <MX_TIM4_Init+0xf4>)
 8002d06:	2202      	movs	r2, #2
 8002d08:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d0a:	4b2d      	ldr	r3, [pc, #180]	; (8002dc0 <MX_TIM4_Init+0xf4>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002d10:	4b2b      	ldr	r3, [pc, #172]	; (8002dc0 <MX_TIM4_Init+0xf4>)
 8002d12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d16:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d18:	4b29      	ldr	r3, [pc, #164]	; (8002dc0 <MX_TIM4_Init+0xf4>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d1e:	4b28      	ldr	r3, [pc, #160]	; (8002dc0 <MX_TIM4_Init+0xf4>)
 8002d20:	2280      	movs	r2, #128	; 0x80
 8002d22:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002d24:	4826      	ldr	r0, [pc, #152]	; (8002dc0 <MX_TIM4_Init+0xf4>)
 8002d26:	f005 fe49 	bl	80089bc <HAL_TIM_Base_Init>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d001      	beq.n	8002d34 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8002d30:	f000 f93c 	bl	8002fac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d38:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002d3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002d3e:	4619      	mov	r1, r3
 8002d40:	481f      	ldr	r0, [pc, #124]	; (8002dc0 <MX_TIM4_Init+0xf4>)
 8002d42:	f006 f981 	bl	8009048 <HAL_TIM_ConfigClockSource>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 8002d4c:	f000 f92e 	bl	8002fac <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8002d50:	481b      	ldr	r0, [pc, #108]	; (8002dc0 <MX_TIM4_Init+0xf4>)
 8002d52:	f005 ff24 	bl	8008b9e <HAL_TIM_OC_Init>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d001      	beq.n	8002d60 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 8002d5c:	f000 f926 	bl	8002fac <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim4, TIM_OPMODE_SINGLE) != HAL_OK)
 8002d60:	2108      	movs	r1, #8
 8002d62:	4817      	ldr	r0, [pc, #92]	; (8002dc0 <MX_TIM4_Init+0xf4>)
 8002d64:	f005 ff7c 	bl	8008c60 <HAL_TIM_OnePulse_Init>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <MX_TIM4_Init+0xa6>
  {
    Error_Handler();
 8002d6e:	f000 f91d 	bl	8002fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002d72:	2320      	movs	r3, #32
 8002d74:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d76:	2300      	movs	r3, #0
 8002d78:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002d7a:	f107 031c 	add.w	r3, r7, #28
 8002d7e:	4619      	mov	r1, r3
 8002d80:	480f      	ldr	r0, [pc, #60]	; (8002dc0 <MX_TIM4_Init+0xf4>)
 8002d82:	f006 fe5d 	bl	8009a40 <HAL_TIMEx_MasterConfigSynchronization>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d001      	beq.n	8002d90 <MX_TIM4_Init+0xc4>
  {
    Error_Handler();
 8002d8c:	f000 f90e 	bl	8002fac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002d90:	2330      	movs	r3, #48	; 0x30
 8002d92:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002d94:	2300      	movs	r3, #0
 8002d96:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002da0:	463b      	mov	r3, r7
 8002da2:	2200      	movs	r2, #0
 8002da4:	4619      	mov	r1, r3
 8002da6:	4806      	ldr	r0, [pc, #24]	; (8002dc0 <MX_TIM4_Init+0xf4>)
 8002da8:	f006 f8d4 	bl	8008f54 <HAL_TIM_OC_ConfigChannel>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d001      	beq.n	8002db6 <MX_TIM4_Init+0xea>
  {
    Error_Handler();
 8002db2:	f000 f8fb 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002db6:	bf00      	nop
 8002db8:	3738      	adds	r7, #56	; 0x38
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	200003f0 	.word	0x200003f0
 8002dc4:	40000800 	.word	0x40000800

08002dc8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002dcc:	4b14      	ldr	r3, [pc, #80]	; (8002e20 <MX_USART1_UART_Init+0x58>)
 8002dce:	4a15      	ldr	r2, [pc, #84]	; (8002e24 <MX_USART1_UART_Init+0x5c>)
 8002dd0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002dd2:	4b13      	ldr	r3, [pc, #76]	; (8002e20 <MX_USART1_UART_Init+0x58>)
 8002dd4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002dd8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002dda:	4b11      	ldr	r3, [pc, #68]	; (8002e20 <MX_USART1_UART_Init+0x58>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002de0:	4b0f      	ldr	r3, [pc, #60]	; (8002e20 <MX_USART1_UART_Init+0x58>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002de6:	4b0e      	ldr	r3, [pc, #56]	; (8002e20 <MX_USART1_UART_Init+0x58>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8002dec:	4b0c      	ldr	r3, [pc, #48]	; (8002e20 <MX_USART1_UART_Init+0x58>)
 8002dee:	2204      	movs	r2, #4
 8002df0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002df2:	4b0b      	ldr	r3, [pc, #44]	; (8002e20 <MX_USART1_UART_Init+0x58>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002df8:	4b09      	ldr	r3, [pc, #36]	; (8002e20 <MX_USART1_UART_Init+0x58>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dfe:	4b08      	ldr	r3, [pc, #32]	; (8002e20 <MX_USART1_UART_Init+0x58>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e04:	4b06      	ldr	r3, [pc, #24]	; (8002e20 <MX_USART1_UART_Init+0x58>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002e0a:	4805      	ldr	r0, [pc, #20]	; (8002e20 <MX_USART1_UART_Init+0x58>)
 8002e0c:	f006 feb6 	bl	8009b7c <HAL_UART_Init>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002e16:	f000 f8c9 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002e1a:	bf00      	nop
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	2000043c 	.word	0x2000043c
 8002e24:	40013800 	.word	0x40013800

08002e28 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e2c:	4b14      	ldr	r3, [pc, #80]	; (8002e80 <MX_USART2_UART_Init+0x58>)
 8002e2e:	4a15      	ldr	r2, [pc, #84]	; (8002e84 <MX_USART2_UART_Init+0x5c>)
 8002e30:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002e32:	4b13      	ldr	r3, [pc, #76]	; (8002e80 <MX_USART2_UART_Init+0x58>)
 8002e34:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002e38:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e3a:	4b11      	ldr	r3, [pc, #68]	; (8002e80 <MX_USART2_UART_Init+0x58>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e40:	4b0f      	ldr	r3, [pc, #60]	; (8002e80 <MX_USART2_UART_Init+0x58>)
 8002e42:	2200      	movs	r2, #0
 8002e44:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e46:	4b0e      	ldr	r3, [pc, #56]	; (8002e80 <MX_USART2_UART_Init+0x58>)
 8002e48:	2200      	movs	r2, #0
 8002e4a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_RX;
 8002e4c:	4b0c      	ldr	r3, [pc, #48]	; (8002e80 <MX_USART2_UART_Init+0x58>)
 8002e4e:	2204      	movs	r2, #4
 8002e50:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e52:	4b0b      	ldr	r3, [pc, #44]	; (8002e80 <MX_USART2_UART_Init+0x58>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e58:	4b09      	ldr	r3, [pc, #36]	; (8002e80 <MX_USART2_UART_Init+0x58>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002e5e:	4b08      	ldr	r3, [pc, #32]	; (8002e80 <MX_USART2_UART_Init+0x58>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002e64:	4b06      	ldr	r3, [pc, #24]	; (8002e80 <MX_USART2_UART_Init+0x58>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e6a:	4805      	ldr	r0, [pc, #20]	; (8002e80 <MX_USART2_UART_Init+0x58>)
 8002e6c:	f006 fe86 	bl	8009b7c <HAL_UART_Init>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002e76:	f000 f899 	bl	8002fac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e7a:	bf00      	nop
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	200004c4 	.word	0x200004c4
 8002e84:	40004400 	.word	0x40004400

08002e88 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002e8e:	4b0c      	ldr	r3, [pc, #48]	; (8002ec0 <MX_DMA_Init+0x38>)
 8002e90:	695b      	ldr	r3, [r3, #20]
 8002e92:	4a0b      	ldr	r2, [pc, #44]	; (8002ec0 <MX_DMA_Init+0x38>)
 8002e94:	f043 0302 	orr.w	r3, r3, #2
 8002e98:	6153      	str	r3, [r2, #20]
 8002e9a:	4b09      	ldr	r3, [pc, #36]	; (8002ec0 <MX_DMA_Init+0x38>)
 8002e9c:	695b      	ldr	r3, [r3, #20]
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	607b      	str	r3, [r7, #4]
 8002ea4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	203c      	movs	r0, #60	; 0x3c
 8002eac:	f002 f96b 	bl	8005186 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8002eb0:	203c      	movs	r0, #60	; 0x3c
 8002eb2:	f002 f984 	bl	80051be <HAL_NVIC_EnableIRQ>

}
 8002eb6:	bf00      	nop
 8002eb8:	3708      	adds	r7, #8
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	40021000 	.word	0x40021000

08002ec4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b088      	sub	sp, #32
 8002ec8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eca:	f107 030c 	add.w	r3, r7, #12
 8002ece:	2200      	movs	r2, #0
 8002ed0:	601a      	str	r2, [r3, #0]
 8002ed2:	605a      	str	r2, [r3, #4]
 8002ed4:	609a      	str	r2, [r3, #8]
 8002ed6:	60da      	str	r2, [r3, #12]
 8002ed8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002eda:	4b32      	ldr	r3, [pc, #200]	; (8002fa4 <MX_GPIO_Init+0xe0>)
 8002edc:	695b      	ldr	r3, [r3, #20]
 8002ede:	4a31      	ldr	r2, [pc, #196]	; (8002fa4 <MX_GPIO_Init+0xe0>)
 8002ee0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ee4:	6153      	str	r3, [r2, #20]
 8002ee6:	4b2f      	ldr	r3, [pc, #188]	; (8002fa4 <MX_GPIO_Init+0xe0>)
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002eee:	60bb      	str	r3, [r7, #8]
 8002ef0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ef2:	4b2c      	ldr	r3, [pc, #176]	; (8002fa4 <MX_GPIO_Init+0xe0>)
 8002ef4:	695b      	ldr	r3, [r3, #20]
 8002ef6:	4a2b      	ldr	r2, [pc, #172]	; (8002fa4 <MX_GPIO_Init+0xe0>)
 8002ef8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002efc:	6153      	str	r3, [r2, #20]
 8002efe:	4b29      	ldr	r3, [pc, #164]	; (8002fa4 <MX_GPIO_Init+0xe0>)
 8002f00:	695b      	ldr	r3, [r3, #20]
 8002f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f06:	607b      	str	r3, [r7, #4]
 8002f08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f0a:	4b26      	ldr	r3, [pc, #152]	; (8002fa4 <MX_GPIO_Init+0xe0>)
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	4a25      	ldr	r2, [pc, #148]	; (8002fa4 <MX_GPIO_Init+0xe0>)
 8002f10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f14:	6153      	str	r3, [r2, #20]
 8002f16:	4b23      	ldr	r3, [pc, #140]	; (8002fa4 <MX_GPIO_Init+0xe0>)
 8002f18:	695b      	ldr	r3, [r3, #20]
 8002f1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f1e:	603b      	str	r3, [r7, #0]
 8002f20:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ST7735S_RESET_Pin|ST7735S_CS_Pin|ST7735S_DC_Pin, GPIO_PIN_RESET);
 8002f22:	2200      	movs	r2, #0
 8002f24:	2158      	movs	r1, #88	; 0x58
 8002f26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f2a:	f002 fcc9 	bl	80058c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002f2e:	2200      	movs	r2, #0
 8002f30:	2104      	movs	r1, #4
 8002f32:	481d      	ldr	r0, [pc, #116]	; (8002fa8 <MX_GPIO_Init+0xe4>)
 8002f34:	f002 fcc4 	bl	80058c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST7735S_RESET_Pin ST7735S_CS_Pin ST7735S_DC_Pin */
  GPIO_InitStruct.Pin = ST7735S_RESET_Pin|ST7735S_CS_Pin|ST7735S_DC_Pin;
 8002f38:	2358      	movs	r3, #88	; 0x58
 8002f3a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f40:	2300      	movs	r3, #0
 8002f42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f44:	2300      	movs	r3, #0
 8002f46:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f48:	f107 030c 	add.w	r3, r7, #12
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f52:	f002 fb3b 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002f56:	2301      	movs	r3, #1
 8002f58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f5a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002f5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f60:	2300      	movs	r3, #0
 8002f62:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f64:	f107 030c 	add.w	r3, r7, #12
 8002f68:	4619      	mov	r1, r3
 8002f6a:	480f      	ldr	r0, [pc, #60]	; (8002fa8 <MX_GPIO_Init+0xe4>)
 8002f6c:	f002 fb2e 	bl	80055cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002f70:	2304      	movs	r3, #4
 8002f72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f74:	2301      	movs	r3, #1
 8002f76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002f80:	f107 030c 	add.w	r3, r7, #12
 8002f84:	4619      	mov	r1, r3
 8002f86:	4808      	ldr	r0, [pc, #32]	; (8002fa8 <MX_GPIO_Init+0xe4>)
 8002f88:	f002 fb20 	bl	80055cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	2100      	movs	r1, #0
 8002f90:	2006      	movs	r0, #6
 8002f92:	f002 f8f8 	bl	8005186 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002f96:	2006      	movs	r0, #6
 8002f98:	f002 f911 	bl	80051be <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002f9c:	bf00      	nop
 8002f9e:	3720      	adds	r7, #32
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	48000400 	.word	0x48000400

08002fac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002fb0:	b672      	cpsid	i
}
 8002fb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002fb4:	e7fe      	b.n	8002fb4 <Error_Handler+0x8>
	...

08002fb8 <MAX44009_Init>:

//
//	Initialization.
//
MAX44009_STATUS MAX44009_Init(I2C_HandleTypeDef *hi2c)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
	max44009_i2c = hi2c;
 8002fc0:	4a04      	ldr	r2, [pc, #16]	; (8002fd4 <MAX44009_Init+0x1c>)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6013      	str	r3, [r2, #0]

	return MAX44009_OK;
 8002fc6:	2300      	movs	r3, #0
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr
 8002fd4:	2000054c 	.word	0x2000054c

08002fd8 <MAX44009_ReadConfigurationRegister>:

//
//	Read from Configuration register.
//
MAX44009_STATUS MAX44009_ReadConfigurationRegister(uint8_t *Config)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b086      	sub	sp, #24
 8002fdc:	af04      	add	r7, sp, #16
 8002fde:	6078      	str	r0, [r7, #4]
	if(HAL_OK == HAL_I2C_Mem_Read(max44009_i2c, MAX44009_ADDRESS, MAX44009_CONFIGURATION_REGISTER, 1, Config, 1, 10))
 8002fe0:	4b0b      	ldr	r3, [pc, #44]	; (8003010 <MAX44009_ReadConfigurationRegister+0x38>)
 8002fe2:	6818      	ldr	r0, [r3, #0]
 8002fe4:	230a      	movs	r3, #10
 8002fe6:	9302      	str	r3, [sp, #8]
 8002fe8:	2301      	movs	r3, #1
 8002fea:	9301      	str	r3, [sp, #4]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	9300      	str	r3, [sp, #0]
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	2202      	movs	r2, #2
 8002ff4:	2194      	movs	r1, #148	; 0x94
 8002ff6:	f003 f82b 	bl	8006050 <HAL_I2C_Mem_Read>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <MAX44009_ReadConfigurationRegister+0x2c>
	{
		return MAX44009_OK;
 8003000:	2300      	movs	r3, #0
 8003002:	e000      	b.n	8003006 <MAX44009_ReadConfigurationRegister+0x2e>
	}

	return MAX44009_ERROR;
 8003004:	2301      	movs	r3, #1
}
 8003006:	4618      	mov	r0, r3
 8003008:	3708      	adds	r7, #8
 800300a:	46bd      	mov	sp, r7
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	2000054c 	.word	0x2000054c

08003014 <MAX44009_WriteConfigurationRegister>:

//
//	Write to Configuration register.
//
MAX44009_STATUS MAX44009_WriteConfigurationRegister(uint8_t Config)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b086      	sub	sp, #24
 8003018:	af04      	add	r7, sp, #16
 800301a:	4603      	mov	r3, r0
 800301c:	71fb      	strb	r3, [r7, #7]
	if(HAL_OK == HAL_I2C_Mem_Write(max44009_i2c, MAX44009_ADDRESS, MAX44009_CONFIGURATION_REGISTER, 1, &Config, 1, 10))
 800301e:	4b0b      	ldr	r3, [pc, #44]	; (800304c <MAX44009_WriteConfigurationRegister+0x38>)
 8003020:	6818      	ldr	r0, [r3, #0]
 8003022:	230a      	movs	r3, #10
 8003024:	9302      	str	r3, [sp, #8]
 8003026:	2301      	movs	r3, #1
 8003028:	9301      	str	r3, [sp, #4]
 800302a:	1dfb      	adds	r3, r7, #7
 800302c:	9300      	str	r3, [sp, #0]
 800302e:	2301      	movs	r3, #1
 8003030:	2202      	movs	r2, #2
 8003032:	2194      	movs	r1, #148	; 0x94
 8003034:	f002 fef8 	bl	8005e28 <HAL_I2C_Mem_Write>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d101      	bne.n	8003042 <MAX44009_WriteConfigurationRegister+0x2e>
	{
		return MAX44009_OK;
 800303e:	2300      	movs	r3, #0
 8003040:	e000      	b.n	8003044 <MAX44009_WriteConfigurationRegister+0x30>
	}

	return MAX44009_ERROR;
 8003042:	2301      	movs	r3, #1
}
 8003044:	4618      	mov	r0, r3
 8003046:	3708      	adds	r7, #8
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	2000054c 	.word	0x2000054c

08003050 <MAX44009_ContinuousMode>:
//	Set Continuous Mode bit in Configuration register.
//	0 - Continuous mode disable.
//	1 - Continuous mode enable.
//
MAX44009_STATUS MAX44009_ContinuousMode(uint8_t Enable)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	4603      	mov	r3, r0
 8003058:	71fb      	strb	r3, [r7, #7]
	uint8_t Config;

	Enable = (Enable? 1:0);
 800305a:	79fb      	ldrb	r3, [r7, #7]
 800305c:	2b00      	cmp	r3, #0
 800305e:	bf14      	ite	ne
 8003060:	2301      	movne	r3, #1
 8003062:	2300      	moveq	r3, #0
 8003064:	b2db      	uxtb	r3, r3
 8003066:	71fb      	strb	r3, [r7, #7]

	if(MAX44009_OK == MAX44009_ReadConfigurationRegister(&Config))
 8003068:	f107 030f 	add.w	r3, r7, #15
 800306c:	4618      	mov	r0, r3
 800306e:	f7ff ffb3 	bl	8002fd8 <MAX44009_ReadConfigurationRegister>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d116      	bne.n	80030a6 <MAX44009_ContinuousMode+0x56>
	{
		Config &= 0x7F; // Clear BIT7
 8003078:	7bfb      	ldrb	r3, [r7, #15]
 800307a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800307e:	b2db      	uxtb	r3, r3
 8003080:	73fb      	strb	r3, [r7, #15]
		Config |= (Enable<<7);
 8003082:	79fb      	ldrb	r3, [r7, #7]
 8003084:	01db      	lsls	r3, r3, #7
 8003086:	b25a      	sxtb	r2, r3
 8003088:	7bfb      	ldrb	r3, [r7, #15]
 800308a:	b25b      	sxtb	r3, r3
 800308c:	4313      	orrs	r3, r2
 800308e:	b25b      	sxtb	r3, r3
 8003090:	b2db      	uxtb	r3, r3
 8003092:	73fb      	strb	r3, [r7, #15]
		if(MAX44009_OK == MAX44009_WriteConfigurationRegister(Config))
 8003094:	7bfb      	ldrb	r3, [r7, #15]
 8003096:	4618      	mov	r0, r3
 8003098:	f7ff ffbc 	bl	8003014 <MAX44009_WriteConfigurationRegister>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <MAX44009_ContinuousMode+0x56>
		{
			return MAX44009_OK;
 80030a2:	2300      	movs	r3, #0
 80030a4:	e000      	b.n	80030a8 <MAX44009_ContinuousMode+0x58>
		}
	}
	return MAX44009_ERROR;
 80030a6:	2301      	movs	r3, #1
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3710      	adds	r7, #16
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <MAX44009_ReadLightHighResolution>:
//
//	Read converted value.
//	There is read both value registers. Full resolution.
//
MAX44009_STATUS MAX44009_ReadLightHighResolution(float *Result)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b08a      	sub	sp, #40	; 0x28
 80030b4:	af04      	add	r7, sp, #16
 80030b6:	6078      	str	r0, [r7, #4]
	uint8_t tmp[2];

	if(HAL_OK == HAL_I2C_Mem_Read(max44009_i2c, MAX44009_ADDRESS, MAX44009_LUX_HIGH_BYTE_REGISTER, 1, tmp, 1, 10))
 80030b8:	4b2b      	ldr	r3, [pc, #172]	; (8003168 <MAX44009_ReadLightHighResolution+0xb8>)
 80030ba:	6818      	ldr	r0, [r3, #0]
 80030bc:	230a      	movs	r3, #10
 80030be:	9302      	str	r3, [sp, #8]
 80030c0:	2301      	movs	r3, #1
 80030c2:	9301      	str	r3, [sp, #4]
 80030c4:	f107 030c 	add.w	r3, r7, #12
 80030c8:	9300      	str	r3, [sp, #0]
 80030ca:	2301      	movs	r3, #1
 80030cc:	2203      	movs	r2, #3
 80030ce:	2194      	movs	r1, #148	; 0x94
 80030d0:	f002 ffbe 	bl	8006050 <HAL_I2C_Mem_Read>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d13a      	bne.n	8003150 <MAX44009_ReadLightHighResolution+0xa0>
	{
		if(HAL_OK == HAL_I2C_Mem_Read(max44009_i2c, MAX44009_ADDRESS, MAX44009_LUX_LOW_BYTE_REGISTER, 1, tmp+1, 1, 10))
 80030da:	4b23      	ldr	r3, [pc, #140]	; (8003168 <MAX44009_ReadLightHighResolution+0xb8>)
 80030dc:	6818      	ldr	r0, [r3, #0]
 80030de:	f107 030c 	add.w	r3, r7, #12
 80030e2:	3301      	adds	r3, #1
 80030e4:	220a      	movs	r2, #10
 80030e6:	9202      	str	r2, [sp, #8]
 80030e8:	2201      	movs	r2, #1
 80030ea:	9201      	str	r2, [sp, #4]
 80030ec:	9300      	str	r3, [sp, #0]
 80030ee:	2301      	movs	r3, #1
 80030f0:	2204      	movs	r2, #4
 80030f2:	2194      	movs	r1, #148	; 0x94
 80030f4:	f002 ffac 	bl	8006050 <HAL_I2C_Mem_Read>
 80030f8:	4603      	mov	r3, r0
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d128      	bne.n	8003150 <MAX44009_ReadLightHighResolution+0xa0>
		{
			uint8_t exponent = tmp[0]>>4;
 80030fe:	7b3b      	ldrb	r3, [r7, #12]
 8003100:	091b      	lsrs	r3, r3, #4
 8003102:	75fb      	strb	r3, [r7, #23]
			uint32_t mantisa = ((tmp[0] & 0x0F)<<4) + (tmp[1] & 0x0F);
 8003104:	7b3b      	ldrb	r3, [r7, #12]
 8003106:	011b      	lsls	r3, r3, #4
 8003108:	b2da      	uxtb	r2, r3
 800310a:	7b7b      	ldrb	r3, [r7, #13]
 800310c:	f003 030f 	and.w	r3, r3, #15
 8003110:	4413      	add	r3, r2
 8003112:	613b      	str	r3, [r7, #16]
			mantisa <<= exponent;
 8003114:	7dfb      	ldrb	r3, [r7, #23]
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	613b      	str	r3, [r7, #16]

			*Result = ((float)(mantisa) * 0.045);
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	ee07 3a90 	vmov	s15, r3
 8003124:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003128:	ee17 0a90 	vmov	r0, s15
 800312c:	f7fd fa0c 	bl	8000548 <__aeabi_f2d>
 8003130:	a30b      	add	r3, pc, #44	; (adr r3, 8003160 <MAX44009_ReadLightHighResolution+0xb0>)
 8003132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003136:	f7fd fa5f 	bl	80005f8 <__aeabi_dmul>
 800313a:	4602      	mov	r2, r0
 800313c:	460b      	mov	r3, r1
 800313e:	4610      	mov	r0, r2
 8003140:	4619      	mov	r1, r3
 8003142:	f7fd fd31 	bl	8000ba8 <__aeabi_d2f>
 8003146:	4602      	mov	r2, r0
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	601a      	str	r2, [r3, #0]
			return MAX44009_OK;
 800314c:	2300      	movs	r3, #0
 800314e:	e000      	b.n	8003152 <MAX44009_ReadLightHighResolution+0xa2>
		}
	}
	return MAX44009_ERROR;
 8003150:	2301      	movs	r3, #1
}
 8003152:	4618      	mov	r0, r3
 8003154:	3718      	adds	r7, #24
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	f3af 8000 	nop.w
 8003160:	70a3d70a 	.word	0x70a3d70a
 8003164:	3fa70a3d 	.word	0x3fa70a3d
 8003168:	2000054c 	.word	0x2000054c

0800316c <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8003170:	2200      	movs	r2, #0
 8003172:	2110      	movs	r1, #16
 8003174:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003178:	f002 fba2 	bl	80058c0 <HAL_GPIO_WritePin>
}
 800317c:	bf00      	nop
 800317e:	bd80      	pop	{r7, pc}

08003180 <ST7735_Unselect>:

void ST7735_Unselect() {
 8003180:	b580      	push	{r7, lr}
 8003182:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8003184:	2201      	movs	r2, #1
 8003186:	2110      	movs	r1, #16
 8003188:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800318c:	f002 fb98 	bl	80058c0 <HAL_GPIO_WritePin>
}
 8003190:	bf00      	nop
 8003192:	bd80      	pop	{r7, pc}

08003194 <ST7735_Reset>:

static void ST7735_Reset() {
 8003194:	b580      	push	{r7, lr}
 8003196:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8003198:	2200      	movs	r2, #0
 800319a:	2108      	movs	r1, #8
 800319c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031a0:	f002 fb8e 	bl	80058c0 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80031a4:	2005      	movs	r0, #5
 80031a6:	f000 fdaf 	bl	8003d08 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 80031aa:	2201      	movs	r2, #1
 80031ac:	2108      	movs	r1, #8
 80031ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031b2:	f002 fb85 	bl	80058c0 <HAL_GPIO_WritePin>
}
 80031b6:	bf00      	nop
 80031b8:	bd80      	pop	{r7, pc}
	...

080031bc <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 80031bc:	b580      	push	{r7, lr}
 80031be:	b082      	sub	sp, #8
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	4603      	mov	r3, r0
 80031c4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 80031c6:	2200      	movs	r2, #0
 80031c8:	2140      	movs	r1, #64	; 0x40
 80031ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031ce:	f002 fb77 	bl	80058c0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80031d2:	1df9      	adds	r1, r7, #7
 80031d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80031d8:	2201      	movs	r2, #1
 80031da:	4803      	ldr	r0, [pc, #12]	; (80031e8 <ST7735_WriteCommand+0x2c>)
 80031dc:	f005 f915 	bl	800840a <HAL_SPI_Transmit>
}
 80031e0:	bf00      	nop
 80031e2:	3708      	adds	r7, #8
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	2000038c 	.word	0x2000038c

080031ec <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80031f6:	2201      	movs	r2, #1
 80031f8:	2140      	movs	r1, #64	; 0x40
 80031fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80031fe:	f002 fb5f 	bl	80058c0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	b29a      	uxth	r2, r3
 8003206:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800320a:	6879      	ldr	r1, [r7, #4]
 800320c:	4803      	ldr	r0, [pc, #12]	; (800321c <ST7735_WriteData+0x30>)
 800320e:	f005 f8fc 	bl	800840a <HAL_SPI_Transmit>
}
 8003212:	bf00      	nop
 8003214:	3708      	adds	r7, #8
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	2000038c 	.word	0x2000038c

08003220 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 8003220:	b580      	push	{r7, lr}
 8003222:	b084      	sub	sp, #16
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	1c5a      	adds	r2, r3, #1
 800322c:	607a      	str	r2, [r7, #4]
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8003232:	e034      	b.n	800329e <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	1c5a      	adds	r2, r3, #1
 8003238:	607a      	str	r2, [r7, #4]
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 800323e:	7afb      	ldrb	r3, [r7, #11]
 8003240:	4618      	mov	r0, r3
 8003242:	f7ff ffbb 	bl	80031bc <ST7735_WriteCommand>

        numArgs = *addr++;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	1c5a      	adds	r2, r3, #1
 800324a:	607a      	str	r2, [r7, #4]
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8003250:	7abb      	ldrb	r3, [r7, #10]
 8003252:	b29b      	uxth	r3, r3
 8003254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003258:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 800325a:	7abb      	ldrb	r3, [r7, #10]
 800325c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003260:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8003262:	7abb      	ldrb	r3, [r7, #10]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d008      	beq.n	800327a <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8003268:	7abb      	ldrb	r3, [r7, #10]
 800326a:	4619      	mov	r1, r3
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f7ff ffbd 	bl	80031ec <ST7735_WriteData>
            addr += numArgs;
 8003272:	7abb      	ldrb	r3, [r7, #10]
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	4413      	add	r3, r2
 8003278:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 800327a:	89bb      	ldrh	r3, [r7, #12]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d00e      	beq.n	800329e <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	1c5a      	adds	r2, r3, #1
 8003284:	607a      	str	r2, [r7, #4]
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 800328a:	89bb      	ldrh	r3, [r7, #12]
 800328c:	2bff      	cmp	r3, #255	; 0xff
 800328e:	d102      	bne.n	8003296 <ST7735_ExecuteCommandList+0x76>
 8003290:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8003294:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8003296:	89bb      	ldrh	r3, [r7, #12]
 8003298:	4618      	mov	r0, r3
 800329a:	f000 fd35 	bl	8003d08 <HAL_Delay>
    while(numCommands--) {
 800329e:	7bfb      	ldrb	r3, [r7, #15]
 80032a0:	1e5a      	subs	r2, r3, #1
 80032a2:	73fa      	strb	r2, [r7, #15]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d1c5      	bne.n	8003234 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 80032a8:	bf00      	nop
 80032aa:	bf00      	nop
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}

080032b2 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 80032b2:	b590      	push	{r4, r7, lr}
 80032b4:	b085      	sub	sp, #20
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	4604      	mov	r4, r0
 80032ba:	4608      	mov	r0, r1
 80032bc:	4611      	mov	r1, r2
 80032be:	461a      	mov	r2, r3
 80032c0:	4623      	mov	r3, r4
 80032c2:	71fb      	strb	r3, [r7, #7]
 80032c4:	4603      	mov	r3, r0
 80032c6:	71bb      	strb	r3, [r7, #6]
 80032c8:	460b      	mov	r3, r1
 80032ca:	717b      	strb	r3, [r7, #5]
 80032cc:	4613      	mov	r3, r2
 80032ce:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80032d0:	202a      	movs	r0, #42	; 0x2a
 80032d2:	f7ff ff73 	bl	80031bc <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 80032d6:	2300      	movs	r3, #0
 80032d8:	733b      	strb	r3, [r7, #12]
 80032da:	79fb      	ldrb	r3, [r7, #7]
 80032dc:	737b      	strb	r3, [r7, #13]
 80032de:	2300      	movs	r3, #0
 80032e0:	73bb      	strb	r3, [r7, #14]
 80032e2:	797b      	ldrb	r3, [r7, #5]
 80032e4:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80032e6:	f107 030c 	add.w	r3, r7, #12
 80032ea:	2104      	movs	r1, #4
 80032ec:	4618      	mov	r0, r3
 80032ee:	f7ff ff7d 	bl	80031ec <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80032f2:	202b      	movs	r0, #43	; 0x2b
 80032f4:	f7ff ff62 	bl	80031bc <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 80032f8:	79bb      	ldrb	r3, [r7, #6]
 80032fa:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 80032fc:	793b      	ldrb	r3, [r7, #4]
 80032fe:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8003300:	f107 030c 	add.w	r3, r7, #12
 8003304:	2104      	movs	r1, #4
 8003306:	4618      	mov	r0, r3
 8003308:	f7ff ff70 	bl	80031ec <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 800330c:	202c      	movs	r0, #44	; 0x2c
 800330e:	f7ff ff55 	bl	80031bc <ST7735_WriteCommand>
}
 8003312:	bf00      	nop
 8003314:	3714      	adds	r7, #20
 8003316:	46bd      	mov	sp, r7
 8003318:	bd90      	pop	{r4, r7, pc}
	...

0800331c <ST7735_Init>:

void ST7735_Init() {
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
    ST7735_Select();
 8003320:	f7ff ff24 	bl	800316c <ST7735_Select>
    ST7735_Reset();
 8003324:	f7ff ff36 	bl	8003194 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8003328:	4806      	ldr	r0, [pc, #24]	; (8003344 <ST7735_Init+0x28>)
 800332a:	f7ff ff79 	bl	8003220 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 800332e:	4806      	ldr	r0, [pc, #24]	; (8003348 <ST7735_Init+0x2c>)
 8003330:	f7ff ff76 	bl	8003220 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8003334:	4805      	ldr	r0, [pc, #20]	; (800334c <ST7735_Init+0x30>)
 8003336:	f7ff ff73 	bl	8003220 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 800333a:	f7ff ff21 	bl	8003180 <ST7735_Unselect>
}
 800333e:	bf00      	nop
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	0800ddfc 	.word	0x0800ddfc
 8003348:	0800de38 	.word	0x0800de38
 800334c:	0800de48 	.word	0x0800de48

08003350 <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8003350:	b082      	sub	sp, #8
 8003352:	b590      	push	{r4, r7, lr}
 8003354:	b089      	sub	sp, #36	; 0x24
 8003356:	af00      	add	r7, sp, #0
 8003358:	637b      	str	r3, [r7, #52]	; 0x34
 800335a:	4603      	mov	r3, r0
 800335c:	80fb      	strh	r3, [r7, #6]
 800335e:	460b      	mov	r3, r1
 8003360:	80bb      	strh	r3, [r7, #4]
 8003362:	4613      	mov	r3, r2
 8003364:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8003366:	88fb      	ldrh	r3, [r7, #6]
 8003368:	b2d8      	uxtb	r0, r3
 800336a:	88bb      	ldrh	r3, [r7, #4]
 800336c:	b2d9      	uxtb	r1, r3
 800336e:	88fb      	ldrh	r3, [r7, #6]
 8003370:	b2da      	uxtb	r2, r3
 8003372:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003376:	4413      	add	r3, r2
 8003378:	b2db      	uxtb	r3, r3
 800337a:	3b01      	subs	r3, #1
 800337c:	b2dc      	uxtb	r4, r3
 800337e:	88bb      	ldrh	r3, [r7, #4]
 8003380:	b2da      	uxtb	r2, r3
 8003382:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8003386:	4413      	add	r3, r2
 8003388:	b2db      	uxtb	r3, r3
 800338a:	3b01      	subs	r3, #1
 800338c:	b2db      	uxtb	r3, r3
 800338e:	4622      	mov	r2, r4
 8003390:	f7ff ff8f 	bl	80032b2 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8003394:	2300      	movs	r3, #0
 8003396:	61fb      	str	r3, [r7, #28]
 8003398:	e043      	b.n	8003422 <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 800339a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800339c:	78fb      	ldrb	r3, [r7, #3]
 800339e:	3b20      	subs	r3, #32
 80033a0:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 80033a4:	fb01 f303 	mul.w	r3, r1, r3
 80033a8:	4619      	mov	r1, r3
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	440b      	add	r3, r1
 80033ae:	005b      	lsls	r3, r3, #1
 80033b0:	4413      	add	r3, r2
 80033b2:	881b      	ldrh	r3, [r3, #0]
 80033b4:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 80033b6:	2300      	movs	r3, #0
 80033b8:	61bb      	str	r3, [r7, #24]
 80033ba:	e029      	b.n	8003410 <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 80033bc:	697a      	ldr	r2, [r7, #20]
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	fa02 f303 	lsl.w	r3, r2, r3
 80033c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d00e      	beq.n	80033ea <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 80033cc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80033ce:	0a1b      	lsrs	r3, r3, #8
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	743b      	strb	r3, [r7, #16]
 80033d6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 80033dc:	f107 0310 	add.w	r3, r7, #16
 80033e0:	2102      	movs	r1, #2
 80033e2:	4618      	mov	r0, r3
 80033e4:	f7ff ff02 	bl	80031ec <ST7735_WriteData>
 80033e8:	e00f      	b.n	800340a <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 80033ea:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80033ee:	0a1b      	lsrs	r3, r3, #8
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	733b      	strb	r3, [r7, #12]
 80033f6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80033fa:	b2db      	uxtb	r3, r3
 80033fc:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 80033fe:	f107 030c 	add.w	r3, r7, #12
 8003402:	2102      	movs	r1, #2
 8003404:	4618      	mov	r0, r3
 8003406:	f7ff fef1 	bl	80031ec <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 800340a:	69bb      	ldr	r3, [r7, #24]
 800340c:	3301      	adds	r3, #1
 800340e:	61bb      	str	r3, [r7, #24]
 8003410:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8003414:	461a      	mov	r2, r3
 8003416:	69bb      	ldr	r3, [r7, #24]
 8003418:	4293      	cmp	r3, r2
 800341a:	d3cf      	bcc.n	80033bc <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 800341c:	69fb      	ldr	r3, [r7, #28]
 800341e:	3301      	adds	r3, #1
 8003420:	61fb      	str	r3, [r7, #28]
 8003422:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8003426:	461a      	mov	r2, r3
 8003428:	69fb      	ldr	r3, [r7, #28]
 800342a:	4293      	cmp	r3, r2
 800342c:	d3b5      	bcc.n	800339a <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 800342e:	bf00      	nop
 8003430:	bf00      	nop
 8003432:	3724      	adds	r7, #36	; 0x24
 8003434:	46bd      	mov	sp, r7
 8003436:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800343a:	b002      	add	sp, #8
 800343c:	4770      	bx	lr

0800343e <ST7735_WriteString>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 800343e:	b082      	sub	sp, #8
 8003440:	b580      	push	{r7, lr}
 8003442:	b086      	sub	sp, #24
 8003444:	af04      	add	r7, sp, #16
 8003446:	603a      	str	r2, [r7, #0]
 8003448:	617b      	str	r3, [r7, #20]
 800344a:	4603      	mov	r3, r0
 800344c:	80fb      	strh	r3, [r7, #6]
 800344e:	460b      	mov	r3, r1
 8003450:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8003452:	f7ff fe8b 	bl	800316c <ST7735_Select>

    while(*str) {
 8003456:	e02d      	b.n	80034b4 <ST7735_WriteString+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 8003458:	88fb      	ldrh	r3, [r7, #6]
 800345a:	7d3a      	ldrb	r2, [r7, #20]
 800345c:	4413      	add	r3, r2
 800345e:	2b7f      	cmp	r3, #127	; 0x7f
 8003460:	dd13      	ble.n	800348a <ST7735_WriteString+0x4c>
            x = 0;
 8003462:	2300      	movs	r3, #0
 8003464:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8003466:	7d7b      	ldrb	r3, [r7, #21]
 8003468:	b29a      	uxth	r2, r3
 800346a:	88bb      	ldrh	r3, [r7, #4]
 800346c:	4413      	add	r3, r2
 800346e:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 8003470:	88bb      	ldrh	r3, [r7, #4]
 8003472:	7d7a      	ldrb	r2, [r7, #21]
 8003474:	4413      	add	r3, r2
 8003476:	2b9f      	cmp	r3, #159	; 0x9f
 8003478:	dc21      	bgt.n	80034be <ST7735_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	781b      	ldrb	r3, [r3, #0]
 800347e:	2b20      	cmp	r3, #32
 8003480:	d103      	bne.n	800348a <ST7735_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	3301      	adds	r3, #1
 8003486:	603b      	str	r3, [r7, #0]
                continue;
 8003488:	e014      	b.n	80034b4 <ST7735_WriteString+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	781a      	ldrb	r2, [r3, #0]
 800348e:	88b9      	ldrh	r1, [r7, #4]
 8003490:	88f8      	ldrh	r0, [r7, #6]
 8003492:	8c3b      	ldrh	r3, [r7, #32]
 8003494:	9302      	str	r3, [sp, #8]
 8003496:	8bbb      	ldrh	r3, [r7, #28]
 8003498:	9301      	str	r3, [sp, #4]
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	9300      	str	r3, [sp, #0]
 800349e:	697b      	ldr	r3, [r7, #20]
 80034a0:	f7ff ff56 	bl	8003350 <ST7735_WriteChar>
        x += font.width;
 80034a4:	7d3b      	ldrb	r3, [r7, #20]
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	88fb      	ldrh	r3, [r7, #6]
 80034aa:	4413      	add	r3, r2
 80034ac:	80fb      	strh	r3, [r7, #6]
        str++;
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	3301      	adds	r3, #1
 80034b2:	603b      	str	r3, [r7, #0]
    while(*str) {
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d1cd      	bne.n	8003458 <ST7735_WriteString+0x1a>
 80034bc:	e000      	b.n	80034c0 <ST7735_WriteString+0x82>
                break;
 80034be:	bf00      	nop
    }

    ST7735_Unselect();
 80034c0:	f7ff fe5e 	bl	8003180 <ST7735_Unselect>
}
 80034c4:	bf00      	nop
 80034c6:	3708      	adds	r7, #8
 80034c8:	46bd      	mov	sp, r7
 80034ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80034ce:	b002      	add	sp, #8
 80034d0:	4770      	bx	lr
	...

080034d4 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80034d4:	b590      	push	{r4, r7, lr}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	4604      	mov	r4, r0
 80034dc:	4608      	mov	r0, r1
 80034de:	4611      	mov	r1, r2
 80034e0:	461a      	mov	r2, r3
 80034e2:	4623      	mov	r3, r4
 80034e4:	80fb      	strh	r3, [r7, #6]
 80034e6:	4603      	mov	r3, r0
 80034e8:	80bb      	strh	r3, [r7, #4]
 80034ea:	460b      	mov	r3, r1
 80034ec:	807b      	strh	r3, [r7, #2]
 80034ee:	4613      	mov	r3, r2
 80034f0:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80034f2:	88fb      	ldrh	r3, [r7, #6]
 80034f4:	2b7f      	cmp	r3, #127	; 0x7f
 80034f6:	d858      	bhi.n	80035aa <ST7735_FillRectangle+0xd6>
 80034f8:	88bb      	ldrh	r3, [r7, #4]
 80034fa:	2b9f      	cmp	r3, #159	; 0x9f
 80034fc:	d855      	bhi.n	80035aa <ST7735_FillRectangle+0xd6>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 80034fe:	88fa      	ldrh	r2, [r7, #6]
 8003500:	887b      	ldrh	r3, [r7, #2]
 8003502:	4413      	add	r3, r2
 8003504:	2b80      	cmp	r3, #128	; 0x80
 8003506:	dd03      	ble.n	8003510 <ST7735_FillRectangle+0x3c>
 8003508:	88fb      	ldrh	r3, [r7, #6]
 800350a:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800350e:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8003510:	88ba      	ldrh	r2, [r7, #4]
 8003512:	883b      	ldrh	r3, [r7, #0]
 8003514:	4413      	add	r3, r2
 8003516:	2ba0      	cmp	r3, #160	; 0xa0
 8003518:	dd03      	ble.n	8003522 <ST7735_FillRectangle+0x4e>
 800351a:	88bb      	ldrh	r3, [r7, #4]
 800351c:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8003520:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8003522:	f7ff fe23 	bl	800316c <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8003526:	88fb      	ldrh	r3, [r7, #6]
 8003528:	b2d8      	uxtb	r0, r3
 800352a:	88bb      	ldrh	r3, [r7, #4]
 800352c:	b2d9      	uxtb	r1, r3
 800352e:	88fb      	ldrh	r3, [r7, #6]
 8003530:	b2da      	uxtb	r2, r3
 8003532:	887b      	ldrh	r3, [r7, #2]
 8003534:	b2db      	uxtb	r3, r3
 8003536:	4413      	add	r3, r2
 8003538:	b2db      	uxtb	r3, r3
 800353a:	3b01      	subs	r3, #1
 800353c:	b2dc      	uxtb	r4, r3
 800353e:	88bb      	ldrh	r3, [r7, #4]
 8003540:	b2da      	uxtb	r2, r3
 8003542:	883b      	ldrh	r3, [r7, #0]
 8003544:	b2db      	uxtb	r3, r3
 8003546:	4413      	add	r3, r2
 8003548:	b2db      	uxtb	r3, r3
 800354a:	3b01      	subs	r3, #1
 800354c:	b2db      	uxtb	r3, r3
 800354e:	4622      	mov	r2, r4
 8003550:	f7ff feaf 	bl	80032b2 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8003554:	8c3b      	ldrh	r3, [r7, #32]
 8003556:	0a1b      	lsrs	r3, r3, #8
 8003558:	b29b      	uxth	r3, r3
 800355a:	b2db      	uxtb	r3, r3
 800355c:	733b      	strb	r3, [r7, #12]
 800355e:	8c3b      	ldrh	r3, [r7, #32]
 8003560:	b2db      	uxtb	r3, r3
 8003562:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8003564:	2201      	movs	r2, #1
 8003566:	2140      	movs	r1, #64	; 0x40
 8003568:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800356c:	f002 f9a8 	bl	80058c0 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8003570:	883b      	ldrh	r3, [r7, #0]
 8003572:	80bb      	strh	r3, [r7, #4]
 8003574:	e013      	b.n	800359e <ST7735_FillRectangle+0xca>
        for(x = w; x > 0; x--) {
 8003576:	887b      	ldrh	r3, [r7, #2]
 8003578:	80fb      	strh	r3, [r7, #6]
 800357a:	e00a      	b.n	8003592 <ST7735_FillRectangle+0xbe>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 800357c:	f107 010c 	add.w	r1, r7, #12
 8003580:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003584:	2202      	movs	r2, #2
 8003586:	480b      	ldr	r0, [pc, #44]	; (80035b4 <ST7735_FillRectangle+0xe0>)
 8003588:	f004 ff3f 	bl	800840a <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 800358c:	88fb      	ldrh	r3, [r7, #6]
 800358e:	3b01      	subs	r3, #1
 8003590:	80fb      	strh	r3, [r7, #6]
 8003592:	88fb      	ldrh	r3, [r7, #6]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d1f1      	bne.n	800357c <ST7735_FillRectangle+0xa8>
    for(y = h; y > 0; y--) {
 8003598:	88bb      	ldrh	r3, [r7, #4]
 800359a:	3b01      	subs	r3, #1
 800359c:	80bb      	strh	r3, [r7, #4]
 800359e:	88bb      	ldrh	r3, [r7, #4]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d1e8      	bne.n	8003576 <ST7735_FillRectangle+0xa2>
        }
    }

    ST7735_Unselect();
 80035a4:	f7ff fdec 	bl	8003180 <ST7735_Unselect>
 80035a8:	e000      	b.n	80035ac <ST7735_FillRectangle+0xd8>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80035aa:	bf00      	nop
}
 80035ac:	3714      	adds	r7, #20
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd90      	pop	{r4, r7, pc}
 80035b2:	bf00      	nop
 80035b4:	2000038c 	.word	0x2000038c

080035b8 <ST7735_FillScreen>:

    free(line);
    ST7735_Unselect();
}

void ST7735_FillScreen(uint16_t color) {
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af02      	add	r7, sp, #8
 80035be:	4603      	mov	r3, r0
 80035c0:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 80035c2:	88fb      	ldrh	r3, [r7, #6]
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	23a0      	movs	r3, #160	; 0xa0
 80035c8:	2280      	movs	r2, #128	; 0x80
 80035ca:	2100      	movs	r1, #0
 80035cc:	2000      	movs	r0, #0
 80035ce:	f7ff ff81 	bl	80034d4 <ST7735_FillRectangle>
}
 80035d2:	bf00      	nop
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
	...

080035dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035dc:	b480      	push	{r7}
 80035de:	b083      	sub	sp, #12
 80035e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035e2:	4b0f      	ldr	r3, [pc, #60]	; (8003620 <HAL_MspInit+0x44>)
 80035e4:	699b      	ldr	r3, [r3, #24]
 80035e6:	4a0e      	ldr	r2, [pc, #56]	; (8003620 <HAL_MspInit+0x44>)
 80035e8:	f043 0301 	orr.w	r3, r3, #1
 80035ec:	6193      	str	r3, [r2, #24]
 80035ee:	4b0c      	ldr	r3, [pc, #48]	; (8003620 <HAL_MspInit+0x44>)
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	f003 0301 	and.w	r3, r3, #1
 80035f6:	607b      	str	r3, [r7, #4]
 80035f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035fa:	4b09      	ldr	r3, [pc, #36]	; (8003620 <HAL_MspInit+0x44>)
 80035fc:	69db      	ldr	r3, [r3, #28]
 80035fe:	4a08      	ldr	r2, [pc, #32]	; (8003620 <HAL_MspInit+0x44>)
 8003600:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003604:	61d3      	str	r3, [r2, #28]
 8003606:	4b06      	ldr	r3, [pc, #24]	; (8003620 <HAL_MspInit+0x44>)
 8003608:	69db      	ldr	r3, [r3, #28]
 800360a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800360e:	603b      	str	r3, [r7, #0]
 8003610:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003612:	bf00      	nop
 8003614:	370c      	adds	r7, #12
 8003616:	46bd      	mov	sp, r7
 8003618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361c:	4770      	bx	lr
 800361e:	bf00      	nop
 8003620:	40021000 	.word	0x40021000

08003624 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b08a      	sub	sp, #40	; 0x28
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800362c:	f107 0314 	add.w	r3, r7, #20
 8003630:	2200      	movs	r2, #0
 8003632:	601a      	str	r2, [r3, #0]
 8003634:	605a      	str	r2, [r3, #4]
 8003636:	609a      	str	r2, [r3, #8]
 8003638:	60da      	str	r2, [r3, #12]
 800363a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a29      	ldr	r2, [pc, #164]	; (80036e8 <HAL_ADC_MspInit+0xc4>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d14b      	bne.n	80036de <HAL_ADC_MspInit+0xba>
  {
  /* USER CODE BEGIN ADC3_MspInit 0 */

  /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC34_CLK_ENABLE();
 8003646:	4b29      	ldr	r3, [pc, #164]	; (80036ec <HAL_ADC_MspInit+0xc8>)
 8003648:	695b      	ldr	r3, [r3, #20]
 800364a:	4a28      	ldr	r2, [pc, #160]	; (80036ec <HAL_ADC_MspInit+0xc8>)
 800364c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003650:	6153      	str	r3, [r2, #20]
 8003652:	4b26      	ldr	r3, [pc, #152]	; (80036ec <HAL_ADC_MspInit+0xc8>)
 8003654:	695b      	ldr	r3, [r3, #20]
 8003656:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800365a:	613b      	str	r3, [r7, #16]
 800365c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800365e:	4b23      	ldr	r3, [pc, #140]	; (80036ec <HAL_ADC_MspInit+0xc8>)
 8003660:	695b      	ldr	r3, [r3, #20]
 8003662:	4a22      	ldr	r2, [pc, #136]	; (80036ec <HAL_ADC_MspInit+0xc8>)
 8003664:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003668:	6153      	str	r3, [r2, #20]
 800366a:	4b20      	ldr	r3, [pc, #128]	; (80036ec <HAL_ADC_MspInit+0xc8>)
 800366c:	695b      	ldr	r3, [r3, #20]
 800366e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003672:	60fb      	str	r3, [r7, #12]
 8003674:	68fb      	ldr	r3, [r7, #12]
    /**ADC3 GPIO Configuration
    PB1     ------> ADC3_IN1
    */
    GPIO_InitStruct.Pin = BAT_Pin;
 8003676:	2302      	movs	r3, #2
 8003678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800367a:	2303      	movs	r3, #3
 800367c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800367e:	2300      	movs	r3, #0
 8003680:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(BAT_GPIO_Port, &GPIO_InitStruct);
 8003682:	f107 0314 	add.w	r3, r7, #20
 8003686:	4619      	mov	r1, r3
 8003688:	4819      	ldr	r0, [pc, #100]	; (80036f0 <HAL_ADC_MspInit+0xcc>)
 800368a:	f001 ff9f 	bl	80055cc <HAL_GPIO_Init>

    /* ADC3 DMA Init */
    /* ADC3 Init */
    hdma_adc3.Instance = DMA2_Channel5;
 800368e:	4b19      	ldr	r3, [pc, #100]	; (80036f4 <HAL_ADC_MspInit+0xd0>)
 8003690:	4a19      	ldr	r2, [pc, #100]	; (80036f8 <HAL_ADC_MspInit+0xd4>)
 8003692:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003694:	4b17      	ldr	r3, [pc, #92]	; (80036f4 <HAL_ADC_MspInit+0xd0>)
 8003696:	2200      	movs	r2, #0
 8003698:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800369a:	4b16      	ldr	r3, [pc, #88]	; (80036f4 <HAL_ADC_MspInit+0xd0>)
 800369c:	2200      	movs	r2, #0
 800369e:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 80036a0:	4b14      	ldr	r3, [pc, #80]	; (80036f4 <HAL_ADC_MspInit+0xd0>)
 80036a2:	2280      	movs	r2, #128	; 0x80
 80036a4:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80036a6:	4b13      	ldr	r3, [pc, #76]	; (80036f4 <HAL_ADC_MspInit+0xd0>)
 80036a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80036ac:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80036ae:	4b11      	ldr	r3, [pc, #68]	; (80036f4 <HAL_ADC_MspInit+0xd0>)
 80036b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80036b4:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.Mode = DMA_NORMAL;
 80036b6:	4b0f      	ldr	r3, [pc, #60]	; (80036f4 <HAL_ADC_MspInit+0xd0>)
 80036b8:	2200      	movs	r2, #0
 80036ba:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 80036bc:	4b0d      	ldr	r3, [pc, #52]	; (80036f4 <HAL_ADC_MspInit+0xd0>)
 80036be:	2200      	movs	r2, #0
 80036c0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80036c2:	480c      	ldr	r0, [pc, #48]	; (80036f4 <HAL_ADC_MspInit+0xd0>)
 80036c4:	f001 fd95 	bl	80051f2 <HAL_DMA_Init>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d001      	beq.n	80036d2 <HAL_ADC_MspInit+0xae>
    {
      Error_Handler();
 80036ce:	f7ff fc6d 	bl	8002fac <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	4a07      	ldr	r2, [pc, #28]	; (80036f4 <HAL_ADC_MspInit+0xd0>)
 80036d6:	639a      	str	r2, [r3, #56]	; 0x38
 80036d8:	4a06      	ldr	r2, [pc, #24]	; (80036f4 <HAL_ADC_MspInit+0xd0>)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80036de:	bf00      	nop
 80036e0:	3728      	adds	r7, #40	; 0x28
 80036e2:	46bd      	mov	sp, r7
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	50000400 	.word	0x50000400
 80036ec:	40021000 	.word	0x40021000
 80036f0:	48000400 	.word	0x48000400
 80036f4:	200002f4 	.word	0x200002f4
 80036f8:	40020458 	.word	0x40020458

080036fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b08a      	sub	sp, #40	; 0x28
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003704:	f107 0314 	add.w	r3, r7, #20
 8003708:	2200      	movs	r2, #0
 800370a:	601a      	str	r2, [r3, #0]
 800370c:	605a      	str	r2, [r3, #4]
 800370e:	609a      	str	r2, [r3, #8]
 8003710:	60da      	str	r2, [r3, #12]
 8003712:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a1b      	ldr	r2, [pc, #108]	; (8003788 <HAL_I2C_MspInit+0x8c>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d130      	bne.n	8003780 <HAL_I2C_MspInit+0x84>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800371e:	4b1b      	ldr	r3, [pc, #108]	; (800378c <HAL_I2C_MspInit+0x90>)
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	4a1a      	ldr	r2, [pc, #104]	; (800378c <HAL_I2C_MspInit+0x90>)
 8003724:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003728:	6153      	str	r3, [r2, #20]
 800372a:	4b18      	ldr	r3, [pc, #96]	; (800378c <HAL_I2C_MspInit+0x90>)
 800372c:	695b      	ldr	r3, [r3, #20]
 800372e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003732:	613b      	str	r3, [r7, #16]
 8003734:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003736:	f44f 7340 	mov.w	r3, #768	; 0x300
 800373a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800373c:	2312      	movs	r3, #18
 800373e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003740:	2300      	movs	r3, #0
 8003742:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003744:	2303      	movs	r3, #3
 8003746:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003748:	2304      	movs	r3, #4
 800374a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800374c:	f107 0314 	add.w	r3, r7, #20
 8003750:	4619      	mov	r1, r3
 8003752:	480f      	ldr	r0, [pc, #60]	; (8003790 <HAL_I2C_MspInit+0x94>)
 8003754:	f001 ff3a 	bl	80055cc <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_PB8_FMP);
 8003758:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800375c:	f003 f964 	bl	8006a28 <HAL_I2CEx_EnableFastModePlus>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_PB9_FMP);
 8003760:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8003764:	f003 f960 	bl	8006a28 <HAL_I2CEx_EnableFastModePlus>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003768:	4b08      	ldr	r3, [pc, #32]	; (800378c <HAL_I2C_MspInit+0x90>)
 800376a:	69db      	ldr	r3, [r3, #28]
 800376c:	4a07      	ldr	r2, [pc, #28]	; (800378c <HAL_I2C_MspInit+0x90>)
 800376e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003772:	61d3      	str	r3, [r2, #28]
 8003774:	4b05      	ldr	r3, [pc, #20]	; (800378c <HAL_I2C_MspInit+0x90>)
 8003776:	69db      	ldr	r3, [r3, #28]
 8003778:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800377c:	60fb      	str	r3, [r7, #12]
 800377e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003780:	bf00      	nop
 8003782:	3728      	adds	r7, #40	; 0x28
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	40005400 	.word	0x40005400
 800378c:	40021000 	.word	0x40021000
 8003790:	48000400 	.word	0x48000400

08003794 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b08a      	sub	sp, #40	; 0x28
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800379c:	f107 0314 	add.w	r3, r7, #20
 80037a0:	2200      	movs	r2, #0
 80037a2:	601a      	str	r2, [r3, #0]
 80037a4:	605a      	str	r2, [r3, #4]
 80037a6:	609a      	str	r2, [r3, #8]
 80037a8:	60da      	str	r2, [r3, #12]
 80037aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4a17      	ldr	r2, [pc, #92]	; (8003810 <HAL_SPI_MspInit+0x7c>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d128      	bne.n	8003808 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80037b6:	4b17      	ldr	r3, [pc, #92]	; (8003814 <HAL_SPI_MspInit+0x80>)
 80037b8:	699b      	ldr	r3, [r3, #24]
 80037ba:	4a16      	ldr	r2, [pc, #88]	; (8003814 <HAL_SPI_MspInit+0x80>)
 80037bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80037c0:	6193      	str	r3, [r2, #24]
 80037c2:	4b14      	ldr	r3, [pc, #80]	; (8003814 <HAL_SPI_MspInit+0x80>)
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037ca:	613b      	str	r3, [r7, #16]
 80037cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ce:	4b11      	ldr	r3, [pc, #68]	; (8003814 <HAL_SPI_MspInit+0x80>)
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	4a10      	ldr	r2, [pc, #64]	; (8003814 <HAL_SPI_MspInit+0x80>)
 80037d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037d8:	6153      	str	r3, [r2, #20]
 80037da:	4b0e      	ldr	r3, [pc, #56]	; (8003814 <HAL_SPI_MspInit+0x80>)
 80037dc:	695b      	ldr	r3, [r3, #20]
 80037de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037e2:	60fb      	str	r3, [r7, #12]
 80037e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80037e6:	23a0      	movs	r3, #160	; 0xa0
 80037e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ea:	2302      	movs	r3, #2
 80037ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ee:	2300      	movs	r3, #0
 80037f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80037f2:	2303      	movs	r3, #3
 80037f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80037f6:	2305      	movs	r3, #5
 80037f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037fa:	f107 0314 	add.w	r3, r7, #20
 80037fe:	4619      	mov	r1, r3
 8003800:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003804:	f001 fee2 	bl	80055cc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003808:	bf00      	nop
 800380a:	3728      	adds	r7, #40	; 0x28
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}
 8003810:	40013000 	.word	0x40013000
 8003814:	40021000 	.word	0x40021000

08003818 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a0d      	ldr	r2, [pc, #52]	; (800385c <HAL_TIM_Base_MspInit+0x44>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d113      	bne.n	8003852 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800382a:	4b0d      	ldr	r3, [pc, #52]	; (8003860 <HAL_TIM_Base_MspInit+0x48>)
 800382c:	69db      	ldr	r3, [r3, #28]
 800382e:	4a0c      	ldr	r2, [pc, #48]	; (8003860 <HAL_TIM_Base_MspInit+0x48>)
 8003830:	f043 0304 	orr.w	r3, r3, #4
 8003834:	61d3      	str	r3, [r2, #28]
 8003836:	4b0a      	ldr	r3, [pc, #40]	; (8003860 <HAL_TIM_Base_MspInit+0x48>)
 8003838:	69db      	ldr	r3, [r3, #28]
 800383a:	f003 0304 	and.w	r3, r3, #4
 800383e:	60fb      	str	r3, [r7, #12]
 8003840:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003842:	2200      	movs	r2, #0
 8003844:	2100      	movs	r1, #0
 8003846:	201e      	movs	r0, #30
 8003848:	f001 fc9d 	bl	8005186 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800384c:	201e      	movs	r0, #30
 800384e:	f001 fcb6 	bl	80051be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003852:	bf00      	nop
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	40000800 	.word	0x40000800
 8003860:	40021000 	.word	0x40021000

08003864 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b08c      	sub	sp, #48	; 0x30
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800386c:	f107 031c 	add.w	r3, r7, #28
 8003870:	2200      	movs	r2, #0
 8003872:	601a      	str	r2, [r3, #0]
 8003874:	605a      	str	r2, [r3, #4]
 8003876:	609a      	str	r2, [r3, #8]
 8003878:	60da      	str	r2, [r3, #12]
 800387a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a2f      	ldr	r2, [pc, #188]	; (8003940 <HAL_UART_MspInit+0xdc>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d12a      	bne.n	80038dc <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003886:	4b2f      	ldr	r3, [pc, #188]	; (8003944 <HAL_UART_MspInit+0xe0>)
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	4a2e      	ldr	r2, [pc, #184]	; (8003944 <HAL_UART_MspInit+0xe0>)
 800388c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003890:	6193      	str	r3, [r2, #24]
 8003892:	4b2c      	ldr	r3, [pc, #176]	; (8003944 <HAL_UART_MspInit+0xe0>)
 8003894:	699b      	ldr	r3, [r3, #24]
 8003896:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800389a:	61bb      	str	r3, [r7, #24]
 800389c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800389e:	4b29      	ldr	r3, [pc, #164]	; (8003944 <HAL_UART_MspInit+0xe0>)
 80038a0:	695b      	ldr	r3, [r3, #20]
 80038a2:	4a28      	ldr	r2, [pc, #160]	; (8003944 <HAL_UART_MspInit+0xe0>)
 80038a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038a8:	6153      	str	r3, [r2, #20]
 80038aa:	4b26      	ldr	r3, [pc, #152]	; (8003944 <HAL_UART_MspInit+0xe0>)
 80038ac:	695b      	ldr	r3, [r3, #20]
 80038ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038b2:	617b      	str	r3, [r7, #20]
 80038b4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80038b6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80038ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038bc:	2302      	movs	r3, #2
 80038be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c0:	2300      	movs	r3, #0
 80038c2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038c4:	2303      	movs	r3, #3
 80038c6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80038c8:	2307      	movs	r3, #7
 80038ca:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038cc:	f107 031c 	add.w	r3, r7, #28
 80038d0:	4619      	mov	r1, r3
 80038d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80038d6:	f001 fe79 	bl	80055cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80038da:	e02c      	b.n	8003936 <HAL_UART_MspInit+0xd2>
  else if(huart->Instance==USART2)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	4a19      	ldr	r2, [pc, #100]	; (8003948 <HAL_UART_MspInit+0xe4>)
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d127      	bne.n	8003936 <HAL_UART_MspInit+0xd2>
    __HAL_RCC_USART2_CLK_ENABLE();
 80038e6:	4b17      	ldr	r3, [pc, #92]	; (8003944 <HAL_UART_MspInit+0xe0>)
 80038e8:	69db      	ldr	r3, [r3, #28]
 80038ea:	4a16      	ldr	r2, [pc, #88]	; (8003944 <HAL_UART_MspInit+0xe0>)
 80038ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038f0:	61d3      	str	r3, [r2, #28]
 80038f2:	4b14      	ldr	r3, [pc, #80]	; (8003944 <HAL_UART_MspInit+0xe0>)
 80038f4:	69db      	ldr	r3, [r3, #28]
 80038f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038fa:	613b      	str	r3, [r7, #16]
 80038fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038fe:	4b11      	ldr	r3, [pc, #68]	; (8003944 <HAL_UART_MspInit+0xe0>)
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	4a10      	ldr	r2, [pc, #64]	; (8003944 <HAL_UART_MspInit+0xe0>)
 8003904:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003908:	6153      	str	r3, [r2, #20]
 800390a:	4b0e      	ldr	r3, [pc, #56]	; (8003944 <HAL_UART_MspInit+0xe0>)
 800390c:	695b      	ldr	r3, [r3, #20]
 800390e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003912:	60fb      	str	r3, [r7, #12]
 8003914:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8003916:	2318      	movs	r3, #24
 8003918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800391a:	2302      	movs	r3, #2
 800391c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800391e:	2300      	movs	r3, #0
 8003920:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003922:	2303      	movs	r3, #3
 8003924:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003926:	2307      	movs	r3, #7
 8003928:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800392a:	f107 031c 	add.w	r3, r7, #28
 800392e:	4619      	mov	r1, r3
 8003930:	4806      	ldr	r0, [pc, #24]	; (800394c <HAL_UART_MspInit+0xe8>)
 8003932:	f001 fe4b 	bl	80055cc <HAL_GPIO_Init>
}
 8003936:	bf00      	nop
 8003938:	3730      	adds	r7, #48	; 0x30
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}
 800393e:	bf00      	nop
 8003940:	40013800 	.word	0x40013800
 8003944:	40021000 	.word	0x40021000
 8003948:	40004400 	.word	0x40004400
 800394c:	48000400 	.word	0x48000400

08003950 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003950:	b480      	push	{r7}
 8003952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003954:	e7fe      	b.n	8003954 <NMI_Handler+0x4>

08003956 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003956:	b480      	push	{r7}
 8003958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800395a:	e7fe      	b.n	800395a <HardFault_Handler+0x4>

0800395c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800395c:	b480      	push	{r7}
 800395e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003960:	e7fe      	b.n	8003960 <MemManage_Handler+0x4>

08003962 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003962:	b480      	push	{r7}
 8003964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003966:	e7fe      	b.n	8003966 <BusFault_Handler+0x4>

08003968 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003968:	b480      	push	{r7}
 800396a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800396c:	e7fe      	b.n	800396c <UsageFault_Handler+0x4>

0800396e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800396e:	b480      	push	{r7}
 8003970:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003972:	bf00      	nop
 8003974:	46bd      	mov	sp, r7
 8003976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397a:	4770      	bx	lr

0800397c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003980:	bf00      	nop
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr

0800398a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800398a:	b480      	push	{r7}
 800398c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800398e:	bf00      	nop
 8003990:	46bd      	mov	sp, r7
 8003992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003996:	4770      	bx	lr

08003998 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800399c:	f000 f994 	bl	8003cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80039a0:	bf00      	nop
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	scint_counter++;
 80039a8:	4b0e      	ldr	r3, [pc, #56]	; (80039e4 <EXTI0_IRQHandler+0x40>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	3301      	adds	r3, #1
 80039ae:	4a0d      	ldr	r2, [pc, #52]	; (80039e4 <EXTI0_IRQHandler+0x40>)
 80039b0:	6013      	str	r3, [r2, #0]

	if (cnt_pulse++ >= DIV_PULSE_LED - 1) {
 80039b2:	4b0d      	ldr	r3, [pc, #52]	; (80039e8 <EXTI0_IRQHandler+0x44>)
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	1c5a      	adds	r2, r3, #1
 80039b8:	b2d1      	uxtb	r1, r2
 80039ba:	4a0b      	ldr	r2, [pc, #44]	; (80039e8 <EXTI0_IRQHandler+0x44>)
 80039bc:	7011      	strb	r1, [r2, #0]
 80039be:	2b08      	cmp	r3, #8
 80039c0:	d90a      	bls.n	80039d8 <EXTI0_IRQHandler+0x34>
		cnt_pulse = 0;
 80039c2:	4b09      	ldr	r3, [pc, #36]	; (80039e8 <EXTI0_IRQHandler+0x44>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80039c8:	2201      	movs	r2, #1
 80039ca:	2104      	movs	r1, #4
 80039cc:	4807      	ldr	r0, [pc, #28]	; (80039ec <EXTI0_IRQHandler+0x48>)
 80039ce:	f001 ff77 	bl	80058c0 <HAL_GPIO_WritePin>
		HAL_TIM_Base_Start_IT(&htim4);
 80039d2:	4807      	ldr	r0, [pc, #28]	; (80039f0 <EXTI0_IRQHandler+0x4c>)
 80039d4:	f005 f84a 	bl	8008a6c <HAL_TIM_Base_Start_IT>
	}
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80039d8:	2001      	movs	r0, #1
 80039da:	f001 ff89 	bl	80058f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80039de:	bf00      	nop
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	20000244 	.word	0x20000244
 80039e8:	20000550 	.word	0x20000550
 80039ec:	48000400 	.word	0x48000400
 80039f0:	200003f0 	.word	0x200003f0

080039f4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80039f8:	2200      	movs	r2, #0
 80039fa:	2104      	movs	r1, #4
 80039fc:	4805      	ldr	r0, [pc, #20]	; (8003a14 <TIM4_IRQHandler+0x20>)
 80039fe:	f001 ff5f 	bl	80058c0 <HAL_GPIO_WritePin>

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003a02:	4805      	ldr	r0, [pc, #20]	; (8003a18 <TIM4_IRQHandler+0x24>)
 8003a04:	f005 f986 	bl	8008d14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */
	HAL_TIM_Base_Stop_IT(&htim4);
 8003a08:	4803      	ldr	r0, [pc, #12]	; (8003a18 <TIM4_IRQHandler+0x24>)
 8003a0a:	f005 f899 	bl	8008b40 <HAL_TIM_Base_Stop_IT>

  /* USER CODE END TIM4_IRQn 1 */
}
 8003a0e:	bf00      	nop
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	48000400 	.word	0x48000400
 8003a18:	200003f0 	.word	0x200003f0

08003a1c <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */
  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003a20:	4803      	ldr	r0, [pc, #12]	; (8003a30 <DMA2_Channel5_IRQHandler+0x14>)
 8003a22:	f001 fcc5 	bl	80053b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */
  HAL_ADC_Stop_DMA(&hadc3);
 8003a26:	4803      	ldr	r0, [pc, #12]	; (8003a34 <DMA2_Channel5_IRQHandler+0x18>)
 8003a28:	f000 fcac 	bl	8004384 <HAL_ADC_Stop_DMA>
  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 8003a2c:	bf00      	nop
 8003a2e:	bd80      	pop	{r7, pc}
 8003a30:	200002f4 	.word	0x200002f4
 8003a34:	200002a4 	.word	0x200002a4

08003a38 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	af00      	add	r7, sp, #0
  return 1;
 8003a3c:	2301      	movs	r3, #1
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr

08003a48 <_kill>:

int _kill(int pid, int sig)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
 8003a50:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003a52:	f006 fd81 	bl	800a558 <__errno>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2216      	movs	r2, #22
 8003a5a:	601a      	str	r2, [r3, #0]
  return -1;
 8003a5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3708      	adds	r7, #8
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <_exit>:

void _exit (int status)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003a70:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f7ff ffe7 	bl	8003a48 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003a7a:	e7fe      	b.n	8003a7a <_exit+0x12>

08003a7c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b086      	sub	sp, #24
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a88:	2300      	movs	r3, #0
 8003a8a:	617b      	str	r3, [r7, #20]
 8003a8c:	e00a      	b.n	8003aa4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003a8e:	f3af 8000 	nop.w
 8003a92:	4601      	mov	r1, r0
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	1c5a      	adds	r2, r3, #1
 8003a98:	60ba      	str	r2, [r7, #8]
 8003a9a:	b2ca      	uxtb	r2, r1
 8003a9c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	3301      	adds	r3, #1
 8003aa2:	617b      	str	r3, [r7, #20]
 8003aa4:	697a      	ldr	r2, [r7, #20]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	dbf0      	blt.n	8003a8e <_read+0x12>
  }

  return len;
 8003aac:	687b      	ldr	r3, [r7, #4]
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3718      	adds	r7, #24
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}

08003ab6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003ab6:	b580      	push	{r7, lr}
 8003ab8:	b086      	sub	sp, #24
 8003aba:	af00      	add	r7, sp, #0
 8003abc:	60f8      	str	r0, [r7, #12]
 8003abe:	60b9      	str	r1, [r7, #8]
 8003ac0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	617b      	str	r3, [r7, #20]
 8003ac6:	e009      	b.n	8003adc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	1c5a      	adds	r2, r3, #1
 8003acc:	60ba      	str	r2, [r7, #8]
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	3301      	adds	r3, #1
 8003ada:	617b      	str	r3, [r7, #20]
 8003adc:	697a      	ldr	r2, [r7, #20]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	dbf1      	blt.n	8003ac8 <_write+0x12>
  }
  return len;
 8003ae4:	687b      	ldr	r3, [r7, #4]
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3718      	adds	r7, #24
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}

08003aee <_close>:

int _close(int file)
{
 8003aee:	b480      	push	{r7}
 8003af0:	b083      	sub	sp, #12
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003af6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	370c      	adds	r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr

08003b06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003b06:	b480      	push	{r7}
 8003b08:	b083      	sub	sp, #12
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
 8003b0e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003b16:	605a      	str	r2, [r3, #4]
  return 0;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr

08003b26 <_isatty>:

int _isatty(int file)
{
 8003b26:	b480      	push	{r7}
 8003b28:	b083      	sub	sp, #12
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003b2e:	2301      	movs	r3, #1
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003b48:	2300      	movs	r3, #0
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3714      	adds	r7, #20
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr
	...

08003b58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b086      	sub	sp, #24
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b60:	4a14      	ldr	r2, [pc, #80]	; (8003bb4 <_sbrk+0x5c>)
 8003b62:	4b15      	ldr	r3, [pc, #84]	; (8003bb8 <_sbrk+0x60>)
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b6c:	4b13      	ldr	r3, [pc, #76]	; (8003bbc <_sbrk+0x64>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d102      	bne.n	8003b7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b74:	4b11      	ldr	r3, [pc, #68]	; (8003bbc <_sbrk+0x64>)
 8003b76:	4a12      	ldr	r2, [pc, #72]	; (8003bc0 <_sbrk+0x68>)
 8003b78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b7a:	4b10      	ldr	r3, [pc, #64]	; (8003bbc <_sbrk+0x64>)
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4413      	add	r3, r2
 8003b82:	693a      	ldr	r2, [r7, #16]
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d207      	bcs.n	8003b98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b88:	f006 fce6 	bl	800a558 <__errno>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	220c      	movs	r2, #12
 8003b90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b96:	e009      	b.n	8003bac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b98:	4b08      	ldr	r3, [pc, #32]	; (8003bbc <_sbrk+0x64>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b9e:	4b07      	ldr	r3, [pc, #28]	; (8003bbc <_sbrk+0x64>)
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4413      	add	r3, r2
 8003ba6:	4a05      	ldr	r2, [pc, #20]	; (8003bbc <_sbrk+0x64>)
 8003ba8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003baa:	68fb      	ldr	r3, [r7, #12]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3718      	adds	r7, #24
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	2000a000 	.word	0x2000a000
 8003bb8:	00000400 	.word	0x00000400
 8003bbc:	20000554 	.word	0x20000554
 8003bc0:	20000570 	.word	0x20000570

08003bc4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003bc8:	4b06      	ldr	r3, [pc, #24]	; (8003be4 <SystemInit+0x20>)
 8003bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bce:	4a05      	ldr	r2, [pc, #20]	; (8003be4 <SystemInit+0x20>)
 8003bd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003bd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003bd8:	bf00      	nop
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr
 8003be2:	bf00      	nop
 8003be4:	e000ed00 	.word	0xe000ed00

08003be8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003be8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003c20 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003bec:	f7ff ffea 	bl	8003bc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003bf0:	480c      	ldr	r0, [pc, #48]	; (8003c24 <LoopForever+0x6>)
  ldr r1, =_edata
 8003bf2:	490d      	ldr	r1, [pc, #52]	; (8003c28 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003bf4:	4a0d      	ldr	r2, [pc, #52]	; (8003c2c <LoopForever+0xe>)
  movs r3, #0
 8003bf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003bf8:	e002      	b.n	8003c00 <LoopCopyDataInit>

08003bfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003bfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003bfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bfe:	3304      	adds	r3, #4

08003c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003c00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003c02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003c04:	d3f9      	bcc.n	8003bfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003c06:	4a0a      	ldr	r2, [pc, #40]	; (8003c30 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003c08:	4c0a      	ldr	r4, [pc, #40]	; (8003c34 <LoopForever+0x16>)
  movs r3, #0
 8003c0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003c0c:	e001      	b.n	8003c12 <LoopFillZerobss>

08003c0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003c0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003c10:	3204      	adds	r2, #4

08003c12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003c12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003c14:	d3fb      	bcc.n	8003c0e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003c16:	f006 fca5 	bl	800a564 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003c1a:	f7fe fa89 	bl	8002130 <main>

08003c1e <LoopForever>:

LoopForever:
    b LoopForever
 8003c1e:	e7fe      	b.n	8003c1e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003c20:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8003c24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003c28:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8003c2c:	0800e294 	.word	0x0800e294
  ldr r2, =_sbss
 8003c30:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8003c34:	2000056c 	.word	0x2000056c

08003c38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003c38:	e7fe      	b.n	8003c38 <ADC1_2_IRQHandler>
	...

08003c3c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c40:	4b08      	ldr	r3, [pc, #32]	; (8003c64 <HAL_Init+0x28>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a07      	ldr	r2, [pc, #28]	; (8003c64 <HAL_Init+0x28>)
 8003c46:	f043 0310 	orr.w	r3, r3, #16
 8003c4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c4c:	2003      	movs	r0, #3
 8003c4e:	f001 fa8f 	bl	8005170 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c52:	200f      	movs	r0, #15
 8003c54:	f000 f808 	bl	8003c68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c58:	f7ff fcc0 	bl	80035dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c5c:	2300      	movs	r3, #0
}
 8003c5e:	4618      	mov	r0, r3
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	40022000 	.word	0x40022000

08003c68 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c70:	4b12      	ldr	r3, [pc, #72]	; (8003cbc <HAL_InitTick+0x54>)
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	4b12      	ldr	r3, [pc, #72]	; (8003cc0 <HAL_InitTick+0x58>)
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	4619      	mov	r1, r3
 8003c7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c86:	4618      	mov	r0, r3
 8003c88:	f001 faa7 	bl	80051da <HAL_SYSTICK_Config>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e00e      	b.n	8003cb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2b0f      	cmp	r3, #15
 8003c9a:	d80a      	bhi.n	8003cb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	6879      	ldr	r1, [r7, #4]
 8003ca0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ca4:	f001 fa6f 	bl	8005186 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ca8:	4a06      	ldr	r2, [pc, #24]	; (8003cc4 <HAL_InitTick+0x5c>)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	e000      	b.n	8003cb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3708      	adds	r7, #8
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	20000010 	.word	0x20000010
 8003cc0:	20000018 	.word	0x20000018
 8003cc4:	20000014 	.word	0x20000014

08003cc8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003ccc:	4b06      	ldr	r3, [pc, #24]	; (8003ce8 <HAL_IncTick+0x20>)
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	4b06      	ldr	r3, [pc, #24]	; (8003cec <HAL_IncTick+0x24>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	4a04      	ldr	r2, [pc, #16]	; (8003cec <HAL_IncTick+0x24>)
 8003cda:	6013      	str	r3, [r2, #0]
}
 8003cdc:	bf00      	nop
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr
 8003ce6:	bf00      	nop
 8003ce8:	20000018 	.word	0x20000018
 8003cec:	20000558 	.word	0x20000558

08003cf0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	af00      	add	r7, sp, #0
  return uwTick;  
 8003cf4:	4b03      	ldr	r3, [pc, #12]	; (8003d04 <HAL_GetTick+0x14>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	20000558 	.word	0x20000558

08003d08 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003d08:	b580      	push	{r7, lr}
 8003d0a:	b084      	sub	sp, #16
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d10:	f7ff ffee 	bl	8003cf0 <HAL_GetTick>
 8003d14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003d20:	d005      	beq.n	8003d2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d22:	4b0a      	ldr	r3, [pc, #40]	; (8003d4c <HAL_Delay+0x44>)
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	461a      	mov	r2, r3
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	4413      	add	r3, r2
 8003d2c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003d2e:	bf00      	nop
 8003d30:	f7ff ffde 	bl	8003cf0 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	68fa      	ldr	r2, [r7, #12]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d8f7      	bhi.n	8003d30 <HAL_Delay+0x28>
  {
  }
}
 8003d40:	bf00      	nop
 8003d42:	bf00      	nop
 8003d44:	3710      	adds	r7, #16
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	20000018 	.word	0x20000018

08003d50 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003d58:	bf00      	nop
 8003d5a:	370c      	adds	r7, #12
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr

08003d64 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr

08003d78 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003d80:	bf00      	nop
 8003d82:	370c      	adds	r7, #12
 8003d84:	46bd      	mov	sp, r7
 8003d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8a:	4770      	bx	lr

08003d8c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b09a      	sub	sp, #104	; 0x68
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d94:	2300      	movs	r3, #0
 8003d96:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d101      	bne.n	8003dac <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e1c9      	b.n	8004140 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	691b      	ldr	r3, [r3, #16]
 8003db0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db6:	f003 0310 	and.w	r3, r3, #16
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d176      	bne.n	8003eac <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d152      	bne.n	8003e6c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2200      	movs	r2, #0
 8003dca:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003de0:	6878      	ldr	r0, [r7, #4]
 8003de2:	f7ff fc1f 	bl	8003624 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d13b      	bne.n	8003e6c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	f000 ffcf 	bl	8004d98 <ADC_Disable>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e04:	f003 0310 	and.w	r3, r3, #16
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d12f      	bne.n	8003e6c <HAL_ADC_Init+0xe0>
 8003e0c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d12b      	bne.n	8003e6c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e18:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003e1c:	f023 0302 	bic.w	r3, r3, #2
 8003e20:	f043 0202 	orr.w	r2, r3, #2
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	689a      	ldr	r2, [r3, #8]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003e36:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	689a      	ldr	r2, [r3, #8]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003e46:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003e48:	4b86      	ldr	r3, [pc, #536]	; (8004064 <HAL_ADC_Init+0x2d8>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a86      	ldr	r2, [pc, #536]	; (8004068 <HAL_ADC_Init+0x2dc>)
 8003e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e52:	0c9a      	lsrs	r2, r3, #18
 8003e54:	4613      	mov	r3, r2
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	4413      	add	r3, r2
 8003e5a:	005b      	lsls	r3, r3, #1
 8003e5c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003e5e:	e002      	b.n	8003e66 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	3b01      	subs	r3, #1
 8003e64:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d1f9      	bne.n	8003e60 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d007      	beq.n	8003e8a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8003e84:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003e88:	d110      	bne.n	8003eac <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8e:	f023 0312 	bic.w	r3, r3, #18
 8003e92:	f043 0210 	orr.w	r2, r3, #16
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e9e:	f043 0201 	orr.w	r2, r3, #1
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb0:	f003 0310 	and.w	r3, r3, #16
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f040 8136 	bne.w	8004126 <HAL_ADC_Init+0x39a>
 8003eba:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	f040 8131 	bne.w	8004126 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	f040 8129 	bne.w	8004126 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ed8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003edc:	f043 0202 	orr.w	r2, r3, #2
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003eec:	d004      	beq.n	8003ef8 <HAL_ADC_Init+0x16c>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a5e      	ldr	r2, [pc, #376]	; (800406c <HAL_ADC_Init+0x2e0>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d101      	bne.n	8003efc <HAL_ADC_Init+0x170>
 8003ef8:	4b5d      	ldr	r3, [pc, #372]	; (8004070 <HAL_ADC_Init+0x2e4>)
 8003efa:	e000      	b.n	8003efe <HAL_ADC_Init+0x172>
 8003efc:	4b5d      	ldr	r3, [pc, #372]	; (8004074 <HAL_ADC_Init+0x2e8>)
 8003efe:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f08:	d102      	bne.n	8003f10 <HAL_ADC_Init+0x184>
 8003f0a:	4b58      	ldr	r3, [pc, #352]	; (800406c <HAL_ADC_Init+0x2e0>)
 8003f0c:	60fb      	str	r3, [r7, #12]
 8003f0e:	e01a      	b.n	8003f46 <HAL_ADC_Init+0x1ba>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a55      	ldr	r2, [pc, #340]	; (800406c <HAL_ADC_Init+0x2e0>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d103      	bne.n	8003f22 <HAL_ADC_Init+0x196>
 8003f1a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003f1e:	60fb      	str	r3, [r7, #12]
 8003f20:	e011      	b.n	8003f46 <HAL_ADC_Init+0x1ba>
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a54      	ldr	r2, [pc, #336]	; (8004078 <HAL_ADC_Init+0x2ec>)
 8003f28:	4293      	cmp	r3, r2
 8003f2a:	d102      	bne.n	8003f32 <HAL_ADC_Init+0x1a6>
 8003f2c:	4b53      	ldr	r3, [pc, #332]	; (800407c <HAL_ADC_Init+0x2f0>)
 8003f2e:	60fb      	str	r3, [r7, #12]
 8003f30:	e009      	b.n	8003f46 <HAL_ADC_Init+0x1ba>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a51      	ldr	r2, [pc, #324]	; (800407c <HAL_ADC_Init+0x2f0>)
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d102      	bne.n	8003f42 <HAL_ADC_Init+0x1b6>
 8003f3c:	4b4e      	ldr	r3, [pc, #312]	; (8004078 <HAL_ADC_Init+0x2ec>)
 8003f3e:	60fb      	str	r3, [r7, #12]
 8003f40:	e001      	b.n	8003f46 <HAL_ADC_Init+0x1ba>
 8003f42:	2300      	movs	r3, #0
 8003f44:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f003 0303 	and.w	r3, r3, #3
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d108      	bne.n	8003f66 <HAL_ADC_Init+0x1da>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0301 	and.w	r3, r3, #1
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d101      	bne.n	8003f66 <HAL_ADC_Init+0x1da>
 8003f62:	2301      	movs	r3, #1
 8003f64:	e000      	b.n	8003f68 <HAL_ADC_Init+0x1dc>
 8003f66:	2300      	movs	r3, #0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d11c      	bne.n	8003fa6 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003f6c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d010      	beq.n	8003f94 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f003 0303 	and.w	r3, r3, #3
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d107      	bne.n	8003f8e <HAL_ADC_Init+0x202>
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d101      	bne.n	8003f8e <HAL_ADC_Init+0x202>
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e000      	b.n	8003f90 <HAL_ADC_Init+0x204>
 8003f8e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d108      	bne.n	8003fa6 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8003f94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	431a      	orrs	r2, r3
 8003fa2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fa4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	7e5b      	ldrb	r3, [r3, #25]
 8003faa:	035b      	lsls	r3, r3, #13
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003fb0:	2a01      	cmp	r2, #1
 8003fb2:	d002      	beq.n	8003fba <HAL_ADC_Init+0x22e>
 8003fb4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003fb8:	e000      	b.n	8003fbc <HAL_ADC_Init+0x230>
 8003fba:	2200      	movs	r2, #0
 8003fbc:	431a      	orrs	r2, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d11b      	bne.n	8004012 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	7e5b      	ldrb	r3, [r3, #25]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d109      	bne.n	8003ff6 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe6:	3b01      	subs	r3, #1
 8003fe8:	045a      	lsls	r2, r3, #17
 8003fea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003fec:	4313      	orrs	r3, r2
 8003fee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ff2:	663b      	str	r3, [r7, #96]	; 0x60
 8003ff4:	e00d      	b.n	8004012 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ffa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003ffe:	f043 0220 	orr.w	r2, r3, #32
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400a:	f043 0201 	orr.w	r2, r3, #1
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004016:	2b01      	cmp	r3, #1
 8004018:	d03a      	beq.n	8004090 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a16      	ldr	r2, [pc, #88]	; (8004078 <HAL_ADC_Init+0x2ec>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d004      	beq.n	800402e <HAL_ADC_Init+0x2a2>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a14      	ldr	r2, [pc, #80]	; (800407c <HAL_ADC_Init+0x2f0>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d128      	bne.n	8004080 <HAL_ADC_Init+0x2f4>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004032:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8004036:	d012      	beq.n	800405e <HAL_ADC_Init+0x2d2>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800403c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004040:	d00a      	beq.n	8004058 <HAL_ADC_Init+0x2cc>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004046:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 800404a:	d002      	beq.n	8004052 <HAL_ADC_Init+0x2c6>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004050:	e018      	b.n	8004084 <HAL_ADC_Init+0x2f8>
 8004052:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004056:	e015      	b.n	8004084 <HAL_ADC_Init+0x2f8>
 8004058:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 800405c:	e012      	b.n	8004084 <HAL_ADC_Init+0x2f8>
 800405e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8004062:	e00f      	b.n	8004084 <HAL_ADC_Init+0x2f8>
 8004064:	20000010 	.word	0x20000010
 8004068:	431bde83 	.word	0x431bde83
 800406c:	50000100 	.word	0x50000100
 8004070:	50000300 	.word	0x50000300
 8004074:	50000700 	.word	0x50000700
 8004078:	50000400 	.word	0x50000400
 800407c:	50000500 	.word	0x50000500
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004084:	687a      	ldr	r2, [r7, #4]
 8004086:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004088:	4313      	orrs	r3, r2
 800408a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800408c:	4313      	orrs	r3, r2
 800408e:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	f003 030c 	and.w	r3, r3, #12
 800409a:	2b00      	cmp	r3, #0
 800409c:	d114      	bne.n	80040c8 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	6812      	ldr	r2, [r2, #0]
 80040a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80040ac:	f023 0302 	bic.w	r3, r3, #2
 80040b0:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	7e1b      	ldrb	r3, [r3, #24]
 80040b6:	039a      	lsls	r2, r3, #14
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80040be:	005b      	lsls	r3, r3, #1
 80040c0:	4313      	orrs	r3, r2
 80040c2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80040c4:	4313      	orrs	r3, r2
 80040c6:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	68da      	ldr	r2, [r3, #12]
 80040ce:	4b1e      	ldr	r3, [pc, #120]	; (8004148 <HAL_ADC_Init+0x3bc>)
 80040d0:	4013      	ands	r3, r2
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	6812      	ldr	r2, [r2, #0]
 80040d6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80040d8:	430b      	orrs	r3, r1
 80040da:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	691b      	ldr	r3, [r3, #16]
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d10c      	bne.n	80040fe <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ea:	f023 010f 	bic.w	r1, r3, #15
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	69db      	ldr	r3, [r3, #28]
 80040f2:	1e5a      	subs	r2, r3, #1
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	631a      	str	r2, [r3, #48]	; 0x30
 80040fc:	e007      	b.n	800410e <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f022 020f 	bic.w	r2, r2, #15
 800410c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2200      	movs	r2, #0
 8004112:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004118:	f023 0303 	bic.w	r3, r3, #3
 800411c:	f043 0201 	orr.w	r2, r3, #1
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	641a      	str	r2, [r3, #64]	; 0x40
 8004124:	e00a      	b.n	800413c <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412a:	f023 0312 	bic.w	r3, r3, #18
 800412e:	f043 0210 	orr.w	r2, r3, #16
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8004136:	2301      	movs	r3, #1
 8004138:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800413c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8004140:	4618      	mov	r0, r3
 8004142:	3768      	adds	r7, #104	; 0x68
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}
 8004148:	fff0c007 	.word	0xfff0c007

0800414c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b086      	sub	sp, #24
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004158:	2300      	movs	r3, #0
 800415a:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	f003 0304 	and.w	r3, r3, #4
 8004166:	2b00      	cmp	r3, #0
 8004168:	f040 80f7 	bne.w	800435a <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004172:	2b01      	cmp	r3, #1
 8004174:	d101      	bne.n	800417a <HAL_ADC_Start_DMA+0x2e>
 8004176:	2302      	movs	r3, #2
 8004178:	e0f2      	b.n	8004360 <HAL_ADC_Start_DMA+0x214>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	2201      	movs	r2, #1
 800417e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800418a:	d004      	beq.n	8004196 <HAL_ADC_Start_DMA+0x4a>
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a75      	ldr	r2, [pc, #468]	; (8004368 <HAL_ADC_Start_DMA+0x21c>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d109      	bne.n	80041aa <HAL_ADC_Start_DMA+0x5e>
 8004196:	4b75      	ldr	r3, [pc, #468]	; (800436c <HAL_ADC_Start_DMA+0x220>)
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	f003 031f 	and.w	r3, r3, #31
 800419e:	2b00      	cmp	r3, #0
 80041a0:	bf0c      	ite	eq
 80041a2:	2301      	moveq	r3, #1
 80041a4:	2300      	movne	r3, #0
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	e008      	b.n	80041bc <HAL_ADC_Start_DMA+0x70>
 80041aa:	4b71      	ldr	r3, [pc, #452]	; (8004370 <HAL_ADC_Start_DMA+0x224>)
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	f003 031f 	and.w	r3, r3, #31
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	bf0c      	ite	eq
 80041b6:	2301      	moveq	r3, #1
 80041b8:	2300      	movne	r3, #0
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b00      	cmp	r3, #0
 80041be:	f000 80c5 	beq.w	800434c <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f000 fd84 	bl	8004cd0 <ADC_Enable>
 80041c8:	4603      	mov	r3, r0
 80041ca:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80041cc:	7dfb      	ldrb	r3, [r7, #23]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f040 80b7 	bne.w	8004342 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041d8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80041dc:	f023 0301 	bic.w	r3, r3, #1
 80041e0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80041f0:	d004      	beq.n	80041fc <HAL_ADC_Start_DMA+0xb0>
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a5c      	ldr	r2, [pc, #368]	; (8004368 <HAL_ADC_Start_DMA+0x21c>)
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d106      	bne.n	800420a <HAL_ADC_Start_DMA+0xbe>
 80041fc:	4b5b      	ldr	r3, [pc, #364]	; (800436c <HAL_ADC_Start_DMA+0x220>)
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f003 031f 	and.w	r3, r3, #31
 8004204:	2b00      	cmp	r3, #0
 8004206:	d010      	beq.n	800422a <HAL_ADC_Start_DMA+0xde>
 8004208:	e005      	b.n	8004216 <HAL_ADC_Start_DMA+0xca>
 800420a:	4b59      	ldr	r3, [pc, #356]	; (8004370 <HAL_ADC_Start_DMA+0x224>)
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	f003 031f 	and.w	r3, r3, #31
 8004212:	2b00      	cmp	r3, #0
 8004214:	d009      	beq.n	800422a <HAL_ADC_Start_DMA+0xde>
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800421e:	d004      	beq.n	800422a <HAL_ADC_Start_DMA+0xde>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a53      	ldr	r2, [pc, #332]	; (8004374 <HAL_ADC_Start_DMA+0x228>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d115      	bne.n	8004256 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004240:	2b00      	cmp	r3, #0
 8004242:	d036      	beq.n	80042b2 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004248:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800424c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8004254:	e02d      	b.n	80042b2 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800426a:	d004      	beq.n	8004276 <HAL_ADC_Start_DMA+0x12a>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a3d      	ldr	r2, [pc, #244]	; (8004368 <HAL_ADC_Start_DMA+0x21c>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d10a      	bne.n	800428c <HAL_ADC_Start_DMA+0x140>
 8004276:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004280:	2b00      	cmp	r3, #0
 8004282:	bf14      	ite	ne
 8004284:	2301      	movne	r3, #1
 8004286:	2300      	moveq	r3, #0
 8004288:	b2db      	uxtb	r3, r3
 800428a:	e008      	b.n	800429e <HAL_ADC_Start_DMA+0x152>
 800428c:	4b39      	ldr	r3, [pc, #228]	; (8004374 <HAL_ADC_Start_DMA+0x228>)
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004294:	2b00      	cmp	r3, #0
 8004296:	bf14      	ite	ne
 8004298:	2301      	movne	r3, #1
 800429a:	2300      	moveq	r3, #0
 800429c:	b2db      	uxtb	r3, r3
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d007      	beq.n	80042b2 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80042aa:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042be:	d106      	bne.n	80042ce <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042c4:	f023 0206 	bic.w	r2, r3, #6
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	645a      	str	r2, [r3, #68]	; 0x44
 80042cc:	e002      	b.n	80042d4 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2200      	movs	r2, #0
 80042d2:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e0:	4a25      	ldr	r2, [pc, #148]	; (8004378 <HAL_ADC_Start_DMA+0x22c>)
 80042e2:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e8:	4a24      	ldr	r2, [pc, #144]	; (800437c <HAL_ADC_Start_DMA+0x230>)
 80042ea:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042f0:	4a23      	ldr	r2, [pc, #140]	; (8004380 <HAL_ADC_Start_DMA+0x234>)
 80042f2:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	221c      	movs	r2, #28
 80042fa:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	685a      	ldr	r2, [r3, #4]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f042 0210 	orr.w	r2, r2, #16
 800430a:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	68da      	ldr	r2, [r3, #12]
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f042 0201 	orr.w	r2, r2, #1
 800431a:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	3340      	adds	r3, #64	; 0x40
 8004326:	4619      	mov	r1, r3
 8004328:	68ba      	ldr	r2, [r7, #8]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f000 ffa8 	bl	8005280 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	689a      	ldr	r2, [r3, #8]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f042 0204 	orr.w	r2, r2, #4
 800433e:	609a      	str	r2, [r3, #8]
 8004340:	e00d      	b.n	800435e <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800434a:	e008      	b.n	800435e <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2200      	movs	r2, #0
 8004354:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004358:	e001      	b.n	800435e <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800435a:	2302      	movs	r3, #2
 800435c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800435e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004360:	4618      	mov	r0, r3
 8004362:	3718      	adds	r7, #24
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}
 8004368:	50000100 	.word	0x50000100
 800436c:	50000300 	.word	0x50000300
 8004370:	50000700 	.word	0x50000700
 8004374:	50000400 	.word	0x50000400
 8004378:	08004c05 	.word	0x08004c05
 800437c:	08004c7f 	.word	0x08004c7f
 8004380:	08004c9b 	.word	0x08004c9b

08004384 <HAL_ADC_Stop_DMA>:
  *         dedicated MultimodeStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{  
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800438c:	2300      	movs	r3, #0
 800438e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004396:	2b01      	cmp	r3, #1
 8004398:	d101      	bne.n	800439e <HAL_ADC_Stop_DMA+0x1a>
 800439a:	2302      	movs	r3, #2
 800439c:	e050      	b.n	8004440 <HAL_ADC_Stop_DMA+0xbc>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	2201      	movs	r2, #1
 80043a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80043a6:	216c      	movs	r1, #108	; 0x6c
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f000 fd5b 	bl	8004e64 <ADC_ConversionStop>
 80043ae:	4603      	mov	r3, r0
 80043b0:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80043b2:	7bfb      	ldrb	r3, [r7, #15]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d13e      	bne.n	8004436 <HAL_ADC_Stop_DMA+0xb2>
  {
    /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	68da      	ldr	r2, [r3, #12]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 0201 	bic.w	r2, r2, #1
 80043c6:	60da      	str	r2, [r3, #12]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043cc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80043d0:	2b02      	cmp	r3, #2
 80043d2:	d10f      	bne.n	80043f4 <HAL_ADC_Stop_DMA+0x70>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043d8:	4618      	mov	r0, r3
 80043da:	f000 ffb0 	bl	800533e <HAL_DMA_Abort>
 80043de:	4603      	mov	r3, r0
 80043e0:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 80043e2:	7bfb      	ldrb	r3, [r7, #15]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d005      	beq.n	80043f4 <HAL_ADC_Stop_DMA+0x70>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043ec:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f022 0210 	bic.w	r2, r2, #16
 8004402:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to retain a potential failing status.                                  */
    if (tmp_hal_status == HAL_OK)
 8004404:	7bfb      	ldrb	r3, [r7, #15]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d105      	bne.n	8004416 <HAL_ADC_Stop_DMA+0x92>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 fcc4 	bl	8004d98 <ADC_Disable>
 8004410:	4603      	mov	r3, r0
 8004412:	73fb      	strb	r3, [r7, #15]
 8004414:	e002      	b.n	800441c <HAL_ADC_Stop_DMA+0x98>
    }
    else
    {
      ADC_Disable(hadc);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 fcbe 	bl	8004d98 <ADC_Disable>
    }
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800441c:	7bfb      	ldrb	r3, [r7, #15]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d109      	bne.n	8004436 <HAL_ADC_Stop_DMA+0xb2>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004426:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800442a:	f023 0301 	bic.w	r3, r3, #1
 800442e:	f043 0201 	orr.w	r2, r3, #1
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800443e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004440:	4618      	mov	r0, r3
 8004442:	3710      	adds	r7, #16
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}

08004448 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004448:	b480      	push	{r7}
 800444a:	b09b      	sub	sp, #108	; 0x6c
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004452:	2300      	movs	r3, #0
 8004454:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8004458:	2300      	movs	r3, #0
 800445a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004462:	2b01      	cmp	r3, #1
 8004464:	d101      	bne.n	800446a <HAL_ADC_ConfigChannel+0x22>
 8004466:	2302      	movs	r3, #2
 8004468:	e2ca      	b.n	8004a00 <HAL_ADC_ConfigChannel+0x5b8>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2201      	movs	r2, #1
 800446e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f003 0304 	and.w	r3, r3, #4
 800447c:	2b00      	cmp	r3, #0
 800447e:	f040 82ae 	bne.w	80049de <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	2b04      	cmp	r3, #4
 8004488:	d81c      	bhi.n	80044c4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	685a      	ldr	r2, [r3, #4]
 8004494:	4613      	mov	r3, r2
 8004496:	005b      	lsls	r3, r3, #1
 8004498:	4413      	add	r3, r2
 800449a:	005b      	lsls	r3, r3, #1
 800449c:	461a      	mov	r2, r3
 800449e:	231f      	movs	r3, #31
 80044a0:	4093      	lsls	r3, r2
 80044a2:	43db      	mvns	r3, r3
 80044a4:	4019      	ands	r1, r3
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	6818      	ldr	r0, [r3, #0]
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	685a      	ldr	r2, [r3, #4]
 80044ae:	4613      	mov	r3, r2
 80044b0:	005b      	lsls	r3, r3, #1
 80044b2:	4413      	add	r3, r2
 80044b4:	005b      	lsls	r3, r3, #1
 80044b6:	fa00 f203 	lsl.w	r2, r0, r3
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	430a      	orrs	r2, r1
 80044c0:	631a      	str	r2, [r3, #48]	; 0x30
 80044c2:	e063      	b.n	800458c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	2b09      	cmp	r3, #9
 80044ca:	d81e      	bhi.n	800450a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	685a      	ldr	r2, [r3, #4]
 80044d6:	4613      	mov	r3, r2
 80044d8:	005b      	lsls	r3, r3, #1
 80044da:	4413      	add	r3, r2
 80044dc:	005b      	lsls	r3, r3, #1
 80044de:	3b1e      	subs	r3, #30
 80044e0:	221f      	movs	r2, #31
 80044e2:	fa02 f303 	lsl.w	r3, r2, r3
 80044e6:	43db      	mvns	r3, r3
 80044e8:	4019      	ands	r1, r3
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	6818      	ldr	r0, [r3, #0]
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	685a      	ldr	r2, [r3, #4]
 80044f2:	4613      	mov	r3, r2
 80044f4:	005b      	lsls	r3, r3, #1
 80044f6:	4413      	add	r3, r2
 80044f8:	005b      	lsls	r3, r3, #1
 80044fa:	3b1e      	subs	r3, #30
 80044fc:	fa00 f203 	lsl.w	r2, r0, r3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	430a      	orrs	r2, r1
 8004506:	635a      	str	r2, [r3, #52]	; 0x34
 8004508:	e040      	b.n	800458c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	2b0e      	cmp	r3, #14
 8004510:	d81e      	bhi.n	8004550 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	685a      	ldr	r2, [r3, #4]
 800451c:	4613      	mov	r3, r2
 800451e:	005b      	lsls	r3, r3, #1
 8004520:	4413      	add	r3, r2
 8004522:	005b      	lsls	r3, r3, #1
 8004524:	3b3c      	subs	r3, #60	; 0x3c
 8004526:	221f      	movs	r2, #31
 8004528:	fa02 f303 	lsl.w	r3, r2, r3
 800452c:	43db      	mvns	r3, r3
 800452e:	4019      	ands	r1, r3
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	6818      	ldr	r0, [r3, #0]
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	685a      	ldr	r2, [r3, #4]
 8004538:	4613      	mov	r3, r2
 800453a:	005b      	lsls	r3, r3, #1
 800453c:	4413      	add	r3, r2
 800453e:	005b      	lsls	r3, r3, #1
 8004540:	3b3c      	subs	r3, #60	; 0x3c
 8004542:	fa00 f203 	lsl.w	r2, r0, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	430a      	orrs	r2, r1
 800454c:	639a      	str	r2, [r3, #56]	; 0x38
 800454e:	e01d      	b.n	800458c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	685a      	ldr	r2, [r3, #4]
 800455a:	4613      	mov	r3, r2
 800455c:	005b      	lsls	r3, r3, #1
 800455e:	4413      	add	r3, r2
 8004560:	005b      	lsls	r3, r3, #1
 8004562:	3b5a      	subs	r3, #90	; 0x5a
 8004564:	221f      	movs	r2, #31
 8004566:	fa02 f303 	lsl.w	r3, r2, r3
 800456a:	43db      	mvns	r3, r3
 800456c:	4019      	ands	r1, r3
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	6818      	ldr	r0, [r3, #0]
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	685a      	ldr	r2, [r3, #4]
 8004576:	4613      	mov	r3, r2
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	4413      	add	r3, r2
 800457c:	005b      	lsls	r3, r3, #1
 800457e:	3b5a      	subs	r3, #90	; 0x5a
 8004580:	fa00 f203 	lsl.w	r2, r0, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	430a      	orrs	r2, r1
 800458a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	f003 030c 	and.w	r3, r3, #12
 8004596:	2b00      	cmp	r3, #0
 8004598:	f040 80e5 	bne.w	8004766 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	2b09      	cmp	r3, #9
 80045a2:	d91c      	bls.n	80045de <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	6999      	ldr	r1, [r3, #24]
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	4613      	mov	r3, r2
 80045b0:	005b      	lsls	r3, r3, #1
 80045b2:	4413      	add	r3, r2
 80045b4:	3b1e      	subs	r3, #30
 80045b6:	2207      	movs	r2, #7
 80045b8:	fa02 f303 	lsl.w	r3, r2, r3
 80045bc:	43db      	mvns	r3, r3
 80045be:	4019      	ands	r1, r3
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	6898      	ldr	r0, [r3, #8]
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	4613      	mov	r3, r2
 80045ca:	005b      	lsls	r3, r3, #1
 80045cc:	4413      	add	r3, r2
 80045ce:	3b1e      	subs	r3, #30
 80045d0:	fa00 f203 	lsl.w	r2, r0, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	430a      	orrs	r2, r1
 80045da:	619a      	str	r2, [r3, #24]
 80045dc:	e019      	b.n	8004612 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	6959      	ldr	r1, [r3, #20]
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	4613      	mov	r3, r2
 80045ea:	005b      	lsls	r3, r3, #1
 80045ec:	4413      	add	r3, r2
 80045ee:	2207      	movs	r2, #7
 80045f0:	fa02 f303 	lsl.w	r3, r2, r3
 80045f4:	43db      	mvns	r3, r3
 80045f6:	4019      	ands	r1, r3
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	6898      	ldr	r0, [r3, #8]
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	4613      	mov	r3, r2
 8004602:	005b      	lsls	r3, r3, #1
 8004604:	4413      	add	r3, r2
 8004606:	fa00 f203 	lsl.w	r2, r0, r3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	430a      	orrs	r2, r1
 8004610:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	695a      	ldr	r2, [r3, #20]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	08db      	lsrs	r3, r3, #3
 800461e:	f003 0303 	and.w	r3, r3, #3
 8004622:	005b      	lsls	r3, r3, #1
 8004624:	fa02 f303 	lsl.w	r3, r2, r3
 8004628:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	691b      	ldr	r3, [r3, #16]
 800462e:	3b01      	subs	r3, #1
 8004630:	2b03      	cmp	r3, #3
 8004632:	d84f      	bhi.n	80046d4 <HAL_ADC_ConfigChannel+0x28c>
 8004634:	a201      	add	r2, pc, #4	; (adr r2, 800463c <HAL_ADC_ConfigChannel+0x1f4>)
 8004636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800463a:	bf00      	nop
 800463c:	0800464d 	.word	0x0800464d
 8004640:	0800466f 	.word	0x0800466f
 8004644:	08004691 	.word	0x08004691
 8004648:	080046b3 	.word	0x080046b3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004652:	4b9a      	ldr	r3, [pc, #616]	; (80048bc <HAL_ADC_ConfigChannel+0x474>)
 8004654:	4013      	ands	r3, r2
 8004656:	683a      	ldr	r2, [r7, #0]
 8004658:	6812      	ldr	r2, [r2, #0]
 800465a:	0691      	lsls	r1, r2, #26
 800465c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800465e:	430a      	orrs	r2, r1
 8004660:	431a      	orrs	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800466a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800466c:	e07e      	b.n	800476c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004674:	4b91      	ldr	r3, [pc, #580]	; (80048bc <HAL_ADC_ConfigChannel+0x474>)
 8004676:	4013      	ands	r3, r2
 8004678:	683a      	ldr	r2, [r7, #0]
 800467a:	6812      	ldr	r2, [r2, #0]
 800467c:	0691      	lsls	r1, r2, #26
 800467e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004680:	430a      	orrs	r2, r1
 8004682:	431a      	orrs	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800468c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800468e:	e06d      	b.n	800476c <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004696:	4b89      	ldr	r3, [pc, #548]	; (80048bc <HAL_ADC_ConfigChannel+0x474>)
 8004698:	4013      	ands	r3, r2
 800469a:	683a      	ldr	r2, [r7, #0]
 800469c:	6812      	ldr	r2, [r2, #0]
 800469e:	0691      	lsls	r1, r2, #26
 80046a0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80046a2:	430a      	orrs	r2, r1
 80046a4:	431a      	orrs	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80046ae:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80046b0:	e05c      	b.n	800476c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80046b8:	4b80      	ldr	r3, [pc, #512]	; (80048bc <HAL_ADC_ConfigChannel+0x474>)
 80046ba:	4013      	ands	r3, r2
 80046bc:	683a      	ldr	r2, [r7, #0]
 80046be:	6812      	ldr	r2, [r2, #0]
 80046c0:	0691      	lsls	r1, r2, #26
 80046c2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80046c4:	430a      	orrs	r2, r1
 80046c6:	431a      	orrs	r2, r3
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80046d0:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80046d2:	e04b      	b.n	800476c <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046da:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	069b      	lsls	r3, r3, #26
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d107      	bne.n	80046f8 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80046f6:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046fe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	069b      	lsls	r3, r3, #26
 8004708:	429a      	cmp	r2, r3
 800470a:	d107      	bne.n	800471c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800471a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004722:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	069b      	lsls	r3, r3, #26
 800472c:	429a      	cmp	r2, r3
 800472e:	d107      	bne.n	8004740 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800473e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004746:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	069b      	lsls	r3, r3, #26
 8004750:	429a      	cmp	r2, r3
 8004752:	d10a      	bne.n	800476a <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004762:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8004764:	e001      	b.n	800476a <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8004766:	bf00      	nop
 8004768:	e000      	b.n	800476c <HAL_ADC_ConfigChannel+0x324>
      break;
 800476a:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f003 0303 	and.w	r3, r3, #3
 8004776:	2b01      	cmp	r3, #1
 8004778:	d108      	bne.n	800478c <HAL_ADC_ConfigChannel+0x344>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 0301 	and.w	r3, r3, #1
 8004784:	2b01      	cmp	r3, #1
 8004786:	d101      	bne.n	800478c <HAL_ADC_ConfigChannel+0x344>
 8004788:	2301      	movs	r3, #1
 800478a:	e000      	b.n	800478e <HAL_ADC_ConfigChannel+0x346>
 800478c:	2300      	movs	r3, #0
 800478e:	2b00      	cmp	r3, #0
 8004790:	f040 8130 	bne.w	80049f4 <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	2b01      	cmp	r3, #1
 800479a:	d00f      	beq.n	80047bc <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2201      	movs	r2, #1
 80047aa:	fa02 f303 	lsl.w	r3, r2, r3
 80047ae:	43da      	mvns	r2, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	400a      	ands	r2, r1
 80047b6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80047ba:	e049      	b.n	8004850 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2201      	movs	r2, #1
 80047ca:	409a      	lsls	r2, r3
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	430a      	orrs	r2, r1
 80047d2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2b09      	cmp	r3, #9
 80047dc:	d91c      	bls.n	8004818 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	6999      	ldr	r1, [r3, #24]
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	4613      	mov	r3, r2
 80047ea:	005b      	lsls	r3, r3, #1
 80047ec:	4413      	add	r3, r2
 80047ee:	3b1b      	subs	r3, #27
 80047f0:	2207      	movs	r2, #7
 80047f2:	fa02 f303 	lsl.w	r3, r2, r3
 80047f6:	43db      	mvns	r3, r3
 80047f8:	4019      	ands	r1, r3
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	6898      	ldr	r0, [r3, #8]
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	4613      	mov	r3, r2
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	4413      	add	r3, r2
 8004808:	3b1b      	subs	r3, #27
 800480a:	fa00 f203 	lsl.w	r2, r0, r3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	430a      	orrs	r2, r1
 8004814:	619a      	str	r2, [r3, #24]
 8004816:	e01b      	b.n	8004850 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	6959      	ldr	r1, [r3, #20]
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	1c5a      	adds	r2, r3, #1
 8004824:	4613      	mov	r3, r2
 8004826:	005b      	lsls	r3, r3, #1
 8004828:	4413      	add	r3, r2
 800482a:	2207      	movs	r2, #7
 800482c:	fa02 f303 	lsl.w	r3, r2, r3
 8004830:	43db      	mvns	r3, r3
 8004832:	4019      	ands	r1, r3
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	6898      	ldr	r0, [r3, #8]
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	1c5a      	adds	r2, r3, #1
 800483e:	4613      	mov	r3, r2
 8004840:	005b      	lsls	r3, r3, #1
 8004842:	4413      	add	r3, r2
 8004844:	fa00 f203 	lsl.w	r2, r0, r3
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	430a      	orrs	r2, r1
 800484e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004858:	d004      	beq.n	8004864 <HAL_ADC_ConfigChannel+0x41c>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a18      	ldr	r2, [pc, #96]	; (80048c0 <HAL_ADC_ConfigChannel+0x478>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d101      	bne.n	8004868 <HAL_ADC_ConfigChannel+0x420>
 8004864:	4b17      	ldr	r3, [pc, #92]	; (80048c4 <HAL_ADC_ConfigChannel+0x47c>)
 8004866:	e000      	b.n	800486a <HAL_ADC_ConfigChannel+0x422>
 8004868:	4b17      	ldr	r3, [pc, #92]	; (80048c8 <HAL_ADC_ConfigChannel+0x480>)
 800486a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	2b10      	cmp	r3, #16
 8004872:	d105      	bne.n	8004880 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004874:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800487c:	2b00      	cmp	r3, #0
 800487e:	d015      	beq.n	80048ac <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8004884:	2b11      	cmp	r3, #17
 8004886:	d105      	bne.n	8004894 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004888:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8004890:	2b00      	cmp	r3, #0
 8004892:	d00b      	beq.n	80048ac <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8004898:	2b12      	cmp	r3, #18
 800489a:	f040 80ab 	bne.w	80049f4 <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800489e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	f040 80a4 	bne.w	80049f4 <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80048b4:	d10a      	bne.n	80048cc <HAL_ADC_ConfigChannel+0x484>
 80048b6:	4b02      	ldr	r3, [pc, #8]	; (80048c0 <HAL_ADC_ConfigChannel+0x478>)
 80048b8:	60fb      	str	r3, [r7, #12]
 80048ba:	e022      	b.n	8004902 <HAL_ADC_ConfigChannel+0x4ba>
 80048bc:	83fff000 	.word	0x83fff000
 80048c0:	50000100 	.word	0x50000100
 80048c4:	50000300 	.word	0x50000300
 80048c8:	50000700 	.word	0x50000700
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a4e      	ldr	r2, [pc, #312]	; (8004a0c <HAL_ADC_ConfigChannel+0x5c4>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d103      	bne.n	80048de <HAL_ADC_ConfigChannel+0x496>
 80048d6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80048da:	60fb      	str	r3, [r7, #12]
 80048dc:	e011      	b.n	8004902 <HAL_ADC_ConfigChannel+0x4ba>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4a4b      	ldr	r2, [pc, #300]	; (8004a10 <HAL_ADC_ConfigChannel+0x5c8>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d102      	bne.n	80048ee <HAL_ADC_ConfigChannel+0x4a6>
 80048e8:	4b4a      	ldr	r3, [pc, #296]	; (8004a14 <HAL_ADC_ConfigChannel+0x5cc>)
 80048ea:	60fb      	str	r3, [r7, #12]
 80048ec:	e009      	b.n	8004902 <HAL_ADC_ConfigChannel+0x4ba>
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a48      	ldr	r2, [pc, #288]	; (8004a14 <HAL_ADC_ConfigChannel+0x5cc>)
 80048f4:	4293      	cmp	r3, r2
 80048f6:	d102      	bne.n	80048fe <HAL_ADC_ConfigChannel+0x4b6>
 80048f8:	4b45      	ldr	r3, [pc, #276]	; (8004a10 <HAL_ADC_ConfigChannel+0x5c8>)
 80048fa:	60fb      	str	r3, [r7, #12]
 80048fc:	e001      	b.n	8004902 <HAL_ADC_ConfigChannel+0x4ba>
 80048fe:	2300      	movs	r3, #0
 8004900:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f003 0303 	and.w	r3, r3, #3
 800490c:	2b01      	cmp	r3, #1
 800490e:	d108      	bne.n	8004922 <HAL_ADC_ConfigChannel+0x4da>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 0301 	and.w	r3, r3, #1
 800491a:	2b01      	cmp	r3, #1
 800491c:	d101      	bne.n	8004922 <HAL_ADC_ConfigChannel+0x4da>
 800491e:	2301      	movs	r3, #1
 8004920:	e000      	b.n	8004924 <HAL_ADC_ConfigChannel+0x4dc>
 8004922:	2300      	movs	r3, #0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d150      	bne.n	80049ca <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8004928:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800492a:	2b00      	cmp	r3, #0
 800492c:	d010      	beq.n	8004950 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f003 0303 	and.w	r3, r3, #3
 8004936:	2b01      	cmp	r3, #1
 8004938:	d107      	bne.n	800494a <HAL_ADC_ConfigChannel+0x502>
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0301 	and.w	r3, r3, #1
 8004942:	2b01      	cmp	r3, #1
 8004944:	d101      	bne.n	800494a <HAL_ADC_ConfigChannel+0x502>
 8004946:	2301      	movs	r3, #1
 8004948:	e000      	b.n	800494c <HAL_ADC_ConfigChannel+0x504>
 800494a:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800494c:	2b00      	cmp	r3, #0
 800494e:	d13c      	bne.n	80049ca <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2b10      	cmp	r3, #16
 8004956:	d11d      	bne.n	8004994 <HAL_ADC_ConfigChannel+0x54c>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004960:	d118      	bne.n	8004994 <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004962:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800496a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800496c:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800496e:	4b2a      	ldr	r3, [pc, #168]	; (8004a18 <HAL_ADC_ConfigChannel+0x5d0>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a2a      	ldr	r2, [pc, #168]	; (8004a1c <HAL_ADC_ConfigChannel+0x5d4>)
 8004974:	fba2 2303 	umull	r2, r3, r2, r3
 8004978:	0c9a      	lsrs	r2, r3, #18
 800497a:	4613      	mov	r3, r2
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	4413      	add	r3, r2
 8004980:	005b      	lsls	r3, r3, #1
 8004982:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004984:	e002      	b.n	800498c <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	3b01      	subs	r3, #1
 800498a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	2b00      	cmp	r3, #0
 8004990:	d1f9      	bne.n	8004986 <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004992:	e02e      	b.n	80049f2 <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2b11      	cmp	r3, #17
 800499a:	d10b      	bne.n	80049b4 <HAL_ADC_ConfigChannel+0x56c>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80049a4:	d106      	bne.n	80049b4 <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80049a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049a8:	689b      	ldr	r3, [r3, #8]
 80049aa:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80049ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049b0:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80049b2:	e01e      	b.n	80049f2 <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2b12      	cmp	r3, #18
 80049ba:	d11a      	bne.n	80049f2 <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80049bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80049c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049c6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80049c8:	e013      	b.n	80049f2 <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ce:	f043 0220 	orr.w	r2, r3, #32
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80049dc:	e00a      	b.n	80049f4 <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e2:	f043 0220 	orr.w	r2, r3, #32
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80049f0:	e000      	b.n	80049f4 <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80049f2:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80049fc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8004a00:	4618      	mov	r0, r3
 8004a02:	376c      	adds	r7, #108	; 0x6c
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr
 8004a0c:	50000100 	.word	0x50000100
 8004a10:	50000400 	.word	0x50000400
 8004a14:	50000500 	.word	0x50000500
 8004a18:	20000010 	.word	0x20000010
 8004a1c:	431bde83 	.word	0x431bde83

08004a20 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b099      	sub	sp, #100	; 0x64
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a38:	d102      	bne.n	8004a40 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8004a3a:	4b6d      	ldr	r3, [pc, #436]	; (8004bf0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8004a3c:	60bb      	str	r3, [r7, #8]
 8004a3e:	e01a      	b.n	8004a76 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4a6a      	ldr	r2, [pc, #424]	; (8004bf0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d103      	bne.n	8004a52 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8004a4a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8004a4e:	60bb      	str	r3, [r7, #8]
 8004a50:	e011      	b.n	8004a76 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a67      	ldr	r2, [pc, #412]	; (8004bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d102      	bne.n	8004a62 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8004a5c:	4b66      	ldr	r3, [pc, #408]	; (8004bf8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8004a5e:	60bb      	str	r3, [r7, #8]
 8004a60:	e009      	b.n	8004a76 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a64      	ldr	r2, [pc, #400]	; (8004bf8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d102      	bne.n	8004a72 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8004a6c:	4b61      	ldr	r3, [pc, #388]	; (8004bf4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8004a6e:	60bb      	str	r3, [r7, #8]
 8004a70:	e001      	b.n	8004a76 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8004a72:	2300      	movs	r3, #0
 8004a74:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d101      	bne.n	8004a80 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	e0b0      	b.n	8004be2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d101      	bne.n	8004a8e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8004a8a:	2302      	movs	r3, #2
 8004a8c:	e0a9      	b.n	8004be2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2201      	movs	r2, #1
 8004a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	f003 0304 	and.w	r3, r3, #4
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	f040 808d 	bne.w	8004bc0 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	f003 0304 	and.w	r3, r3, #4
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	f040 8086 	bne.w	8004bc0 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004abc:	d004      	beq.n	8004ac8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a4b      	ldr	r2, [pc, #300]	; (8004bf0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8004ac4:	4293      	cmp	r3, r2
 8004ac6:	d101      	bne.n	8004acc <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8004ac8:	4b4c      	ldr	r3, [pc, #304]	; (8004bfc <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8004aca:	e000      	b.n	8004ace <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8004acc:	4b4c      	ldr	r3, [pc, #304]	; (8004c00 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8004ace:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d040      	beq.n	8004b5a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8004ad8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	6859      	ldr	r1, [r3, #4]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004aea:	035b      	lsls	r3, r3, #13
 8004aec:	430b      	orrs	r3, r1
 8004aee:	431a      	orrs	r2, r3
 8004af0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004af2:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	f003 0303 	and.w	r3, r3, #3
 8004afe:	2b01      	cmp	r3, #1
 8004b00:	d108      	bne.n	8004b14 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 0301 	and.w	r3, r3, #1
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d101      	bne.n	8004b14 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8004b10:	2301      	movs	r3, #1
 8004b12:	e000      	b.n	8004b16 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8004b14:	2300      	movs	r3, #0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d15c      	bne.n	8004bd4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	f003 0303 	and.w	r3, r3, #3
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d107      	bne.n	8004b36 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 0301 	and.w	r3, r3, #1
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d101      	bne.n	8004b36 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8004b32:	2301      	movs	r3, #1
 8004b34:	e000      	b.n	8004b38 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8004b36:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d14b      	bne.n	8004bd4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8004b3c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004b44:	f023 030f 	bic.w	r3, r3, #15
 8004b48:	683a      	ldr	r2, [r7, #0]
 8004b4a:	6811      	ldr	r1, [r2, #0]
 8004b4c:	683a      	ldr	r2, [r7, #0]
 8004b4e:	6892      	ldr	r2, [r2, #8]
 8004b50:	430a      	orrs	r2, r1
 8004b52:	431a      	orrs	r2, r3
 8004b54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b56:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8004b58:	e03c      	b.n	8004bd4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004b5a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b5c:	689b      	ldr	r3, [r3, #8]
 8004b5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004b64:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	f003 0303 	and.w	r3, r3, #3
 8004b70:	2b01      	cmp	r3, #1
 8004b72:	d108      	bne.n	8004b86 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d101      	bne.n	8004b86 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8004b82:	2301      	movs	r3, #1
 8004b84:	e000      	b.n	8004b88 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8004b86:	2300      	movs	r3, #0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d123      	bne.n	8004bd4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	f003 0303 	and.w	r3, r3, #3
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d107      	bne.n	8004ba8 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0301 	and.w	r3, r3, #1
 8004ba0:	2b01      	cmp	r3, #1
 8004ba2:	d101      	bne.n	8004ba8 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8004ba4:	2301      	movs	r3, #1
 8004ba6:	e000      	b.n	8004baa <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8004ba8:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d112      	bne.n	8004bd4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8004bae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004bb6:	f023 030f 	bic.w	r3, r3, #15
 8004bba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004bbc:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8004bbe:	e009      	b.n	8004bd4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc4:	f043 0220 	orr.w	r2, r3, #32
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8004bd2:	e000      	b.n	8004bd6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8004bd4:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8004bde:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8004be2:	4618      	mov	r0, r3
 8004be4:	3764      	adds	r7, #100	; 0x64
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr
 8004bee:	bf00      	nop
 8004bf0:	50000100 	.word	0x50000100
 8004bf4:	50000400 	.word	0x50000400
 8004bf8:	50000500 	.word	0x50000500
 8004bfc:	50000300 	.word	0x50000300
 8004c00:	50000700 	.word	0x50000700

08004c04 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c10:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c16:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d126      	bne.n	8004c6c <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c22:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	68db      	ldr	r3, [r3, #12]
 8004c30:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d115      	bne.n	8004c64 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d111      	bne.n	8004c64 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c44:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c50:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d105      	bne.n	8004c64 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5c:	f043 0201 	orr.w	r2, r3, #1
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8004c64:	68f8      	ldr	r0, [r7, #12]
 8004c66:	f7ff f873 	bl	8003d50 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8004c6a:	e004      	b.n	8004c76 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c72:	6878      	ldr	r0, [r7, #4]
 8004c74:	4798      	blx	r3
}
 8004c76:	bf00      	nop
 8004c78:	3710      	adds	r7, #16
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}

08004c7e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004c7e:	b580      	push	{r7, lr}
 8004c80:	b084      	sub	sp, #16
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c8a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004c8c:	68f8      	ldr	r0, [r7, #12]
 8004c8e:	f7ff f869 	bl	8003d64 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8004c92:	bf00      	nop
 8004c94:	3710      	adds	r7, #16
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}

08004c9a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004c9a:	b580      	push	{r7, lr}
 8004c9c:	b084      	sub	sp, #16
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca6:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cac:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cb8:	f043 0204 	orr.w	r2, r3, #4
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004cc0:	68f8      	ldr	r0, [r7, #12]
 8004cc2:	f7ff f859 	bl	8003d78 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004cc6:	bf00      	nop
 8004cc8:	3710      	adds	r7, #16
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
	...

08004cd0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f003 0303 	and.w	r3, r3, #3
 8004ce6:	2b01      	cmp	r3, #1
 8004ce8:	d108      	bne.n	8004cfc <ADC_Enable+0x2c>
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0301 	and.w	r3, r3, #1
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d101      	bne.n	8004cfc <ADC_Enable+0x2c>
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e000      	b.n	8004cfe <ADC_Enable+0x2e>
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d143      	bne.n	8004d8a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	689a      	ldr	r2, [r3, #8]
 8004d08:	4b22      	ldr	r3, [pc, #136]	; (8004d94 <ADC_Enable+0xc4>)
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d00d      	beq.n	8004d2c <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d14:	f043 0210 	orr.w	r2, r3, #16
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d20:	f043 0201 	orr.w	r2, r3, #1
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e02f      	b.n	8004d8c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	689a      	ldr	r2, [r3, #8]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f042 0201 	orr.w	r2, r2, #1
 8004d3a:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8004d3c:	f7fe ffd8 	bl	8003cf0 <HAL_GetTick>
 8004d40:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004d42:	e01b      	b.n	8004d7c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004d44:	f7fe ffd4 	bl	8003cf0 <HAL_GetTick>
 8004d48:	4602      	mov	r2, r0
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	1ad3      	subs	r3, r2, r3
 8004d4e:	2b02      	cmp	r3, #2
 8004d50:	d914      	bls.n	8004d7c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 0301 	and.w	r3, r3, #1
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d00d      	beq.n	8004d7c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d64:	f043 0210 	orr.w	r2, r3, #16
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d70:	f043 0201 	orr.w	r2, r3, #1
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e007      	b.n	8004d8c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0301 	and.w	r3, r3, #1
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d1dc      	bne.n	8004d44 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004d8a:	2300      	movs	r3, #0
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3710      	adds	r7, #16
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	8000003f 	.word	0x8000003f

08004d98 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b084      	sub	sp, #16
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004da0:	2300      	movs	r3, #0
 8004da2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f003 0303 	and.w	r3, r3, #3
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d108      	bne.n	8004dc4 <ADC_Disable+0x2c>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0301 	and.w	r3, r3, #1
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	d101      	bne.n	8004dc4 <ADC_Disable+0x2c>
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e000      	b.n	8004dc6 <ADC_Disable+0x2e>
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d047      	beq.n	8004e5a <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f003 030d 	and.w	r3, r3, #13
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d10f      	bne.n	8004df8 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	689a      	ldr	r2, [r3, #8]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f042 0202 	orr.w	r2, r2, #2
 8004de6:	609a      	str	r2, [r3, #8]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2203      	movs	r2, #3
 8004dee:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8004df0:	f7fe ff7e 	bl	8003cf0 <HAL_GetTick>
 8004df4:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004df6:	e029      	b.n	8004e4c <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dfc:	f043 0210 	orr.w	r2, r3, #16
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e08:	f043 0201 	orr.w	r2, r3, #1
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e023      	b.n	8004e5c <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004e14:	f7fe ff6c 	bl	8003cf0 <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	2b02      	cmp	r3, #2
 8004e20:	d914      	bls.n	8004e4c <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	f003 0301 	and.w	r3, r3, #1
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d10d      	bne.n	8004e4c <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e34:	f043 0210 	orr.w	r2, r3, #16
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e40:	f043 0201 	orr.w	r2, r3, #1
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8004e48:	2301      	movs	r3, #1
 8004e4a:	e007      	b.n	8004e5c <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d0dc      	beq.n	8004e14 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004e5a:	2300      	movs	r3, #0
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3710      	adds	r7, #16
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}

08004e64 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b086      	sub	sp, #24
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8004e72:	2300      	movs	r3, #0
 8004e74:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8004e76:	2300      	movs	r3, #0
 8004e78:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	689b      	ldr	r3, [r3, #8]
 8004e80:	f003 030c 	and.w	r3, r3, #12
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	f000 809b 	beq.w	8004fc0 <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e94:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004e98:	d12a      	bne.n	8004ef0 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d126      	bne.n	8004ef0 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d122      	bne.n	8004ef0 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8004eaa:	230c      	movs	r3, #12
 8004eac:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8004eae:	e014      	b.n	8004eda <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	4a46      	ldr	r2, [pc, #280]	; (8004fcc <ADC_ConversionStop+0x168>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d90d      	bls.n	8004ed4 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ebc:	f043 0210 	orr.w	r2, r3, #16
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ec8:	f043 0201 	orr.w	r2, r3, #1
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e076      	b.n	8004fc2 <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	3301      	adds	r3, #1
 8004ed8:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ee4:	2b40      	cmp	r3, #64	; 0x40
 8004ee6:	d1e3      	bne.n	8004eb0 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2240      	movs	r2, #64	; 0x40
 8004eee:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	2b60      	cmp	r3, #96	; 0x60
 8004ef4:	d015      	beq.n	8004f22 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f003 0304 	and.w	r3, r3, #4
 8004f00:	2b04      	cmp	r3, #4
 8004f02:	d10e      	bne.n	8004f22 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	689b      	ldr	r3, [r3, #8]
 8004f0a:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d107      	bne.n	8004f22 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	689a      	ldr	r2, [r3, #8]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f042 0210 	orr.w	r2, r2, #16
 8004f20:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	2b0c      	cmp	r3, #12
 8004f26:	d015      	beq.n	8004f54 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	f003 0308 	and.w	r3, r3, #8
 8004f32:	2b08      	cmp	r3, #8
 8004f34:	d10e      	bne.n	8004f54 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d107      	bne.n	8004f54 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689a      	ldr	r2, [r3, #8]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f042 0220 	orr.w	r2, r2, #32
 8004f52:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	2b60      	cmp	r3, #96	; 0x60
 8004f58:	d005      	beq.n	8004f66 <ADC_ConversionStop+0x102>
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	2b6c      	cmp	r3, #108	; 0x6c
 8004f5e:	d105      	bne.n	8004f6c <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004f60:	230c      	movs	r3, #12
 8004f62:	617b      	str	r3, [r7, #20]
        break;
 8004f64:	e005      	b.n	8004f72 <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004f66:	2308      	movs	r3, #8
 8004f68:	617b      	str	r3, [r7, #20]
        break;
 8004f6a:	e002      	b.n	8004f72 <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004f6c:	2304      	movs	r3, #4
 8004f6e:	617b      	str	r3, [r7, #20]
        break;
 8004f70:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004f72:	f7fe febd 	bl	8003cf0 <HAL_GetTick>
 8004f76:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8004f78:	e01b      	b.n	8004fb2 <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004f7a:	f7fe feb9 	bl	8003cf0 <HAL_GetTick>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	1ad3      	subs	r3, r2, r3
 8004f84:	2b0b      	cmp	r3, #11
 8004f86:	d914      	bls.n	8004fb2 <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	689a      	ldr	r2, [r3, #8]
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	4013      	ands	r3, r2
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d00d      	beq.n	8004fb2 <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9a:	f043 0210 	orr.w	r2, r3, #16
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fa6:	f043 0201 	orr.w	r2, r3, #1
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e007      	b.n	8004fc2 <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	689a      	ldr	r2, [r3, #8]
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	4013      	ands	r3, r2
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d1dc      	bne.n	8004f7a <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3718      	adds	r7, #24
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	000993ff 	.word	0x000993ff

08004fd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	f003 0307 	and.w	r3, r3, #7
 8004fde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004fe0:	4b0c      	ldr	r3, [pc, #48]	; (8005014 <__NVIC_SetPriorityGrouping+0x44>)
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004fe6:	68ba      	ldr	r2, [r7, #8]
 8004fe8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004fec:	4013      	ands	r3, r2
 8004fee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ff8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004ffc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005000:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005002:	4a04      	ldr	r2, [pc, #16]	; (8005014 <__NVIC_SetPriorityGrouping+0x44>)
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	60d3      	str	r3, [r2, #12]
}
 8005008:	bf00      	nop
 800500a:	3714      	adds	r7, #20
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr
 8005014:	e000ed00 	.word	0xe000ed00

08005018 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005018:	b480      	push	{r7}
 800501a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800501c:	4b04      	ldr	r3, [pc, #16]	; (8005030 <__NVIC_GetPriorityGrouping+0x18>)
 800501e:	68db      	ldr	r3, [r3, #12]
 8005020:	0a1b      	lsrs	r3, r3, #8
 8005022:	f003 0307 	and.w	r3, r3, #7
}
 8005026:	4618      	mov	r0, r3
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr
 8005030:	e000ed00 	.word	0xe000ed00

08005034 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005034:	b480      	push	{r7}
 8005036:	b083      	sub	sp, #12
 8005038:	af00      	add	r7, sp, #0
 800503a:	4603      	mov	r3, r0
 800503c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800503e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005042:	2b00      	cmp	r3, #0
 8005044:	db0b      	blt.n	800505e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005046:	79fb      	ldrb	r3, [r7, #7]
 8005048:	f003 021f 	and.w	r2, r3, #31
 800504c:	4907      	ldr	r1, [pc, #28]	; (800506c <__NVIC_EnableIRQ+0x38>)
 800504e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005052:	095b      	lsrs	r3, r3, #5
 8005054:	2001      	movs	r0, #1
 8005056:	fa00 f202 	lsl.w	r2, r0, r2
 800505a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800505e:	bf00      	nop
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
 800506a:	bf00      	nop
 800506c:	e000e100 	.word	0xe000e100

08005070 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	4603      	mov	r3, r0
 8005078:	6039      	str	r1, [r7, #0]
 800507a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800507c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005080:	2b00      	cmp	r3, #0
 8005082:	db0a      	blt.n	800509a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	b2da      	uxtb	r2, r3
 8005088:	490c      	ldr	r1, [pc, #48]	; (80050bc <__NVIC_SetPriority+0x4c>)
 800508a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800508e:	0112      	lsls	r2, r2, #4
 8005090:	b2d2      	uxtb	r2, r2
 8005092:	440b      	add	r3, r1
 8005094:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005098:	e00a      	b.n	80050b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	b2da      	uxtb	r2, r3
 800509e:	4908      	ldr	r1, [pc, #32]	; (80050c0 <__NVIC_SetPriority+0x50>)
 80050a0:	79fb      	ldrb	r3, [r7, #7]
 80050a2:	f003 030f 	and.w	r3, r3, #15
 80050a6:	3b04      	subs	r3, #4
 80050a8:	0112      	lsls	r2, r2, #4
 80050aa:	b2d2      	uxtb	r2, r2
 80050ac:	440b      	add	r3, r1
 80050ae:	761a      	strb	r2, [r3, #24]
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr
 80050bc:	e000e100 	.word	0xe000e100
 80050c0:	e000ed00 	.word	0xe000ed00

080050c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b089      	sub	sp, #36	; 0x24
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	60f8      	str	r0, [r7, #12]
 80050cc:	60b9      	str	r1, [r7, #8]
 80050ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	f003 0307 	and.w	r3, r3, #7
 80050d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80050d8:	69fb      	ldr	r3, [r7, #28]
 80050da:	f1c3 0307 	rsb	r3, r3, #7
 80050de:	2b04      	cmp	r3, #4
 80050e0:	bf28      	it	cs
 80050e2:	2304      	movcs	r3, #4
 80050e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	3304      	adds	r3, #4
 80050ea:	2b06      	cmp	r3, #6
 80050ec:	d902      	bls.n	80050f4 <NVIC_EncodePriority+0x30>
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	3b03      	subs	r3, #3
 80050f2:	e000      	b.n	80050f6 <NVIC_EncodePriority+0x32>
 80050f4:	2300      	movs	r3, #0
 80050f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80050f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005102:	43da      	mvns	r2, r3
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	401a      	ands	r2, r3
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800510c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	fa01 f303 	lsl.w	r3, r1, r3
 8005116:	43d9      	mvns	r1, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800511c:	4313      	orrs	r3, r2
         );
}
 800511e:	4618      	mov	r0, r3
 8005120:	3724      	adds	r7, #36	; 0x24
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
	...

0800512c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b082      	sub	sp, #8
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	3b01      	subs	r3, #1
 8005138:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800513c:	d301      	bcc.n	8005142 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800513e:	2301      	movs	r3, #1
 8005140:	e00f      	b.n	8005162 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005142:	4a0a      	ldr	r2, [pc, #40]	; (800516c <SysTick_Config+0x40>)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	3b01      	subs	r3, #1
 8005148:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800514a:	210f      	movs	r1, #15
 800514c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005150:	f7ff ff8e 	bl	8005070 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005154:	4b05      	ldr	r3, [pc, #20]	; (800516c <SysTick_Config+0x40>)
 8005156:	2200      	movs	r2, #0
 8005158:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800515a:	4b04      	ldr	r3, [pc, #16]	; (800516c <SysTick_Config+0x40>)
 800515c:	2207      	movs	r2, #7
 800515e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3708      	adds	r7, #8
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	e000e010 	.word	0xe000e010

08005170 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b082      	sub	sp, #8
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005178:	6878      	ldr	r0, [r7, #4]
 800517a:	f7ff ff29 	bl	8004fd0 <__NVIC_SetPriorityGrouping>
}
 800517e:	bf00      	nop
 8005180:	3708      	adds	r7, #8
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}

08005186 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005186:	b580      	push	{r7, lr}
 8005188:	b086      	sub	sp, #24
 800518a:	af00      	add	r7, sp, #0
 800518c:	4603      	mov	r3, r0
 800518e:	60b9      	str	r1, [r7, #8]
 8005190:	607a      	str	r2, [r7, #4]
 8005192:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005194:	2300      	movs	r3, #0
 8005196:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005198:	f7ff ff3e 	bl	8005018 <__NVIC_GetPriorityGrouping>
 800519c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	68b9      	ldr	r1, [r7, #8]
 80051a2:	6978      	ldr	r0, [r7, #20]
 80051a4:	f7ff ff8e 	bl	80050c4 <NVIC_EncodePriority>
 80051a8:	4602      	mov	r2, r0
 80051aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051ae:	4611      	mov	r1, r2
 80051b0:	4618      	mov	r0, r3
 80051b2:	f7ff ff5d 	bl	8005070 <__NVIC_SetPriority>
}
 80051b6:	bf00      	nop
 80051b8:	3718      	adds	r7, #24
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}

080051be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051be:	b580      	push	{r7, lr}
 80051c0:	b082      	sub	sp, #8
 80051c2:	af00      	add	r7, sp, #0
 80051c4:	4603      	mov	r3, r0
 80051c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80051c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051cc:	4618      	mov	r0, r3
 80051ce:	f7ff ff31 	bl	8005034 <__NVIC_EnableIRQ>
}
 80051d2:	bf00      	nop
 80051d4:	3708      	adds	r7, #8
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bd80      	pop	{r7, pc}

080051da <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80051da:	b580      	push	{r7, lr}
 80051dc:	b082      	sub	sp, #8
 80051de:	af00      	add	r7, sp, #0
 80051e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f7ff ffa2 	bl	800512c <SysTick_Config>
 80051e8:	4603      	mov	r3, r0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3708      	adds	r7, #8
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}

080051f2 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80051f2:	b580      	push	{r7, lr}
 80051f4:	b084      	sub	sp, #16
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80051fa:	2300      	movs	r3, #0
 80051fc:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d101      	bne.n	8005208 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e037      	b.n	8005278 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2202      	movs	r2, #2
 800520c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800521e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8005222:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800522c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	68db      	ldr	r3, [r3, #12]
 8005232:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005238:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	695b      	ldr	r3, [r3, #20]
 800523e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005244:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	69db      	ldr	r3, [r3, #28]
 800524a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800524c:	68fa      	ldr	r2, [r7, #12]
 800524e:	4313      	orrs	r3, r2
 8005250:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	68fa      	ldr	r2, [r7, #12]
 8005258:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 f97a 	bl	8005554 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}  
 8005278:	4618      	mov	r0, r3
 800527a:	3710      	adds	r7, #16
 800527c:	46bd      	mov	sp, r7
 800527e:	bd80      	pop	{r7, pc}

08005280 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b086      	sub	sp, #24
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]
 800528c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800528e:	2300      	movs	r3, #0
 8005290:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005298:	2b01      	cmp	r3, #1
 800529a:	d101      	bne.n	80052a0 <HAL_DMA_Start_IT+0x20>
 800529c:	2302      	movs	r3, #2
 800529e:	e04a      	b.n	8005336 <HAL_DMA_Start_IT+0xb6>
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80052ae:	2b01      	cmp	r3, #1
 80052b0:	d13a      	bne.n	8005328 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2202      	movs	r2, #2
 80052b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f022 0201 	bic.w	r2, r2, #1
 80052ce:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	68b9      	ldr	r1, [r7, #8]
 80052d6:	68f8      	ldr	r0, [r7, #12]
 80052d8:	f000 f90d 	bl	80054f6 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d008      	beq.n	80052f6 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f042 020e 	orr.w	r2, r2, #14
 80052f2:	601a      	str	r2, [r3, #0]
 80052f4:	e00f      	b.n	8005316 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f042 020a 	orr.w	r2, r2, #10
 8005304:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f022 0204 	bic.w	r2, r2, #4
 8005314:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f042 0201 	orr.w	r2, r2, #1
 8005324:	601a      	str	r2, [r3, #0]
 8005326:	e005      	b.n	8005334 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2200      	movs	r2, #0
 800532c:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8005330:	2302      	movs	r3, #2
 8005332:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8005334:	7dfb      	ldrb	r3, [r7, #23]
} 
 8005336:	4618      	mov	r0, r3
 8005338:	3718      	adds	r7, #24
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}

0800533e <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800533e:	b480      	push	{r7}
 8005340:	b083      	sub	sp, #12
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800534c:	2b02      	cmp	r3, #2
 800534e:	d008      	beq.n	8005362 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2204      	movs	r2, #4
 8005354:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	e020      	b.n	80053a4 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f022 020e 	bic.w	r2, r2, #14
 8005370:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f022 0201 	bic.w	r2, r2, #1
 8005380:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800538a:	2101      	movs	r1, #1
 800538c:	fa01 f202 	lsl.w	r2, r1, r2
 8005390:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2201      	movs	r2, #1
 8005396:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80053a2:	2300      	movs	r3, #0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053cc:	2204      	movs	r2, #4
 80053ce:	409a      	lsls	r2, r3
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	4013      	ands	r3, r2
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d024      	beq.n	8005422 <HAL_DMA_IRQHandler+0x72>
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	f003 0304 	and.w	r3, r3, #4
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d01f      	beq.n	8005422 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f003 0320 	and.w	r3, r3, #32
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d107      	bne.n	8005400 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f022 0204 	bic.w	r2, r2, #4
 80053fe:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005408:	2104      	movs	r1, #4
 800540a:	fa01 f202 	lsl.w	r2, r1, r2
 800540e:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005414:	2b00      	cmp	r3, #0
 8005416:	d06a      	beq.n	80054ee <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800541c:	6878      	ldr	r0, [r7, #4]
 800541e:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8005420:	e065      	b.n	80054ee <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005426:	2202      	movs	r2, #2
 8005428:	409a      	lsls	r2, r3
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	4013      	ands	r3, r2
 800542e:	2b00      	cmp	r3, #0
 8005430:	d02c      	beq.n	800548c <HAL_DMA_IRQHandler+0xdc>
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	f003 0302 	and.w	r3, r3, #2
 8005438:	2b00      	cmp	r3, #0
 800543a:	d027      	beq.n	800548c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0320 	and.w	r3, r3, #32
 8005446:	2b00      	cmp	r3, #0
 8005448:	d10b      	bne.n	8005462 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f022 020a 	bic.w	r2, r2, #10
 8005458:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2201      	movs	r2, #1
 800545e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800546a:	2102      	movs	r1, #2
 800546c:	fa01 f202 	lsl.w	r2, r1, r2
 8005470:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800547e:	2b00      	cmp	r3, #0
 8005480:	d035      	beq.n	80054ee <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800548a:	e030      	b.n	80054ee <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005490:	2208      	movs	r2, #8
 8005492:	409a      	lsls	r2, r3
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	4013      	ands	r3, r2
 8005498:	2b00      	cmp	r3, #0
 800549a:	d028      	beq.n	80054ee <HAL_DMA_IRQHandler+0x13e>
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	f003 0308 	and.w	r3, r3, #8
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d023      	beq.n	80054ee <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f022 020e 	bic.w	r2, r2, #14
 80054b4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054be:	2101      	movs	r1, #1
 80054c0:	fa01 f202 	lsl.w	r2, r1, r2
 80054c4:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2201      	movs	r2, #1
 80054ca:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2201      	movs	r2, #1
 80054d0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2200      	movs	r2, #0
 80054d8:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d004      	beq.n	80054ee <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	4798      	blx	r3
    }
  }
}  
 80054ec:	e7ff      	b.n	80054ee <HAL_DMA_IRQHandler+0x13e>
 80054ee:	bf00      	nop
 80054f0:	3710      	adds	r7, #16
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}

080054f6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80054f6:	b480      	push	{r7}
 80054f8:	b085      	sub	sp, #20
 80054fa:	af00      	add	r7, sp, #0
 80054fc:	60f8      	str	r0, [r7, #12]
 80054fe:	60b9      	str	r1, [r7, #8]
 8005500:	607a      	str	r2, [r7, #4]
 8005502:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800550c:	2101      	movs	r1, #1
 800550e:	fa01 f202 	lsl.w	r2, r1, r2
 8005512:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	683a      	ldr	r2, [r7, #0]
 800551a:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	2b10      	cmp	r3, #16
 8005522:	d108      	bne.n	8005536 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	68ba      	ldr	r2, [r7, #8]
 8005532:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005534:	e007      	b.n	8005546 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	68ba      	ldr	r2, [r7, #8]
 800553c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	687a      	ldr	r2, [r7, #4]
 8005544:	60da      	str	r2, [r3, #12]
}
 8005546:	bf00      	nop
 8005548:	3714      	adds	r7, #20
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr
	...

08005554 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	461a      	mov	r2, r3
 8005562:	4b14      	ldr	r3, [pc, #80]	; (80055b4 <DMA_CalcBaseAndBitshift+0x60>)
 8005564:	429a      	cmp	r2, r3
 8005566:	d80f      	bhi.n	8005588 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	461a      	mov	r2, r3
 800556e:	4b12      	ldr	r3, [pc, #72]	; (80055b8 <DMA_CalcBaseAndBitshift+0x64>)
 8005570:	4413      	add	r3, r2
 8005572:	4a12      	ldr	r2, [pc, #72]	; (80055bc <DMA_CalcBaseAndBitshift+0x68>)
 8005574:	fba2 2303 	umull	r2, r3, r2, r3
 8005578:	091b      	lsrs	r3, r3, #4
 800557a:	009a      	lsls	r2, r3, #2
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	4a0f      	ldr	r2, [pc, #60]	; (80055c0 <DMA_CalcBaseAndBitshift+0x6c>)
 8005584:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8005586:	e00e      	b.n	80055a6 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	461a      	mov	r2, r3
 800558e:	4b0d      	ldr	r3, [pc, #52]	; (80055c4 <DMA_CalcBaseAndBitshift+0x70>)
 8005590:	4413      	add	r3, r2
 8005592:	4a0a      	ldr	r2, [pc, #40]	; (80055bc <DMA_CalcBaseAndBitshift+0x68>)
 8005594:	fba2 2303 	umull	r2, r3, r2, r3
 8005598:	091b      	lsrs	r3, r3, #4
 800559a:	009a      	lsls	r2, r3, #2
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a09      	ldr	r2, [pc, #36]	; (80055c8 <DMA_CalcBaseAndBitshift+0x74>)
 80055a4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80055a6:	bf00      	nop
 80055a8:	370c      	adds	r7, #12
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr
 80055b2:	bf00      	nop
 80055b4:	40020407 	.word	0x40020407
 80055b8:	bffdfff8 	.word	0xbffdfff8
 80055bc:	cccccccd 	.word	0xcccccccd
 80055c0:	40020000 	.word	0x40020000
 80055c4:	bffdfbf8 	.word	0xbffdfbf8
 80055c8:	40020400 	.word	0x40020400

080055cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b087      	sub	sp, #28
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
 80055d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80055d6:	2300      	movs	r3, #0
 80055d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80055da:	e154      	b.n	8005886 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	2101      	movs	r1, #1
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	fa01 f303 	lsl.w	r3, r1, r3
 80055e8:	4013      	ands	r3, r2
 80055ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	f000 8146 	beq.w	8005880 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	f003 0303 	and.w	r3, r3, #3
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d005      	beq.n	800560c <HAL_GPIO_Init+0x40>
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	f003 0303 	and.w	r3, r3, #3
 8005608:	2b02      	cmp	r3, #2
 800560a:	d130      	bne.n	800566e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	005b      	lsls	r3, r3, #1
 8005616:	2203      	movs	r2, #3
 8005618:	fa02 f303 	lsl.w	r3, r2, r3
 800561c:	43db      	mvns	r3, r3
 800561e:	693a      	ldr	r2, [r7, #16]
 8005620:	4013      	ands	r3, r2
 8005622:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	68da      	ldr	r2, [r3, #12]
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	005b      	lsls	r3, r3, #1
 800562c:	fa02 f303 	lsl.w	r3, r2, r3
 8005630:	693a      	ldr	r2, [r7, #16]
 8005632:	4313      	orrs	r3, r2
 8005634:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	693a      	ldr	r2, [r7, #16]
 800563a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005642:	2201      	movs	r2, #1
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	fa02 f303 	lsl.w	r3, r2, r3
 800564a:	43db      	mvns	r3, r3
 800564c:	693a      	ldr	r2, [r7, #16]
 800564e:	4013      	ands	r3, r2
 8005650:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	091b      	lsrs	r3, r3, #4
 8005658:	f003 0201 	and.w	r2, r3, #1
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	fa02 f303 	lsl.w	r3, r2, r3
 8005662:	693a      	ldr	r2, [r7, #16]
 8005664:	4313      	orrs	r3, r2
 8005666:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	693a      	ldr	r2, [r7, #16]
 800566c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	f003 0303 	and.w	r3, r3, #3
 8005676:	2b03      	cmp	r3, #3
 8005678:	d017      	beq.n	80056aa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	005b      	lsls	r3, r3, #1
 8005684:	2203      	movs	r2, #3
 8005686:	fa02 f303 	lsl.w	r3, r2, r3
 800568a:	43db      	mvns	r3, r3
 800568c:	693a      	ldr	r2, [r7, #16]
 800568e:	4013      	ands	r3, r2
 8005690:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	689a      	ldr	r2, [r3, #8]
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	005b      	lsls	r3, r3, #1
 800569a:	fa02 f303 	lsl.w	r3, r2, r3
 800569e:	693a      	ldr	r2, [r7, #16]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	693a      	ldr	r2, [r7, #16]
 80056a8:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	f003 0303 	and.w	r3, r3, #3
 80056b2:	2b02      	cmp	r3, #2
 80056b4:	d123      	bne.n	80056fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	08da      	lsrs	r2, r3, #3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	3208      	adds	r2, #8
 80056be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	f003 0307 	and.w	r3, r3, #7
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	220f      	movs	r2, #15
 80056ce:	fa02 f303 	lsl.w	r3, r2, r3
 80056d2:	43db      	mvns	r3, r3
 80056d4:	693a      	ldr	r2, [r7, #16]
 80056d6:	4013      	ands	r3, r2
 80056d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	691a      	ldr	r2, [r3, #16]
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	f003 0307 	and.w	r3, r3, #7
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	fa02 f303 	lsl.w	r3, r2, r3
 80056ea:	693a      	ldr	r2, [r7, #16]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	08da      	lsrs	r2, r3, #3
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	3208      	adds	r2, #8
 80056f8:	6939      	ldr	r1, [r7, #16]
 80056fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	005b      	lsls	r3, r3, #1
 8005708:	2203      	movs	r2, #3
 800570a:	fa02 f303 	lsl.w	r3, r2, r3
 800570e:	43db      	mvns	r3, r3
 8005710:	693a      	ldr	r2, [r7, #16]
 8005712:	4013      	ands	r3, r2
 8005714:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	f003 0203 	and.w	r2, r3, #3
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	005b      	lsls	r3, r3, #1
 8005722:	fa02 f303 	lsl.w	r3, r2, r3
 8005726:	693a      	ldr	r2, [r7, #16]
 8005728:	4313      	orrs	r3, r2
 800572a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	693a      	ldr	r2, [r7, #16]
 8005730:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800573a:	2b00      	cmp	r3, #0
 800573c:	f000 80a0 	beq.w	8005880 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005740:	4b58      	ldr	r3, [pc, #352]	; (80058a4 <HAL_GPIO_Init+0x2d8>)
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	4a57      	ldr	r2, [pc, #348]	; (80058a4 <HAL_GPIO_Init+0x2d8>)
 8005746:	f043 0301 	orr.w	r3, r3, #1
 800574a:	6193      	str	r3, [r2, #24]
 800574c:	4b55      	ldr	r3, [pc, #340]	; (80058a4 <HAL_GPIO_Init+0x2d8>)
 800574e:	699b      	ldr	r3, [r3, #24]
 8005750:	f003 0301 	and.w	r3, r3, #1
 8005754:	60bb      	str	r3, [r7, #8]
 8005756:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005758:	4a53      	ldr	r2, [pc, #332]	; (80058a8 <HAL_GPIO_Init+0x2dc>)
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	089b      	lsrs	r3, r3, #2
 800575e:	3302      	adds	r3, #2
 8005760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005764:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	f003 0303 	and.w	r3, r3, #3
 800576c:	009b      	lsls	r3, r3, #2
 800576e:	220f      	movs	r2, #15
 8005770:	fa02 f303 	lsl.w	r3, r2, r3
 8005774:	43db      	mvns	r3, r3
 8005776:	693a      	ldr	r2, [r7, #16]
 8005778:	4013      	ands	r3, r2
 800577a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005782:	d019      	beq.n	80057b8 <HAL_GPIO_Init+0x1ec>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	4a49      	ldr	r2, [pc, #292]	; (80058ac <HAL_GPIO_Init+0x2e0>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d013      	beq.n	80057b4 <HAL_GPIO_Init+0x1e8>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	4a48      	ldr	r2, [pc, #288]	; (80058b0 <HAL_GPIO_Init+0x2e4>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d00d      	beq.n	80057b0 <HAL_GPIO_Init+0x1e4>
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	4a47      	ldr	r2, [pc, #284]	; (80058b4 <HAL_GPIO_Init+0x2e8>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d007      	beq.n	80057ac <HAL_GPIO_Init+0x1e0>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	4a46      	ldr	r2, [pc, #280]	; (80058b8 <HAL_GPIO_Init+0x2ec>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d101      	bne.n	80057a8 <HAL_GPIO_Init+0x1dc>
 80057a4:	2304      	movs	r3, #4
 80057a6:	e008      	b.n	80057ba <HAL_GPIO_Init+0x1ee>
 80057a8:	2305      	movs	r3, #5
 80057aa:	e006      	b.n	80057ba <HAL_GPIO_Init+0x1ee>
 80057ac:	2303      	movs	r3, #3
 80057ae:	e004      	b.n	80057ba <HAL_GPIO_Init+0x1ee>
 80057b0:	2302      	movs	r3, #2
 80057b2:	e002      	b.n	80057ba <HAL_GPIO_Init+0x1ee>
 80057b4:	2301      	movs	r3, #1
 80057b6:	e000      	b.n	80057ba <HAL_GPIO_Init+0x1ee>
 80057b8:	2300      	movs	r3, #0
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	f002 0203 	and.w	r2, r2, #3
 80057c0:	0092      	lsls	r2, r2, #2
 80057c2:	4093      	lsls	r3, r2
 80057c4:	693a      	ldr	r2, [r7, #16]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80057ca:	4937      	ldr	r1, [pc, #220]	; (80058a8 <HAL_GPIO_Init+0x2dc>)
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	089b      	lsrs	r3, r3, #2
 80057d0:	3302      	adds	r3, #2
 80057d2:	693a      	ldr	r2, [r7, #16]
 80057d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80057d8:	4b38      	ldr	r3, [pc, #224]	; (80058bc <HAL_GPIO_Init+0x2f0>)
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	43db      	mvns	r3, r3
 80057e2:	693a      	ldr	r2, [r7, #16]
 80057e4:	4013      	ands	r3, r2
 80057e6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d003      	beq.n	80057fc <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80057f4:	693a      	ldr	r2, [r7, #16]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	4313      	orrs	r3, r2
 80057fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80057fc:	4a2f      	ldr	r2, [pc, #188]	; (80058bc <HAL_GPIO_Init+0x2f0>)
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005802:	4b2e      	ldr	r3, [pc, #184]	; (80058bc <HAL_GPIO_Init+0x2f0>)
 8005804:	68db      	ldr	r3, [r3, #12]
 8005806:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	43db      	mvns	r3, r3
 800580c:	693a      	ldr	r2, [r7, #16]
 800580e:	4013      	ands	r3, r2
 8005810:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800581a:	2b00      	cmp	r3, #0
 800581c:	d003      	beq.n	8005826 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800581e:	693a      	ldr	r2, [r7, #16]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	4313      	orrs	r3, r2
 8005824:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005826:	4a25      	ldr	r2, [pc, #148]	; (80058bc <HAL_GPIO_Init+0x2f0>)
 8005828:	693b      	ldr	r3, [r7, #16]
 800582a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800582c:	4b23      	ldr	r3, [pc, #140]	; (80058bc <HAL_GPIO_Init+0x2f0>)
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	43db      	mvns	r3, r3
 8005836:	693a      	ldr	r2, [r7, #16]
 8005838:	4013      	ands	r3, r2
 800583a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005844:	2b00      	cmp	r3, #0
 8005846:	d003      	beq.n	8005850 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005848:	693a      	ldr	r2, [r7, #16]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	4313      	orrs	r3, r2
 800584e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005850:	4a1a      	ldr	r2, [pc, #104]	; (80058bc <HAL_GPIO_Init+0x2f0>)
 8005852:	693b      	ldr	r3, [r7, #16]
 8005854:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005856:	4b19      	ldr	r3, [pc, #100]	; (80058bc <HAL_GPIO_Init+0x2f0>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	43db      	mvns	r3, r3
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	4013      	ands	r3, r2
 8005864:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800586e:	2b00      	cmp	r3, #0
 8005870:	d003      	beq.n	800587a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005872:	693a      	ldr	r2, [r7, #16]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	4313      	orrs	r3, r2
 8005878:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800587a:	4a10      	ldr	r2, [pc, #64]	; (80058bc <HAL_GPIO_Init+0x2f0>)
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	3301      	adds	r3, #1
 8005884:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	fa22 f303 	lsr.w	r3, r2, r3
 8005890:	2b00      	cmp	r3, #0
 8005892:	f47f aea3 	bne.w	80055dc <HAL_GPIO_Init+0x10>
  }
}
 8005896:	bf00      	nop
 8005898:	bf00      	nop
 800589a:	371c      	adds	r7, #28
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr
 80058a4:	40021000 	.word	0x40021000
 80058a8:	40010000 	.word	0x40010000
 80058ac:	48000400 	.word	0x48000400
 80058b0:	48000800 	.word	0x48000800
 80058b4:	48000c00 	.word	0x48000c00
 80058b8:	48001000 	.word	0x48001000
 80058bc:	40010400 	.word	0x40010400

080058c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	460b      	mov	r3, r1
 80058ca:	807b      	strh	r3, [r7, #2]
 80058cc:	4613      	mov	r3, r2
 80058ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80058d0:	787b      	ldrb	r3, [r7, #1]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d003      	beq.n	80058de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80058d6:	887a      	ldrh	r2, [r7, #2]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80058dc:	e002      	b.n	80058e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80058de:	887a      	ldrh	r2, [r7, #2]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80058e4:	bf00      	nop
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b082      	sub	sp, #8
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	4603      	mov	r3, r0
 80058f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80058fa:	4b08      	ldr	r3, [pc, #32]	; (800591c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80058fc:	695a      	ldr	r2, [r3, #20]
 80058fe:	88fb      	ldrh	r3, [r7, #6]
 8005900:	4013      	ands	r3, r2
 8005902:	2b00      	cmp	r3, #0
 8005904:	d006      	beq.n	8005914 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005906:	4a05      	ldr	r2, [pc, #20]	; (800591c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005908:	88fb      	ldrh	r3, [r7, #6]
 800590a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800590c:	88fb      	ldrh	r3, [r7, #6]
 800590e:	4618      	mov	r0, r3
 8005910:	f000 f806 	bl	8005920 <HAL_GPIO_EXTI_Callback>
  }
}
 8005914:	bf00      	nop
 8005916:	3708      	adds	r7, #8
 8005918:	46bd      	mov	sp, r7
 800591a:	bd80      	pop	{r7, pc}
 800591c:	40010400 	.word	0x40010400

08005920 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005920:	b480      	push	{r7}
 8005922:	b083      	sub	sp, #12
 8005924:	af00      	add	r7, sp, #0
 8005926:	4603      	mov	r3, r0
 8005928:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800592a:	bf00      	nop
 800592c:	370c      	adds	r7, #12
 800592e:	46bd      	mov	sp, r7
 8005930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005934:	4770      	bx	lr

08005936 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005936:	b580      	push	{r7, lr}
 8005938:	b082      	sub	sp, #8
 800593a:	af00      	add	r7, sp, #0
 800593c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d101      	bne.n	8005948 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e081      	b.n	8005a4c <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800594e:	b2db      	uxtb	r3, r3
 8005950:	2b00      	cmp	r3, #0
 8005952:	d106      	bne.n	8005962 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f7fd fecd 	bl	80036fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2224      	movs	r2, #36	; 0x24
 8005966:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f022 0201 	bic.w	r2, r2, #1
 8005978:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	685a      	ldr	r2, [r3, #4]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005986:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	689a      	ldr	r2, [r3, #8]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005996:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	2b01      	cmp	r3, #1
 800599e:	d107      	bne.n	80059b0 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	689a      	ldr	r2, [r3, #8]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80059ac:	609a      	str	r2, [r3, #8]
 80059ae:	e006      	b.n	80059be <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	689a      	ldr	r2, [r3, #8]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80059bc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	2b02      	cmp	r3, #2
 80059c4:	d104      	bne.n	80059d0 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059ce:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	687a      	ldr	r2, [r7, #4]
 80059d8:	6812      	ldr	r2, [r2, #0]
 80059da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80059de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059e2:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	68da      	ldr	r2, [r3, #12]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80059f2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	691a      	ldr	r2, [r3, #16]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	695b      	ldr	r3, [r3, #20]
 80059fc:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	430a      	orrs	r2, r1
 8005a0c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	69d9      	ldr	r1, [r3, #28]
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6a1a      	ldr	r2, [r3, #32]
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f042 0201 	orr.w	r2, r2, #1
 8005a2c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2220      	movs	r2, #32
 8005a38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005a4a:	2300      	movs	r3, #0
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3708      	adds	r7, #8
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b088      	sub	sp, #32
 8005a58:	af02      	add	r7, sp, #8
 8005a5a:	60f8      	str	r0, [r7, #12]
 8005a5c:	607a      	str	r2, [r7, #4]
 8005a5e:	461a      	mov	r2, r3
 8005a60:	460b      	mov	r3, r1
 8005a62:	817b      	strh	r3, [r7, #10]
 8005a64:	4613      	mov	r3, r2
 8005a66:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a6e:	b2db      	uxtb	r3, r3
 8005a70:	2b20      	cmp	r3, #32
 8005a72:	f040 80da 	bne.w	8005c2a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d101      	bne.n	8005a84 <HAL_I2C_Master_Transmit+0x30>
 8005a80:	2302      	movs	r3, #2
 8005a82:	e0d3      	b.n	8005c2c <HAL_I2C_Master_Transmit+0x1d8>
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005a8c:	f7fe f930 	bl	8003cf0 <HAL_GetTick>
 8005a90:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	9300      	str	r3, [sp, #0]
 8005a96:	2319      	movs	r3, #25
 8005a98:	2201      	movs	r2, #1
 8005a9a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005a9e:	68f8      	ldr	r0, [r7, #12]
 8005aa0:	f000 fcbc 	bl	800641c <I2C_WaitOnFlagUntilTimeout>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d001      	beq.n	8005aae <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e0be      	b.n	8005c2c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2221      	movs	r2, #33	; 0x21
 8005ab2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2210      	movs	r2, #16
 8005aba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	893a      	ldrh	r2, [r7, #8]
 8005ace:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	2bff      	cmp	r3, #255	; 0xff
 8005ade:	d90e      	bls.n	8005afe <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	22ff      	movs	r2, #255	; 0xff
 8005ae4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aea:	b2da      	uxtb	r2, r3
 8005aec:	8979      	ldrh	r1, [r7, #10]
 8005aee:	4b51      	ldr	r3, [pc, #324]	; (8005c34 <HAL_I2C_Master_Transmit+0x1e0>)
 8005af0:	9300      	str	r3, [sp, #0]
 8005af2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005af6:	68f8      	ldr	r0, [r7, #12]
 8005af8:	f000 fecc 	bl	8006894 <I2C_TransferConfig>
 8005afc:	e06c      	b.n	8005bd8 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b02:	b29a      	uxth	r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b0c:	b2da      	uxtb	r2, r3
 8005b0e:	8979      	ldrh	r1, [r7, #10]
 8005b10:	4b48      	ldr	r3, [pc, #288]	; (8005c34 <HAL_I2C_Master_Transmit+0x1e0>)
 8005b12:	9300      	str	r3, [sp, #0]
 8005b14:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005b18:	68f8      	ldr	r0, [r7, #12]
 8005b1a:	f000 febb 	bl	8006894 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005b1e:	e05b      	b.n	8005bd8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b20:	697a      	ldr	r2, [r7, #20]
 8005b22:	6a39      	ldr	r1, [r7, #32]
 8005b24:	68f8      	ldr	r0, [r7, #12]
 8005b26:	f000 fcc8 	bl	80064ba <I2C_WaitOnTXISFlagUntilTimeout>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d001      	beq.n	8005b34 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8005b30:	2301      	movs	r3, #1
 8005b32:	e07b      	b.n	8005c2c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b38:	781a      	ldrb	r2, [r3, #0]
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b44:	1c5a      	adds	r2, r3, #1
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b4e:	b29b      	uxth	r3, r3
 8005b50:	3b01      	subs	r3, #1
 8005b52:	b29a      	uxth	r2, r3
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	b29a      	uxth	r2, r3
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b68:	b29b      	uxth	r3, r3
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d034      	beq.n	8005bd8 <HAL_I2C_Master_Transmit+0x184>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d130      	bne.n	8005bd8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	6a3b      	ldr	r3, [r7, #32]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	2180      	movs	r1, #128	; 0x80
 8005b80:	68f8      	ldr	r0, [r7, #12]
 8005b82:	f000 fc4b 	bl	800641c <I2C_WaitOnFlagUntilTimeout>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d001      	beq.n	8005b90 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	e04d      	b.n	8005c2c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b94:	b29b      	uxth	r3, r3
 8005b96:	2bff      	cmp	r3, #255	; 0xff
 8005b98:	d90e      	bls.n	8005bb8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	22ff      	movs	r2, #255	; 0xff
 8005b9e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ba4:	b2da      	uxtb	r2, r3
 8005ba6:	8979      	ldrh	r1, [r7, #10]
 8005ba8:	2300      	movs	r3, #0
 8005baa:	9300      	str	r3, [sp, #0]
 8005bac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005bb0:	68f8      	ldr	r0, [r7, #12]
 8005bb2:	f000 fe6f 	bl	8006894 <I2C_TransferConfig>
 8005bb6:	e00f      	b.n	8005bd8 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bbc:	b29a      	uxth	r2, r3
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bc6:	b2da      	uxtb	r2, r3
 8005bc8:	8979      	ldrh	r1, [r7, #10]
 8005bca:	2300      	movs	r3, #0
 8005bcc:	9300      	str	r3, [sp, #0]
 8005bce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005bd2:	68f8      	ldr	r0, [r7, #12]
 8005bd4:	f000 fe5e 	bl	8006894 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d19e      	bne.n	8005b20 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005be2:	697a      	ldr	r2, [r7, #20]
 8005be4:	6a39      	ldr	r1, [r7, #32]
 8005be6:	68f8      	ldr	r0, [r7, #12]
 8005be8:	f000 fcae 	bl	8006548 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005bec:	4603      	mov	r3, r0
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d001      	beq.n	8005bf6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e01a      	b.n	8005c2c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2220      	movs	r2, #32
 8005bfc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6859      	ldr	r1, [r3, #4]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	4b0b      	ldr	r3, [pc, #44]	; (8005c38 <HAL_I2C_Master_Transmit+0x1e4>)
 8005c0a:	400b      	ands	r3, r1
 8005c0c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2220      	movs	r2, #32
 8005c12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	2200      	movs	r2, #0
 8005c22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005c26:	2300      	movs	r3, #0
 8005c28:	e000      	b.n	8005c2c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8005c2a:	2302      	movs	r3, #2
  }
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3718      	adds	r7, #24
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}
 8005c34:	80002000 	.word	0x80002000
 8005c38:	fe00e800 	.word	0xfe00e800

08005c3c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b088      	sub	sp, #32
 8005c40:	af02      	add	r7, sp, #8
 8005c42:	60f8      	str	r0, [r7, #12]
 8005c44:	607a      	str	r2, [r7, #4]
 8005c46:	461a      	mov	r2, r3
 8005c48:	460b      	mov	r3, r1
 8005c4a:	817b      	strh	r3, [r7, #10]
 8005c4c:	4613      	mov	r3, r2
 8005c4e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c56:	b2db      	uxtb	r3, r3
 8005c58:	2b20      	cmp	r3, #32
 8005c5a:	f040 80db 	bne.w	8005e14 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d101      	bne.n	8005c6c <HAL_I2C_Master_Receive+0x30>
 8005c68:	2302      	movs	r3, #2
 8005c6a:	e0d4      	b.n	8005e16 <HAL_I2C_Master_Receive+0x1da>
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2201      	movs	r2, #1
 8005c70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c74:	f7fe f83c 	bl	8003cf0 <HAL_GetTick>
 8005c78:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c7a:	697b      	ldr	r3, [r7, #20]
 8005c7c:	9300      	str	r3, [sp, #0]
 8005c7e:	2319      	movs	r3, #25
 8005c80:	2201      	movs	r2, #1
 8005c82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005c86:	68f8      	ldr	r0, [r7, #12]
 8005c88:	f000 fbc8 	bl	800641c <I2C_WaitOnFlagUntilTimeout>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d001      	beq.n	8005c96 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	e0bf      	b.n	8005e16 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2222      	movs	r2, #34	; 0x22
 8005c9a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2210      	movs	r2, #16
 8005ca2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	687a      	ldr	r2, [r7, #4]
 8005cb0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	893a      	ldrh	r2, [r7, #8]
 8005cb6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	2bff      	cmp	r3, #255	; 0xff
 8005cc6:	d90e      	bls.n	8005ce6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	22ff      	movs	r2, #255	; 0xff
 8005ccc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cd2:	b2da      	uxtb	r2, r3
 8005cd4:	8979      	ldrh	r1, [r7, #10]
 8005cd6:	4b52      	ldr	r3, [pc, #328]	; (8005e20 <HAL_I2C_Master_Receive+0x1e4>)
 8005cd8:	9300      	str	r3, [sp, #0]
 8005cda:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005cde:	68f8      	ldr	r0, [r7, #12]
 8005ce0:	f000 fdd8 	bl	8006894 <I2C_TransferConfig>
 8005ce4:	e06d      	b.n	8005dc2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cea:	b29a      	uxth	r2, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cf4:	b2da      	uxtb	r2, r3
 8005cf6:	8979      	ldrh	r1, [r7, #10]
 8005cf8:	4b49      	ldr	r3, [pc, #292]	; (8005e20 <HAL_I2C_Master_Receive+0x1e4>)
 8005cfa:	9300      	str	r3, [sp, #0]
 8005cfc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f000 fdc7 	bl	8006894 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8005d06:	e05c      	b.n	8005dc2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d08:	697a      	ldr	r2, [r7, #20]
 8005d0a:	6a39      	ldr	r1, [r7, #32]
 8005d0c:	68f8      	ldr	r0, [r7, #12]
 8005d0e:	f000 fc5f 	bl	80065d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005d12:	4603      	mov	r3, r0
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d001      	beq.n	8005d1c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e07c      	b.n	8005e16 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d26:	b2d2      	uxtb	r2, r2
 8005d28:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2e:	1c5a      	adds	r2, r3, #1
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	b29a      	uxth	r2, r3
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	3b01      	subs	r3, #1
 8005d48:	b29a      	uxth	r2, r3
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d52:	b29b      	uxth	r3, r3
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d034      	beq.n	8005dc2 <HAL_I2C_Master_Receive+0x186>
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d130      	bne.n	8005dc2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	9300      	str	r3, [sp, #0]
 8005d64:	6a3b      	ldr	r3, [r7, #32]
 8005d66:	2200      	movs	r2, #0
 8005d68:	2180      	movs	r1, #128	; 0x80
 8005d6a:	68f8      	ldr	r0, [r7, #12]
 8005d6c:	f000 fb56 	bl	800641c <I2C_WaitOnFlagUntilTimeout>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d001      	beq.n	8005d7a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005d76:	2301      	movs	r3, #1
 8005d78:	e04d      	b.n	8005e16 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	2bff      	cmp	r3, #255	; 0xff
 8005d82:	d90e      	bls.n	8005da2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	22ff      	movs	r2, #255	; 0xff
 8005d88:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d8e:	b2da      	uxtb	r2, r3
 8005d90:	8979      	ldrh	r1, [r7, #10]
 8005d92:	2300      	movs	r3, #0
 8005d94:	9300      	str	r3, [sp, #0]
 8005d96:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005d9a:	68f8      	ldr	r0, [r7, #12]
 8005d9c:	f000 fd7a 	bl	8006894 <I2C_TransferConfig>
 8005da0:	e00f      	b.n	8005dc2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005da6:	b29a      	uxth	r2, r3
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005db0:	b2da      	uxtb	r2, r3
 8005db2:	8979      	ldrh	r1, [r7, #10]
 8005db4:	2300      	movs	r3, #0
 8005db6:	9300      	str	r3, [sp, #0]
 8005db8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005dbc:	68f8      	ldr	r0, [r7, #12]
 8005dbe:	f000 fd69 	bl	8006894 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dc6:	b29b      	uxth	r3, r3
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d19d      	bne.n	8005d08 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dcc:	697a      	ldr	r2, [r7, #20]
 8005dce:	6a39      	ldr	r1, [r7, #32]
 8005dd0:	68f8      	ldr	r0, [r7, #12]
 8005dd2:	f000 fbb9 	bl	8006548 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d001      	beq.n	8005de0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e01a      	b.n	8005e16 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	2220      	movs	r2, #32
 8005de6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	6859      	ldr	r1, [r3, #4]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	4b0c      	ldr	r3, [pc, #48]	; (8005e24 <HAL_I2C_Master_Receive+0x1e8>)
 8005df4:	400b      	ands	r3, r1
 8005df6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2220      	movs	r2, #32
 8005dfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2200      	movs	r2, #0
 8005e0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005e10:	2300      	movs	r3, #0
 8005e12:	e000      	b.n	8005e16 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8005e14:	2302      	movs	r3, #2
  }
}
 8005e16:	4618      	mov	r0, r3
 8005e18:	3718      	adds	r7, #24
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}
 8005e1e:	bf00      	nop
 8005e20:	80002400 	.word	0x80002400
 8005e24:	fe00e800 	.word	0xfe00e800

08005e28 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b088      	sub	sp, #32
 8005e2c:	af02      	add	r7, sp, #8
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	4608      	mov	r0, r1
 8005e32:	4611      	mov	r1, r2
 8005e34:	461a      	mov	r2, r3
 8005e36:	4603      	mov	r3, r0
 8005e38:	817b      	strh	r3, [r7, #10]
 8005e3a:	460b      	mov	r3, r1
 8005e3c:	813b      	strh	r3, [r7, #8]
 8005e3e:	4613      	mov	r3, r2
 8005e40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	2b20      	cmp	r3, #32
 8005e4c:	f040 80f9 	bne.w	8006042 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e50:	6a3b      	ldr	r3, [r7, #32]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d002      	beq.n	8005e5c <HAL_I2C_Mem_Write+0x34>
 8005e56:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d105      	bne.n	8005e68 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005e62:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005e64:	2301      	movs	r3, #1
 8005e66:	e0ed      	b.n	8006044 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e6e:	2b01      	cmp	r3, #1
 8005e70:	d101      	bne.n	8005e76 <HAL_I2C_Mem_Write+0x4e>
 8005e72:	2302      	movs	r3, #2
 8005e74:	e0e6      	b.n	8006044 <HAL_I2C_Mem_Write+0x21c>
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005e7e:	f7fd ff37 	bl	8003cf0 <HAL_GetTick>
 8005e82:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	2319      	movs	r3, #25
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005e90:	68f8      	ldr	r0, [r7, #12]
 8005e92:	f000 fac3 	bl	800641c <I2C_WaitOnFlagUntilTimeout>
 8005e96:	4603      	mov	r3, r0
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d001      	beq.n	8005ea0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	e0d1      	b.n	8006044 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2221      	movs	r2, #33	; 0x21
 8005ea4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	2240      	movs	r2, #64	; 0x40
 8005eac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	6a3a      	ldr	r2, [r7, #32]
 8005eba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005ec0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005ec8:	88f8      	ldrh	r0, [r7, #6]
 8005eca:	893a      	ldrh	r2, [r7, #8]
 8005ecc:	8979      	ldrh	r1, [r7, #10]
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	9301      	str	r3, [sp, #4]
 8005ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ed4:	9300      	str	r3, [sp, #0]
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f000 f9d3 	bl	8006284 <I2C_RequestMemoryWrite>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d005      	beq.n	8005ef0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e0a9      	b.n	8006044 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	2bff      	cmp	r3, #255	; 0xff
 8005ef8:	d90e      	bls.n	8005f18 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	22ff      	movs	r2, #255	; 0xff
 8005efe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f04:	b2da      	uxtb	r2, r3
 8005f06:	8979      	ldrh	r1, [r7, #10]
 8005f08:	2300      	movs	r3, #0
 8005f0a:	9300      	str	r3, [sp, #0]
 8005f0c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	f000 fcbf 	bl	8006894 <I2C_TransferConfig>
 8005f16:	e00f      	b.n	8005f38 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f1c:	b29a      	uxth	r2, r3
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f26:	b2da      	uxtb	r2, r3
 8005f28:	8979      	ldrh	r1, [r7, #10]
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	9300      	str	r3, [sp, #0]
 8005f2e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005f32:	68f8      	ldr	r0, [r7, #12]
 8005f34:	f000 fcae 	bl	8006894 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f38:	697a      	ldr	r2, [r7, #20]
 8005f3a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f3c:	68f8      	ldr	r0, [r7, #12]
 8005f3e:	f000 fabc 	bl	80064ba <I2C_WaitOnTXISFlagUntilTimeout>
 8005f42:	4603      	mov	r3, r0
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d001      	beq.n	8005f4c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e07b      	b.n	8006044 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f50:	781a      	ldrb	r2, [r3, #0]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5c:	1c5a      	adds	r2, r3, #1
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	b29a      	uxth	r2, r3
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f74:	3b01      	subs	r3, #1
 8005f76:	b29a      	uxth	r2, r3
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d034      	beq.n	8005ff0 <HAL_I2C_Mem_Write+0x1c8>
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d130      	bne.n	8005ff0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	9300      	str	r3, [sp, #0]
 8005f92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f94:	2200      	movs	r2, #0
 8005f96:	2180      	movs	r1, #128	; 0x80
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	f000 fa3f 	bl	800641c <I2C_WaitOnFlagUntilTimeout>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d001      	beq.n	8005fa8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	e04d      	b.n	8006044 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fac:	b29b      	uxth	r3, r3
 8005fae:	2bff      	cmp	r3, #255	; 0xff
 8005fb0:	d90e      	bls.n	8005fd0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	22ff      	movs	r2, #255	; 0xff
 8005fb6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fbc:	b2da      	uxtb	r2, r3
 8005fbe:	8979      	ldrh	r1, [r7, #10]
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	9300      	str	r3, [sp, #0]
 8005fc4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005fc8:	68f8      	ldr	r0, [r7, #12]
 8005fca:	f000 fc63 	bl	8006894 <I2C_TransferConfig>
 8005fce:	e00f      	b.n	8005ff0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fd4:	b29a      	uxth	r2, r3
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fde:	b2da      	uxtb	r2, r3
 8005fe0:	8979      	ldrh	r1, [r7, #10]
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	9300      	str	r3, [sp, #0]
 8005fe6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005fea:	68f8      	ldr	r0, [r7, #12]
 8005fec:	f000 fc52 	bl	8006894 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d19e      	bne.n	8005f38 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ffa:	697a      	ldr	r2, [r7, #20]
 8005ffc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005ffe:	68f8      	ldr	r0, [r7, #12]
 8006000:	f000 faa2 	bl	8006548 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e01a      	b.n	8006044 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2220      	movs	r2, #32
 8006014:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	6859      	ldr	r1, [r3, #4]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	4b0a      	ldr	r3, [pc, #40]	; (800604c <HAL_I2C_Mem_Write+0x224>)
 8006022:	400b      	ands	r3, r1
 8006024:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2220      	movs	r2, #32
 800602a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800603e:	2300      	movs	r3, #0
 8006040:	e000      	b.n	8006044 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006042:	2302      	movs	r3, #2
  }
}
 8006044:	4618      	mov	r0, r3
 8006046:	3718      	adds	r7, #24
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}
 800604c:	fe00e800 	.word	0xfe00e800

08006050 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b088      	sub	sp, #32
 8006054:	af02      	add	r7, sp, #8
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	4608      	mov	r0, r1
 800605a:	4611      	mov	r1, r2
 800605c:	461a      	mov	r2, r3
 800605e:	4603      	mov	r3, r0
 8006060:	817b      	strh	r3, [r7, #10]
 8006062:	460b      	mov	r3, r1
 8006064:	813b      	strh	r3, [r7, #8]
 8006066:	4613      	mov	r3, r2
 8006068:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006070:	b2db      	uxtb	r3, r3
 8006072:	2b20      	cmp	r3, #32
 8006074:	f040 80fd 	bne.w	8006272 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006078:	6a3b      	ldr	r3, [r7, #32]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d002      	beq.n	8006084 <HAL_I2C_Mem_Read+0x34>
 800607e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006080:	2b00      	cmp	r3, #0
 8006082:	d105      	bne.n	8006090 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f44f 7200 	mov.w	r2, #512	; 0x200
 800608a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	e0f1      	b.n	8006274 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006096:	2b01      	cmp	r3, #1
 8006098:	d101      	bne.n	800609e <HAL_I2C_Mem_Read+0x4e>
 800609a:	2302      	movs	r3, #2
 800609c:	e0ea      	b.n	8006274 <HAL_I2C_Mem_Read+0x224>
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2201      	movs	r2, #1
 80060a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80060a6:	f7fd fe23 	bl	8003cf0 <HAL_GetTick>
 80060aa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	9300      	str	r3, [sp, #0]
 80060b0:	2319      	movs	r3, #25
 80060b2:	2201      	movs	r2, #1
 80060b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80060b8:	68f8      	ldr	r0, [r7, #12]
 80060ba:	f000 f9af 	bl	800641c <I2C_WaitOnFlagUntilTimeout>
 80060be:	4603      	mov	r3, r0
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d001      	beq.n	80060c8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	e0d5      	b.n	8006274 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2222      	movs	r2, #34	; 0x22
 80060cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2240      	movs	r2, #64	; 0x40
 80060d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	6a3a      	ldr	r2, [r7, #32]
 80060e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80060e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80060f0:	88f8      	ldrh	r0, [r7, #6]
 80060f2:	893a      	ldrh	r2, [r7, #8]
 80060f4:	8979      	ldrh	r1, [r7, #10]
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	9301      	str	r3, [sp, #4]
 80060fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80060fc:	9300      	str	r3, [sp, #0]
 80060fe:	4603      	mov	r3, r0
 8006100:	68f8      	ldr	r0, [r7, #12]
 8006102:	f000 f913 	bl	800632c <I2C_RequestMemoryRead>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d005      	beq.n	8006118 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2200      	movs	r2, #0
 8006110:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006114:	2301      	movs	r3, #1
 8006116:	e0ad      	b.n	8006274 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800611c:	b29b      	uxth	r3, r3
 800611e:	2bff      	cmp	r3, #255	; 0xff
 8006120:	d90e      	bls.n	8006140 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	22ff      	movs	r2, #255	; 0xff
 8006126:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800612c:	b2da      	uxtb	r2, r3
 800612e:	8979      	ldrh	r1, [r7, #10]
 8006130:	4b52      	ldr	r3, [pc, #328]	; (800627c <HAL_I2C_Mem_Read+0x22c>)
 8006132:	9300      	str	r3, [sp, #0]
 8006134:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006138:	68f8      	ldr	r0, [r7, #12]
 800613a:	f000 fbab 	bl	8006894 <I2C_TransferConfig>
 800613e:	e00f      	b.n	8006160 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006144:	b29a      	uxth	r2, r3
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800614e:	b2da      	uxtb	r2, r3
 8006150:	8979      	ldrh	r1, [r7, #10]
 8006152:	4b4a      	ldr	r3, [pc, #296]	; (800627c <HAL_I2C_Mem_Read+0x22c>)
 8006154:	9300      	str	r3, [sp, #0]
 8006156:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800615a:	68f8      	ldr	r0, [r7, #12]
 800615c:	f000 fb9a 	bl	8006894 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	9300      	str	r3, [sp, #0]
 8006164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006166:	2200      	movs	r2, #0
 8006168:	2104      	movs	r1, #4
 800616a:	68f8      	ldr	r0, [r7, #12]
 800616c:	f000 f956 	bl	800641c <I2C_WaitOnFlagUntilTimeout>
 8006170:	4603      	mov	r3, r0
 8006172:	2b00      	cmp	r3, #0
 8006174:	d001      	beq.n	800617a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8006176:	2301      	movs	r3, #1
 8006178:	e07c      	b.n	8006274 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006184:	b2d2      	uxtb	r2, r2
 8006186:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800618c:	1c5a      	adds	r2, r3, #1
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006196:	3b01      	subs	r3, #1
 8006198:	b29a      	uxth	r2, r3
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061a2:	b29b      	uxth	r3, r3
 80061a4:	3b01      	subs	r3, #1
 80061a6:	b29a      	uxth	r2, r3
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061b0:	b29b      	uxth	r3, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d034      	beq.n	8006220 <HAL_I2C_Mem_Read+0x1d0>
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d130      	bne.n	8006220 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	9300      	str	r3, [sp, #0]
 80061c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061c4:	2200      	movs	r2, #0
 80061c6:	2180      	movs	r1, #128	; 0x80
 80061c8:	68f8      	ldr	r0, [r7, #12]
 80061ca:	f000 f927 	bl	800641c <I2C_WaitOnFlagUntilTimeout>
 80061ce:	4603      	mov	r3, r0
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d001      	beq.n	80061d8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e04d      	b.n	8006274 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061dc:	b29b      	uxth	r3, r3
 80061de:	2bff      	cmp	r3, #255	; 0xff
 80061e0:	d90e      	bls.n	8006200 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	22ff      	movs	r2, #255	; 0xff
 80061e6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061ec:	b2da      	uxtb	r2, r3
 80061ee:	8979      	ldrh	r1, [r7, #10]
 80061f0:	2300      	movs	r3, #0
 80061f2:	9300      	str	r3, [sp, #0]
 80061f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80061f8:	68f8      	ldr	r0, [r7, #12]
 80061fa:	f000 fb4b 	bl	8006894 <I2C_TransferConfig>
 80061fe:	e00f      	b.n	8006220 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006204:	b29a      	uxth	r2, r3
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800620e:	b2da      	uxtb	r2, r3
 8006210:	8979      	ldrh	r1, [r7, #10]
 8006212:	2300      	movs	r3, #0
 8006214:	9300      	str	r3, [sp, #0]
 8006216:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800621a:	68f8      	ldr	r0, [r7, #12]
 800621c:	f000 fb3a 	bl	8006894 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006224:	b29b      	uxth	r3, r3
 8006226:	2b00      	cmp	r3, #0
 8006228:	d19a      	bne.n	8006160 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800622a:	697a      	ldr	r2, [r7, #20]
 800622c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800622e:	68f8      	ldr	r0, [r7, #12]
 8006230:	f000 f98a 	bl	8006548 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006234:	4603      	mov	r3, r0
 8006236:	2b00      	cmp	r3, #0
 8006238:	d001      	beq.n	800623e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800623a:	2301      	movs	r3, #1
 800623c:	e01a      	b.n	8006274 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	2220      	movs	r2, #32
 8006244:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	6859      	ldr	r1, [r3, #4]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	4b0b      	ldr	r3, [pc, #44]	; (8006280 <HAL_I2C_Mem_Read+0x230>)
 8006252:	400b      	ands	r3, r1
 8006254:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	2220      	movs	r2, #32
 800625a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	2200      	movs	r2, #0
 8006262:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2200      	movs	r2, #0
 800626a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800626e:	2300      	movs	r3, #0
 8006270:	e000      	b.n	8006274 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8006272:	2302      	movs	r3, #2
  }
}
 8006274:	4618      	mov	r0, r3
 8006276:	3718      	adds	r7, #24
 8006278:	46bd      	mov	sp, r7
 800627a:	bd80      	pop	{r7, pc}
 800627c:	80002400 	.word	0x80002400
 8006280:	fe00e800 	.word	0xfe00e800

08006284 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b086      	sub	sp, #24
 8006288:	af02      	add	r7, sp, #8
 800628a:	60f8      	str	r0, [r7, #12]
 800628c:	4608      	mov	r0, r1
 800628e:	4611      	mov	r1, r2
 8006290:	461a      	mov	r2, r3
 8006292:	4603      	mov	r3, r0
 8006294:	817b      	strh	r3, [r7, #10]
 8006296:	460b      	mov	r3, r1
 8006298:	813b      	strh	r3, [r7, #8]
 800629a:	4613      	mov	r3, r2
 800629c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800629e:	88fb      	ldrh	r3, [r7, #6]
 80062a0:	b2da      	uxtb	r2, r3
 80062a2:	8979      	ldrh	r1, [r7, #10]
 80062a4:	4b20      	ldr	r3, [pc, #128]	; (8006328 <I2C_RequestMemoryWrite+0xa4>)
 80062a6:	9300      	str	r3, [sp, #0]
 80062a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80062ac:	68f8      	ldr	r0, [r7, #12]
 80062ae:	f000 faf1 	bl	8006894 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062b2:	69fa      	ldr	r2, [r7, #28]
 80062b4:	69b9      	ldr	r1, [r7, #24]
 80062b6:	68f8      	ldr	r0, [r7, #12]
 80062b8:	f000 f8ff 	bl	80064ba <I2C_WaitOnTXISFlagUntilTimeout>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d001      	beq.n	80062c6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80062c2:	2301      	movs	r3, #1
 80062c4:	e02c      	b.n	8006320 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80062c6:	88fb      	ldrh	r3, [r7, #6]
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d105      	bne.n	80062d8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80062cc:	893b      	ldrh	r3, [r7, #8]
 80062ce:	b2da      	uxtb	r2, r3
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	629a      	str	r2, [r3, #40]	; 0x28
 80062d6:	e015      	b.n	8006304 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80062d8:	893b      	ldrh	r3, [r7, #8]
 80062da:	0a1b      	lsrs	r3, r3, #8
 80062dc:	b29b      	uxth	r3, r3
 80062de:	b2da      	uxtb	r2, r3
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062e6:	69fa      	ldr	r2, [r7, #28]
 80062e8:	69b9      	ldr	r1, [r7, #24]
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f000 f8e5 	bl	80064ba <I2C_WaitOnTXISFlagUntilTimeout>
 80062f0:	4603      	mov	r3, r0
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d001      	beq.n	80062fa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e012      	b.n	8006320 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80062fa:	893b      	ldrh	r3, [r7, #8]
 80062fc:	b2da      	uxtb	r2, r3
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	9300      	str	r3, [sp, #0]
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	2200      	movs	r2, #0
 800630c:	2180      	movs	r1, #128	; 0x80
 800630e:	68f8      	ldr	r0, [r7, #12]
 8006310:	f000 f884 	bl	800641c <I2C_WaitOnFlagUntilTimeout>
 8006314:	4603      	mov	r3, r0
 8006316:	2b00      	cmp	r3, #0
 8006318:	d001      	beq.n	800631e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800631a:	2301      	movs	r3, #1
 800631c:	e000      	b.n	8006320 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800631e:	2300      	movs	r3, #0
}
 8006320:	4618      	mov	r0, r3
 8006322:	3710      	adds	r7, #16
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}
 8006328:	80002000 	.word	0x80002000

0800632c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b086      	sub	sp, #24
 8006330:	af02      	add	r7, sp, #8
 8006332:	60f8      	str	r0, [r7, #12]
 8006334:	4608      	mov	r0, r1
 8006336:	4611      	mov	r1, r2
 8006338:	461a      	mov	r2, r3
 800633a:	4603      	mov	r3, r0
 800633c:	817b      	strh	r3, [r7, #10]
 800633e:	460b      	mov	r3, r1
 8006340:	813b      	strh	r3, [r7, #8]
 8006342:	4613      	mov	r3, r2
 8006344:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006346:	88fb      	ldrh	r3, [r7, #6]
 8006348:	b2da      	uxtb	r2, r3
 800634a:	8979      	ldrh	r1, [r7, #10]
 800634c:	4b20      	ldr	r3, [pc, #128]	; (80063d0 <I2C_RequestMemoryRead+0xa4>)
 800634e:	9300      	str	r3, [sp, #0]
 8006350:	2300      	movs	r3, #0
 8006352:	68f8      	ldr	r0, [r7, #12]
 8006354:	f000 fa9e 	bl	8006894 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006358:	69fa      	ldr	r2, [r7, #28]
 800635a:	69b9      	ldr	r1, [r7, #24]
 800635c:	68f8      	ldr	r0, [r7, #12]
 800635e:	f000 f8ac 	bl	80064ba <I2C_WaitOnTXISFlagUntilTimeout>
 8006362:	4603      	mov	r3, r0
 8006364:	2b00      	cmp	r3, #0
 8006366:	d001      	beq.n	800636c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8006368:	2301      	movs	r3, #1
 800636a:	e02c      	b.n	80063c6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800636c:	88fb      	ldrh	r3, [r7, #6]
 800636e:	2b01      	cmp	r3, #1
 8006370:	d105      	bne.n	800637e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006372:	893b      	ldrh	r3, [r7, #8]
 8006374:	b2da      	uxtb	r2, r3
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	629a      	str	r2, [r3, #40]	; 0x28
 800637c:	e015      	b.n	80063aa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800637e:	893b      	ldrh	r3, [r7, #8]
 8006380:	0a1b      	lsrs	r3, r3, #8
 8006382:	b29b      	uxth	r3, r3
 8006384:	b2da      	uxtb	r2, r3
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800638c:	69fa      	ldr	r2, [r7, #28]
 800638e:	69b9      	ldr	r1, [r7, #24]
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	f000 f892 	bl	80064ba <I2C_WaitOnTXISFlagUntilTimeout>
 8006396:	4603      	mov	r3, r0
 8006398:	2b00      	cmp	r3, #0
 800639a:	d001      	beq.n	80063a0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e012      	b.n	80063c6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80063a0:	893b      	ldrh	r3, [r7, #8]
 80063a2:	b2da      	uxtb	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	9300      	str	r3, [sp, #0]
 80063ae:	69bb      	ldr	r3, [r7, #24]
 80063b0:	2200      	movs	r2, #0
 80063b2:	2140      	movs	r1, #64	; 0x40
 80063b4:	68f8      	ldr	r0, [r7, #12]
 80063b6:	f000 f831 	bl	800641c <I2C_WaitOnFlagUntilTimeout>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d001      	beq.n	80063c4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	e000      	b.n	80063c6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80063c4:	2300      	movs	r3, #0
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3710      	adds	r7, #16
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}
 80063ce:	bf00      	nop
 80063d0:	80002000 	.word	0x80002000

080063d4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80063d4:	b480      	push	{r7}
 80063d6:	b083      	sub	sp, #12
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	699b      	ldr	r3, [r3, #24]
 80063e2:	f003 0302 	and.w	r3, r3, #2
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d103      	bne.n	80063f2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2200      	movs	r2, #0
 80063f0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	699b      	ldr	r3, [r3, #24]
 80063f8:	f003 0301 	and.w	r3, r3, #1
 80063fc:	2b01      	cmp	r3, #1
 80063fe:	d007      	beq.n	8006410 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	699a      	ldr	r2, [r3, #24]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f042 0201 	orr.w	r2, r2, #1
 800640e:	619a      	str	r2, [r3, #24]
  }
}
 8006410:	bf00      	nop
 8006412:	370c      	adds	r7, #12
 8006414:	46bd      	mov	sp, r7
 8006416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641a:	4770      	bx	lr

0800641c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	60f8      	str	r0, [r7, #12]
 8006424:	60b9      	str	r1, [r7, #8]
 8006426:	603b      	str	r3, [r7, #0]
 8006428:	4613      	mov	r3, r2
 800642a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800642c:	e031      	b.n	8006492 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006434:	d02d      	beq.n	8006492 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006436:	f7fd fc5b 	bl	8003cf0 <HAL_GetTick>
 800643a:	4602      	mov	r2, r0
 800643c:	69bb      	ldr	r3, [r7, #24]
 800643e:	1ad3      	subs	r3, r2, r3
 8006440:	683a      	ldr	r2, [r7, #0]
 8006442:	429a      	cmp	r2, r3
 8006444:	d302      	bcc.n	800644c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d122      	bne.n	8006492 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	699a      	ldr	r2, [r3, #24]
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	4013      	ands	r3, r2
 8006456:	68ba      	ldr	r2, [r7, #8]
 8006458:	429a      	cmp	r2, r3
 800645a:	bf0c      	ite	eq
 800645c:	2301      	moveq	r3, #1
 800645e:	2300      	movne	r3, #0
 8006460:	b2db      	uxtb	r3, r3
 8006462:	461a      	mov	r2, r3
 8006464:	79fb      	ldrb	r3, [r7, #7]
 8006466:	429a      	cmp	r2, r3
 8006468:	d113      	bne.n	8006492 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800646e:	f043 0220 	orr.w	r2, r3, #32
 8006472:	68fb      	ldr	r3, [r7, #12]
 8006474:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2220      	movs	r2, #32
 800647a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2200      	movs	r2, #0
 8006482:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2200      	movs	r2, #0
 800648a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800648e:	2301      	movs	r3, #1
 8006490:	e00f      	b.n	80064b2 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	699a      	ldr	r2, [r3, #24]
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	4013      	ands	r3, r2
 800649c:	68ba      	ldr	r2, [r7, #8]
 800649e:	429a      	cmp	r2, r3
 80064a0:	bf0c      	ite	eq
 80064a2:	2301      	moveq	r3, #1
 80064a4:	2300      	movne	r3, #0
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	461a      	mov	r2, r3
 80064aa:	79fb      	ldrb	r3, [r7, #7]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d0be      	beq.n	800642e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064b0:	2300      	movs	r3, #0
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3710      	adds	r7, #16
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}

080064ba <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80064ba:	b580      	push	{r7, lr}
 80064bc:	b084      	sub	sp, #16
 80064be:	af00      	add	r7, sp, #0
 80064c0:	60f8      	str	r0, [r7, #12]
 80064c2:	60b9      	str	r1, [r7, #8]
 80064c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80064c6:	e033      	b.n	8006530 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80064c8:	687a      	ldr	r2, [r7, #4]
 80064ca:	68b9      	ldr	r1, [r7, #8]
 80064cc:	68f8      	ldr	r0, [r7, #12]
 80064ce:	f000 f901 	bl	80066d4 <I2C_IsErrorOccurred>
 80064d2:	4603      	mov	r3, r0
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d001      	beq.n	80064dc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80064d8:	2301      	movs	r3, #1
 80064da:	e031      	b.n	8006540 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064e2:	d025      	beq.n	8006530 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064e4:	f7fd fc04 	bl	8003cf0 <HAL_GetTick>
 80064e8:	4602      	mov	r2, r0
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	1ad3      	subs	r3, r2, r3
 80064ee:	68ba      	ldr	r2, [r7, #8]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d302      	bcc.n	80064fa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d11a      	bne.n	8006530 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	699b      	ldr	r3, [r3, #24]
 8006500:	f003 0302 	and.w	r3, r3, #2
 8006504:	2b02      	cmp	r3, #2
 8006506:	d013      	beq.n	8006530 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800650c:	f043 0220 	orr.w	r2, r3, #32
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2220      	movs	r2, #32
 8006518:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2200      	movs	r2, #0
 8006520:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2200      	movs	r2, #0
 8006528:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	e007      	b.n	8006540 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	699b      	ldr	r3, [r3, #24]
 8006536:	f003 0302 	and.w	r3, r3, #2
 800653a:	2b02      	cmp	r3, #2
 800653c:	d1c4      	bne.n	80064c8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800653e:	2300      	movs	r3, #0
}
 8006540:	4618      	mov	r0, r3
 8006542:	3710      	adds	r7, #16
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}

08006548 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	60f8      	str	r0, [r7, #12]
 8006550:	60b9      	str	r1, [r7, #8]
 8006552:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006554:	e02f      	b.n	80065b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006556:	687a      	ldr	r2, [r7, #4]
 8006558:	68b9      	ldr	r1, [r7, #8]
 800655a:	68f8      	ldr	r0, [r7, #12]
 800655c:	f000 f8ba 	bl	80066d4 <I2C_IsErrorOccurred>
 8006560:	4603      	mov	r3, r0
 8006562:	2b00      	cmp	r3, #0
 8006564:	d001      	beq.n	800656a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006566:	2301      	movs	r3, #1
 8006568:	e02d      	b.n	80065c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800656a:	f7fd fbc1 	bl	8003cf0 <HAL_GetTick>
 800656e:	4602      	mov	r2, r0
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	1ad3      	subs	r3, r2, r3
 8006574:	68ba      	ldr	r2, [r7, #8]
 8006576:	429a      	cmp	r2, r3
 8006578:	d302      	bcc.n	8006580 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d11a      	bne.n	80065b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	699b      	ldr	r3, [r3, #24]
 8006586:	f003 0320 	and.w	r3, r3, #32
 800658a:	2b20      	cmp	r3, #32
 800658c:	d013      	beq.n	80065b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006592:	f043 0220 	orr.w	r2, r3, #32
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2220      	movs	r2, #32
 800659e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80065b2:	2301      	movs	r3, #1
 80065b4:	e007      	b.n	80065c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	699b      	ldr	r3, [r3, #24]
 80065bc:	f003 0320 	and.w	r3, r3, #32
 80065c0:	2b20      	cmp	r3, #32
 80065c2:	d1c8      	bne.n	8006556 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80065c4:	2300      	movs	r3, #0
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3710      	adds	r7, #16
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}
	...

080065d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b084      	sub	sp, #16
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80065dc:	e06b      	b.n	80066b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80065de:	687a      	ldr	r2, [r7, #4]
 80065e0:	68b9      	ldr	r1, [r7, #8]
 80065e2:	68f8      	ldr	r0, [r7, #12]
 80065e4:	f000 f876 	bl	80066d4 <I2C_IsErrorOccurred>
 80065e8:	4603      	mov	r3, r0
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d001      	beq.n	80065f2 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80065ee:	2301      	movs	r3, #1
 80065f0:	e069      	b.n	80066c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	699b      	ldr	r3, [r3, #24]
 80065f8:	f003 0320 	and.w	r3, r3, #32
 80065fc:	2b20      	cmp	r3, #32
 80065fe:	d138      	bne.n	8006672 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	699b      	ldr	r3, [r3, #24]
 8006606:	f003 0304 	and.w	r3, r3, #4
 800660a:	2b04      	cmp	r3, #4
 800660c:	d105      	bne.n	800661a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006612:	2b00      	cmp	r3, #0
 8006614:	d001      	beq.n	800661a <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8006616:	2300      	movs	r3, #0
 8006618:	e055      	b.n	80066c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	699b      	ldr	r3, [r3, #24]
 8006620:	f003 0310 	and.w	r3, r3, #16
 8006624:	2b10      	cmp	r3, #16
 8006626:	d107      	bne.n	8006638 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	2210      	movs	r2, #16
 800662e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2204      	movs	r2, #4
 8006634:	645a      	str	r2, [r3, #68]	; 0x44
 8006636:	e002      	b.n	800663e <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2200      	movs	r2, #0
 800663c:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	2220      	movs	r2, #32
 8006644:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	6859      	ldr	r1, [r3, #4]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	4b1f      	ldr	r3, [pc, #124]	; (80066d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8006652:	400b      	ands	r3, r1
 8006654:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2220      	movs	r2, #32
 800665a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2200      	movs	r2, #0
 8006662:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	2200      	movs	r2, #0
 800666a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	e029      	b.n	80066c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006672:	f7fd fb3d 	bl	8003cf0 <HAL_GetTick>
 8006676:	4602      	mov	r2, r0
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	1ad3      	subs	r3, r2, r3
 800667c:	68ba      	ldr	r2, [r7, #8]
 800667e:	429a      	cmp	r2, r3
 8006680:	d302      	bcc.n	8006688 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d116      	bne.n	80066b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	699b      	ldr	r3, [r3, #24]
 800668e:	f003 0304 	and.w	r3, r3, #4
 8006692:	2b04      	cmp	r3, #4
 8006694:	d00f      	beq.n	80066b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800669a:	f043 0220 	orr.w	r2, r3, #32
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2220      	movs	r2, #32
 80066a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2200      	movs	r2, #0
 80066ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80066b2:	2301      	movs	r3, #1
 80066b4:	e007      	b.n	80066c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	699b      	ldr	r3, [r3, #24]
 80066bc:	f003 0304 	and.w	r3, r3, #4
 80066c0:	2b04      	cmp	r3, #4
 80066c2:	d18c      	bne.n	80065de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3710      	adds	r7, #16
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	fe00e800 	.word	0xfe00e800

080066d4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b08a      	sub	sp, #40	; 0x28
 80066d8:	af00      	add	r7, sp, #0
 80066da:	60f8      	str	r0, [r7, #12]
 80066dc:	60b9      	str	r1, [r7, #8]
 80066de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066e0:	2300      	movs	r3, #0
 80066e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	699b      	ldr	r3, [r3, #24]
 80066ec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80066ee:	2300      	movs	r3, #0
 80066f0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	f003 0310 	and.w	r3, r3, #16
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d068      	beq.n	80067d2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	2210      	movs	r2, #16
 8006706:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006708:	e049      	b.n	800679e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006710:	d045      	beq.n	800679e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006712:	f7fd faed 	bl	8003cf0 <HAL_GetTick>
 8006716:	4602      	mov	r2, r0
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	1ad3      	subs	r3, r2, r3
 800671c:	68ba      	ldr	r2, [r7, #8]
 800671e:	429a      	cmp	r2, r3
 8006720:	d302      	bcc.n	8006728 <I2C_IsErrorOccurred+0x54>
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d13a      	bne.n	800679e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006732:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800673a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	699b      	ldr	r3, [r3, #24]
 8006742:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006746:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800674a:	d121      	bne.n	8006790 <I2C_IsErrorOccurred+0xbc>
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006752:	d01d      	beq.n	8006790 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006754:	7cfb      	ldrb	r3, [r7, #19]
 8006756:	2b20      	cmp	r3, #32
 8006758:	d01a      	beq.n	8006790 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	685a      	ldr	r2, [r3, #4]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006768:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800676a:	f7fd fac1 	bl	8003cf0 <HAL_GetTick>
 800676e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006770:	e00e      	b.n	8006790 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006772:	f7fd fabd 	bl	8003cf0 <HAL_GetTick>
 8006776:	4602      	mov	r2, r0
 8006778:	69fb      	ldr	r3, [r7, #28]
 800677a:	1ad3      	subs	r3, r2, r3
 800677c:	2b19      	cmp	r3, #25
 800677e:	d907      	bls.n	8006790 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006780:	6a3b      	ldr	r3, [r7, #32]
 8006782:	f043 0320 	orr.w	r3, r3, #32
 8006786:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006788:	2301      	movs	r3, #1
 800678a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800678e:	e006      	b.n	800679e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	699b      	ldr	r3, [r3, #24]
 8006796:	f003 0320 	and.w	r3, r3, #32
 800679a:	2b20      	cmp	r3, #32
 800679c:	d1e9      	bne.n	8006772 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	699b      	ldr	r3, [r3, #24]
 80067a4:	f003 0320 	and.w	r3, r3, #32
 80067a8:	2b20      	cmp	r3, #32
 80067aa:	d003      	beq.n	80067b4 <I2C_IsErrorOccurred+0xe0>
 80067ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d0aa      	beq.n	800670a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80067b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d103      	bne.n	80067c4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	2220      	movs	r2, #32
 80067c2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80067c4:	6a3b      	ldr	r3, [r7, #32]
 80067c6:	f043 0304 	orr.w	r3, r3, #4
 80067ca:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80067cc:	2301      	movs	r3, #1
 80067ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	699b      	ldr	r3, [r3, #24]
 80067d8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80067da:	69bb      	ldr	r3, [r7, #24]
 80067dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d00b      	beq.n	80067fc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80067e4:	6a3b      	ldr	r3, [r7, #32]
 80067e6:	f043 0301 	orr.w	r3, r3, #1
 80067ea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80067f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80067fc:	69bb      	ldr	r3, [r7, #24]
 80067fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006802:	2b00      	cmp	r3, #0
 8006804:	d00b      	beq.n	800681e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006806:	6a3b      	ldr	r3, [r7, #32]
 8006808:	f043 0308 	orr.w	r3, r3, #8
 800680c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006816:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006818:	2301      	movs	r3, #1
 800681a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800681e:	69bb      	ldr	r3, [r7, #24]
 8006820:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006824:	2b00      	cmp	r3, #0
 8006826:	d00b      	beq.n	8006840 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006828:	6a3b      	ldr	r3, [r7, #32]
 800682a:	f043 0302 	orr.w	r3, r3, #2
 800682e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006838:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8006840:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006844:	2b00      	cmp	r3, #0
 8006846:	d01c      	beq.n	8006882 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006848:	68f8      	ldr	r0, [r7, #12]
 800684a:	f7ff fdc3 	bl	80063d4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	6859      	ldr	r1, [r3, #4]
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	4b0d      	ldr	r3, [pc, #52]	; (8006890 <I2C_IsErrorOccurred+0x1bc>)
 800685a:	400b      	ands	r3, r1
 800685c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006862:	6a3b      	ldr	r3, [r7, #32]
 8006864:	431a      	orrs	r2, r3
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2220      	movs	r2, #32
 800686e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	2200      	movs	r2, #0
 8006876:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2200      	movs	r2, #0
 800687e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8006882:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006886:	4618      	mov	r0, r3
 8006888:	3728      	adds	r7, #40	; 0x28
 800688a:	46bd      	mov	sp, r7
 800688c:	bd80      	pop	{r7, pc}
 800688e:	bf00      	nop
 8006890:	fe00e800 	.word	0xfe00e800

08006894 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006894:	b480      	push	{r7}
 8006896:	b087      	sub	sp, #28
 8006898:	af00      	add	r7, sp, #0
 800689a:	60f8      	str	r0, [r7, #12]
 800689c:	607b      	str	r3, [r7, #4]
 800689e:	460b      	mov	r3, r1
 80068a0:	817b      	strh	r3, [r7, #10]
 80068a2:	4613      	mov	r3, r2
 80068a4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80068a6:	897b      	ldrh	r3, [r7, #10]
 80068a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80068ac:	7a7b      	ldrb	r3, [r7, #9]
 80068ae:	041b      	lsls	r3, r3, #16
 80068b0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80068b4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80068ba:	6a3b      	ldr	r3, [r7, #32]
 80068bc:	4313      	orrs	r3, r2
 80068be:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80068c2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	685a      	ldr	r2, [r3, #4]
 80068ca:	6a3b      	ldr	r3, [r7, #32]
 80068cc:	0d5b      	lsrs	r3, r3, #21
 80068ce:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80068d2:	4b08      	ldr	r3, [pc, #32]	; (80068f4 <I2C_TransferConfig+0x60>)
 80068d4:	430b      	orrs	r3, r1
 80068d6:	43db      	mvns	r3, r3
 80068d8:	ea02 0103 	and.w	r1, r2, r3
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	697a      	ldr	r2, [r7, #20]
 80068e2:	430a      	orrs	r2, r1
 80068e4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80068e6:	bf00      	nop
 80068e8:	371c      	adds	r7, #28
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr
 80068f2:	bf00      	nop
 80068f4:	03ff63ff 	.word	0x03ff63ff

080068f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80068f8:	b480      	push	{r7}
 80068fa:	b083      	sub	sp, #12
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
 8006900:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006908:	b2db      	uxtb	r3, r3
 800690a:	2b20      	cmp	r3, #32
 800690c:	d138      	bne.n	8006980 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006914:	2b01      	cmp	r3, #1
 8006916:	d101      	bne.n	800691c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006918:	2302      	movs	r3, #2
 800691a:	e032      	b.n	8006982 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2224      	movs	r2, #36	; 0x24
 8006928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f022 0201 	bic.w	r2, r2, #1
 800693a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	681a      	ldr	r2, [r3, #0]
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800694a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	6819      	ldr	r1, [r3, #0]
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	683a      	ldr	r2, [r7, #0]
 8006958:	430a      	orrs	r2, r1
 800695a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	681a      	ldr	r2, [r3, #0]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f042 0201 	orr.w	r2, r2, #1
 800696a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2220      	movs	r2, #32
 8006970:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2200      	movs	r2, #0
 8006978:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800697c:	2300      	movs	r3, #0
 800697e:	e000      	b.n	8006982 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006980:	2302      	movs	r3, #2
  }
}
 8006982:	4618      	mov	r0, r3
 8006984:	370c      	adds	r7, #12
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr

0800698e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800698e:	b480      	push	{r7}
 8006990:	b085      	sub	sp, #20
 8006992:	af00      	add	r7, sp, #0
 8006994:	6078      	str	r0, [r7, #4]
 8006996:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	2b20      	cmp	r3, #32
 80069a2:	d139      	bne.n	8006a18 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d101      	bne.n	80069b2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80069ae:	2302      	movs	r3, #2
 80069b0:	e033      	b.n	8006a1a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	2201      	movs	r2, #1
 80069b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2224      	movs	r2, #36	; 0x24
 80069be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	681a      	ldr	r2, [r3, #0]
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f022 0201 	bic.w	r2, r2, #1
 80069d0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80069e0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	021b      	lsls	r3, r3, #8
 80069e6:	68fa      	ldr	r2, [r7, #12]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	68fa      	ldr	r2, [r7, #12]
 80069f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	681a      	ldr	r2, [r3, #0]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f042 0201 	orr.w	r2, r2, #1
 8006a02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2220      	movs	r2, #32
 8006a08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006a14:	2300      	movs	r3, #0
 8006a16:	e000      	b.n	8006a1a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006a18:	2302      	movs	r3, #2
  }
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3714      	adds	r7, #20
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr
	...

08006a28 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8006a28:	b480      	push	{r7}
 8006a2a:	b085      	sub	sp, #20
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006a30:	4b0b      	ldr	r3, [pc, #44]	; (8006a60 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8006a32:	699b      	ldr	r3, [r3, #24]
 8006a34:	4a0a      	ldr	r2, [pc, #40]	; (8006a60 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8006a36:	f043 0301 	orr.w	r3, r3, #1
 8006a3a:	6193      	str	r3, [r2, #24]
 8006a3c:	4b08      	ldr	r3, [pc, #32]	; (8006a60 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8006a3e:	699b      	ldr	r3, [r3, #24]
 8006a40:	f003 0301 	and.w	r3, r3, #1
 8006a44:	60fb      	str	r3, [r7, #12]
 8006a46:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8006a48:	4b06      	ldr	r3, [pc, #24]	; (8006a64 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8006a4a:	681a      	ldr	r2, [r3, #0]
 8006a4c:	4905      	ldr	r1, [pc, #20]	; (8006a64 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	600b      	str	r3, [r1, #0]
}
 8006a54:	bf00      	nop
 8006a56:	3714      	adds	r7, #20
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr
 8006a60:	40021000 	.word	0x40021000
 8006a64:	40010000 	.word	0x40010000

08006a68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8006a6e:	af00      	add	r7, sp, #0
 8006a70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006a74:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006a78:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006a7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006a7e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d102      	bne.n	8006a8e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	f001 b823 	b.w	8007ad4 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006a8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006a92:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f003 0301 	and.w	r3, r3, #1
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	f000 817d 	beq.w	8006d9e <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006aa4:	4bbc      	ldr	r3, [pc, #752]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	f003 030c 	and.w	r3, r3, #12
 8006aac:	2b04      	cmp	r3, #4
 8006aae:	d00c      	beq.n	8006aca <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006ab0:	4bb9      	ldr	r3, [pc, #740]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006ab2:	685b      	ldr	r3, [r3, #4]
 8006ab4:	f003 030c 	and.w	r3, r3, #12
 8006ab8:	2b08      	cmp	r3, #8
 8006aba:	d15c      	bne.n	8006b76 <HAL_RCC_OscConfig+0x10e>
 8006abc:	4bb6      	ldr	r3, [pc, #728]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ac4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ac8:	d155      	bne.n	8006b76 <HAL_RCC_OscConfig+0x10e>
 8006aca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006ace:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ad2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8006ad6:	fa93 f3a3 	rbit	r3, r3
 8006ada:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006ade:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ae2:	fab3 f383 	clz	r3, r3
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	095b      	lsrs	r3, r3, #5
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	f043 0301 	orr.w	r3, r3, #1
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d102      	bne.n	8006afc <HAL_RCC_OscConfig+0x94>
 8006af6:	4ba8      	ldr	r3, [pc, #672]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	e015      	b.n	8006b28 <HAL_RCC_OscConfig+0xc0>
 8006afc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006b00:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b04:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8006b08:	fa93 f3a3 	rbit	r3, r3
 8006b0c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8006b10:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006b14:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8006b18:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8006b1c:	fa93 f3a3 	rbit	r3, r3
 8006b20:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8006b24:	4b9c      	ldr	r3, [pc, #624]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b28:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006b2c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8006b30:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8006b34:	fa92 f2a2 	rbit	r2, r2
 8006b38:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8006b3c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8006b40:	fab2 f282 	clz	r2, r2
 8006b44:	b2d2      	uxtb	r2, r2
 8006b46:	f042 0220 	orr.w	r2, r2, #32
 8006b4a:	b2d2      	uxtb	r2, r2
 8006b4c:	f002 021f 	and.w	r2, r2, #31
 8006b50:	2101      	movs	r1, #1
 8006b52:	fa01 f202 	lsl.w	r2, r1, r2
 8006b56:	4013      	ands	r3, r2
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	f000 811f 	beq.w	8006d9c <HAL_RCC_OscConfig+0x334>
 8006b5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006b62:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	f040 8116 	bne.w	8006d9c <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	f000 bfaf 	b.w	8007ad4 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006b7a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b86:	d106      	bne.n	8006b96 <HAL_RCC_OscConfig+0x12e>
 8006b88:	4b83      	ldr	r3, [pc, #524]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a82      	ldr	r2, [pc, #520]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006b8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b92:	6013      	str	r3, [r2, #0]
 8006b94:	e036      	b.n	8006c04 <HAL_RCC_OscConfig+0x19c>
 8006b96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006b9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d10c      	bne.n	8006bc0 <HAL_RCC_OscConfig+0x158>
 8006ba6:	4b7c      	ldr	r3, [pc, #496]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a7b      	ldr	r2, [pc, #492]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006bac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bb0:	6013      	str	r3, [r2, #0]
 8006bb2:	4b79      	ldr	r3, [pc, #484]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a78      	ldr	r2, [pc, #480]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006bb8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006bbc:	6013      	str	r3, [r2, #0]
 8006bbe:	e021      	b.n	8006c04 <HAL_RCC_OscConfig+0x19c>
 8006bc0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006bc4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006bd0:	d10c      	bne.n	8006bec <HAL_RCC_OscConfig+0x184>
 8006bd2:	4b71      	ldr	r3, [pc, #452]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a70      	ldr	r2, [pc, #448]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006bd8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006bdc:	6013      	str	r3, [r2, #0]
 8006bde:	4b6e      	ldr	r3, [pc, #440]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a6d      	ldr	r2, [pc, #436]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006be4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006be8:	6013      	str	r3, [r2, #0]
 8006bea:	e00b      	b.n	8006c04 <HAL_RCC_OscConfig+0x19c>
 8006bec:	4b6a      	ldr	r3, [pc, #424]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a69      	ldr	r2, [pc, #420]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006bf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bf6:	6013      	str	r3, [r2, #0]
 8006bf8:	4b67      	ldr	r3, [pc, #412]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a66      	ldr	r2, [pc, #408]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006bfe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006c02:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006c04:	4b64      	ldr	r3, [pc, #400]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c08:	f023 020f 	bic.w	r2, r3, #15
 8006c0c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006c10:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	495f      	ldr	r1, [pc, #380]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006c1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006c22:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d059      	beq.n	8006ce2 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c2e:	f7fd f85f 	bl	8003cf0 <HAL_GetTick>
 8006c32:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c36:	e00a      	b.n	8006c4e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006c38:	f7fd f85a 	bl	8003cf0 <HAL_GetTick>
 8006c3c:	4602      	mov	r2, r0
 8006c3e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006c42:	1ad3      	subs	r3, r2, r3
 8006c44:	2b64      	cmp	r3, #100	; 0x64
 8006c46:	d902      	bls.n	8006c4e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8006c48:	2303      	movs	r3, #3
 8006c4a:	f000 bf43 	b.w	8007ad4 <HAL_RCC_OscConfig+0x106c>
 8006c4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006c52:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c56:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8006c5a:	fa93 f3a3 	rbit	r3, r3
 8006c5e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8006c62:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006c66:	fab3 f383 	clz	r3, r3
 8006c6a:	b2db      	uxtb	r3, r3
 8006c6c:	095b      	lsrs	r3, r3, #5
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	f043 0301 	orr.w	r3, r3, #1
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	2b01      	cmp	r3, #1
 8006c78:	d102      	bne.n	8006c80 <HAL_RCC_OscConfig+0x218>
 8006c7a:	4b47      	ldr	r3, [pc, #284]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	e015      	b.n	8006cac <HAL_RCC_OscConfig+0x244>
 8006c80:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006c84:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c88:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8006c8c:	fa93 f3a3 	rbit	r3, r3
 8006c90:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8006c94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006c98:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8006c9c:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8006ca0:	fa93 f3a3 	rbit	r3, r3
 8006ca4:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8006ca8:	4b3b      	ldr	r3, [pc, #236]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006cb0:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8006cb4:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8006cb8:	fa92 f2a2 	rbit	r2, r2
 8006cbc:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8006cc0:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8006cc4:	fab2 f282 	clz	r2, r2
 8006cc8:	b2d2      	uxtb	r2, r2
 8006cca:	f042 0220 	orr.w	r2, r2, #32
 8006cce:	b2d2      	uxtb	r2, r2
 8006cd0:	f002 021f 	and.w	r2, r2, #31
 8006cd4:	2101      	movs	r1, #1
 8006cd6:	fa01 f202 	lsl.w	r2, r1, r2
 8006cda:	4013      	ands	r3, r2
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d0ab      	beq.n	8006c38 <HAL_RCC_OscConfig+0x1d0>
 8006ce0:	e05d      	b.n	8006d9e <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ce2:	f7fd f805 	bl	8003cf0 <HAL_GetTick>
 8006ce6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006cea:	e00a      	b.n	8006d02 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006cec:	f7fd f800 	bl	8003cf0 <HAL_GetTick>
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006cf6:	1ad3      	subs	r3, r2, r3
 8006cf8:	2b64      	cmp	r3, #100	; 0x64
 8006cfa:	d902      	bls.n	8006d02 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8006cfc:	2303      	movs	r3, #3
 8006cfe:	f000 bee9 	b.w	8007ad4 <HAL_RCC_OscConfig+0x106c>
 8006d02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006d06:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d0a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8006d0e:	fa93 f3a3 	rbit	r3, r3
 8006d12:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8006d16:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d1a:	fab3 f383 	clz	r3, r3
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	095b      	lsrs	r3, r3, #5
 8006d22:	b2db      	uxtb	r3, r3
 8006d24:	f043 0301 	orr.w	r3, r3, #1
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d102      	bne.n	8006d34 <HAL_RCC_OscConfig+0x2cc>
 8006d2e:	4b1a      	ldr	r3, [pc, #104]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	e015      	b.n	8006d60 <HAL_RCC_OscConfig+0x2f8>
 8006d34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006d38:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d3c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8006d40:	fa93 f3a3 	rbit	r3, r3
 8006d44:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8006d48:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006d4c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8006d50:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8006d54:	fa93 f3a3 	rbit	r3, r3
 8006d58:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8006d5c:	4b0e      	ldr	r3, [pc, #56]	; (8006d98 <HAL_RCC_OscConfig+0x330>)
 8006d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d60:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006d64:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8006d68:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8006d6c:	fa92 f2a2 	rbit	r2, r2
 8006d70:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8006d74:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8006d78:	fab2 f282 	clz	r2, r2
 8006d7c:	b2d2      	uxtb	r2, r2
 8006d7e:	f042 0220 	orr.w	r2, r2, #32
 8006d82:	b2d2      	uxtb	r2, r2
 8006d84:	f002 021f 	and.w	r2, r2, #31
 8006d88:	2101      	movs	r1, #1
 8006d8a:	fa01 f202 	lsl.w	r2, r1, r2
 8006d8e:	4013      	ands	r3, r2
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d1ab      	bne.n	8006cec <HAL_RCC_OscConfig+0x284>
 8006d94:	e003      	b.n	8006d9e <HAL_RCC_OscConfig+0x336>
 8006d96:	bf00      	nop
 8006d98:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006da2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f003 0302 	and.w	r3, r3, #2
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	f000 817d 	beq.w	80070ae <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006db4:	4ba6      	ldr	r3, [pc, #664]	; (8007050 <HAL_RCC_OscConfig+0x5e8>)
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	f003 030c 	and.w	r3, r3, #12
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d00b      	beq.n	8006dd8 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006dc0:	4ba3      	ldr	r3, [pc, #652]	; (8007050 <HAL_RCC_OscConfig+0x5e8>)
 8006dc2:	685b      	ldr	r3, [r3, #4]
 8006dc4:	f003 030c 	and.w	r3, r3, #12
 8006dc8:	2b08      	cmp	r3, #8
 8006dca:	d172      	bne.n	8006eb2 <HAL_RCC_OscConfig+0x44a>
 8006dcc:	4ba0      	ldr	r3, [pc, #640]	; (8007050 <HAL_RCC_OscConfig+0x5e8>)
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d16c      	bne.n	8006eb2 <HAL_RCC_OscConfig+0x44a>
 8006dd8:	2302      	movs	r3, #2
 8006dda:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006dde:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8006de2:	fa93 f3a3 	rbit	r3, r3
 8006de6:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8006dea:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006dee:	fab3 f383 	clz	r3, r3
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	095b      	lsrs	r3, r3, #5
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	f043 0301 	orr.w	r3, r3, #1
 8006dfc:	b2db      	uxtb	r3, r3
 8006dfe:	2b01      	cmp	r3, #1
 8006e00:	d102      	bne.n	8006e08 <HAL_RCC_OscConfig+0x3a0>
 8006e02:	4b93      	ldr	r3, [pc, #588]	; (8007050 <HAL_RCC_OscConfig+0x5e8>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	e013      	b.n	8006e30 <HAL_RCC_OscConfig+0x3c8>
 8006e08:	2302      	movs	r3, #2
 8006e0a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e0e:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8006e12:	fa93 f3a3 	rbit	r3, r3
 8006e16:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8006e1a:	2302      	movs	r3, #2
 8006e1c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8006e20:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8006e24:	fa93 f3a3 	rbit	r3, r3
 8006e28:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8006e2c:	4b88      	ldr	r3, [pc, #544]	; (8007050 <HAL_RCC_OscConfig+0x5e8>)
 8006e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e30:	2202      	movs	r2, #2
 8006e32:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8006e36:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8006e3a:	fa92 f2a2 	rbit	r2, r2
 8006e3e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8006e42:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8006e46:	fab2 f282 	clz	r2, r2
 8006e4a:	b2d2      	uxtb	r2, r2
 8006e4c:	f042 0220 	orr.w	r2, r2, #32
 8006e50:	b2d2      	uxtb	r2, r2
 8006e52:	f002 021f 	and.w	r2, r2, #31
 8006e56:	2101      	movs	r1, #1
 8006e58:	fa01 f202 	lsl.w	r2, r1, r2
 8006e5c:	4013      	ands	r3, r2
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d00a      	beq.n	8006e78 <HAL_RCC_OscConfig+0x410>
 8006e62:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006e66:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	691b      	ldr	r3, [r3, #16]
 8006e6e:	2b01      	cmp	r3, #1
 8006e70:	d002      	beq.n	8006e78 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	f000 be2e 	b.w	8007ad4 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e78:	4b75      	ldr	r3, [pc, #468]	; (8007050 <HAL_RCC_OscConfig+0x5e8>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006e84:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	695b      	ldr	r3, [r3, #20]
 8006e8c:	21f8      	movs	r1, #248	; 0xf8
 8006e8e:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e92:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8006e96:	fa91 f1a1 	rbit	r1, r1
 8006e9a:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8006e9e:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8006ea2:	fab1 f181 	clz	r1, r1
 8006ea6:	b2c9      	uxtb	r1, r1
 8006ea8:	408b      	lsls	r3, r1
 8006eaa:	4969      	ldr	r1, [pc, #420]	; (8007050 <HAL_RCC_OscConfig+0x5e8>)
 8006eac:	4313      	orrs	r3, r2
 8006eae:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006eb0:	e0fd      	b.n	80070ae <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006eb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006eb6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	691b      	ldr	r3, [r3, #16]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	f000 8088 	beq.w	8006fd4 <HAL_RCC_OscConfig+0x56c>
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eca:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8006ece:	fa93 f3a3 	rbit	r3, r3
 8006ed2:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8006ed6:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006eda:	fab3 f383 	clz	r3, r3
 8006ede:	b2db      	uxtb	r3, r3
 8006ee0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006ee4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006ee8:	009b      	lsls	r3, r3, #2
 8006eea:	461a      	mov	r2, r3
 8006eec:	2301      	movs	r3, #1
 8006eee:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ef0:	f7fc fefe 	bl	8003cf0 <HAL_GetTick>
 8006ef4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ef8:	e00a      	b.n	8006f10 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006efa:	f7fc fef9 	bl	8003cf0 <HAL_GetTick>
 8006efe:	4602      	mov	r2, r0
 8006f00:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006f04:	1ad3      	subs	r3, r2, r3
 8006f06:	2b02      	cmp	r3, #2
 8006f08:	d902      	bls.n	8006f10 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8006f0a:	2303      	movs	r3, #3
 8006f0c:	f000 bde2 	b.w	8007ad4 <HAL_RCC_OscConfig+0x106c>
 8006f10:	2302      	movs	r3, #2
 8006f12:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f16:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8006f1a:	fa93 f3a3 	rbit	r3, r3
 8006f1e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8006f22:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f26:	fab3 f383 	clz	r3, r3
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	095b      	lsrs	r3, r3, #5
 8006f2e:	b2db      	uxtb	r3, r3
 8006f30:	f043 0301 	orr.w	r3, r3, #1
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	2b01      	cmp	r3, #1
 8006f38:	d102      	bne.n	8006f40 <HAL_RCC_OscConfig+0x4d8>
 8006f3a:	4b45      	ldr	r3, [pc, #276]	; (8007050 <HAL_RCC_OscConfig+0x5e8>)
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	e013      	b.n	8006f68 <HAL_RCC_OscConfig+0x500>
 8006f40:	2302      	movs	r3, #2
 8006f42:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f46:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8006f4a:	fa93 f3a3 	rbit	r3, r3
 8006f4e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8006f52:	2302      	movs	r3, #2
 8006f54:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8006f58:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8006f5c:	fa93 f3a3 	rbit	r3, r3
 8006f60:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8006f64:	4b3a      	ldr	r3, [pc, #232]	; (8007050 <HAL_RCC_OscConfig+0x5e8>)
 8006f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f68:	2202      	movs	r2, #2
 8006f6a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8006f6e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8006f72:	fa92 f2a2 	rbit	r2, r2
 8006f76:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8006f7a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8006f7e:	fab2 f282 	clz	r2, r2
 8006f82:	b2d2      	uxtb	r2, r2
 8006f84:	f042 0220 	orr.w	r2, r2, #32
 8006f88:	b2d2      	uxtb	r2, r2
 8006f8a:	f002 021f 	and.w	r2, r2, #31
 8006f8e:	2101      	movs	r1, #1
 8006f90:	fa01 f202 	lsl.w	r2, r1, r2
 8006f94:	4013      	ands	r3, r2
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d0af      	beq.n	8006efa <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f9a:	4b2d      	ldr	r3, [pc, #180]	; (8007050 <HAL_RCC_OscConfig+0x5e8>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006fa2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006fa6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	695b      	ldr	r3, [r3, #20]
 8006fae:	21f8      	movs	r1, #248	; 0xf8
 8006fb0:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fb4:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8006fb8:	fa91 f1a1 	rbit	r1, r1
 8006fbc:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8006fc0:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8006fc4:	fab1 f181 	clz	r1, r1
 8006fc8:	b2c9      	uxtb	r1, r1
 8006fca:	408b      	lsls	r3, r1
 8006fcc:	4920      	ldr	r1, [pc, #128]	; (8007050 <HAL_RCC_OscConfig+0x5e8>)
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	600b      	str	r3, [r1, #0]
 8006fd2:	e06c      	b.n	80070ae <HAL_RCC_OscConfig+0x646>
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006fda:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8006fde:	fa93 f3a3 	rbit	r3, r3
 8006fe2:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8006fe6:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006fea:	fab3 f383 	clz	r3, r3
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8006ff4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8006ff8:	009b      	lsls	r3, r3, #2
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007000:	f7fc fe76 	bl	8003cf0 <HAL_GetTick>
 8007004:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007008:	e00a      	b.n	8007020 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800700a:	f7fc fe71 	bl	8003cf0 <HAL_GetTick>
 800700e:	4602      	mov	r2, r0
 8007010:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007014:	1ad3      	subs	r3, r2, r3
 8007016:	2b02      	cmp	r3, #2
 8007018:	d902      	bls.n	8007020 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800701a:	2303      	movs	r3, #3
 800701c:	f000 bd5a 	b.w	8007ad4 <HAL_RCC_OscConfig+0x106c>
 8007020:	2302      	movs	r3, #2
 8007022:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007026:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800702a:	fa93 f3a3 	rbit	r3, r3
 800702e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8007032:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007036:	fab3 f383 	clz	r3, r3
 800703a:	b2db      	uxtb	r3, r3
 800703c:	095b      	lsrs	r3, r3, #5
 800703e:	b2db      	uxtb	r3, r3
 8007040:	f043 0301 	orr.w	r3, r3, #1
 8007044:	b2db      	uxtb	r3, r3
 8007046:	2b01      	cmp	r3, #1
 8007048:	d104      	bne.n	8007054 <HAL_RCC_OscConfig+0x5ec>
 800704a:	4b01      	ldr	r3, [pc, #4]	; (8007050 <HAL_RCC_OscConfig+0x5e8>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	e015      	b.n	800707c <HAL_RCC_OscConfig+0x614>
 8007050:	40021000 	.word	0x40021000
 8007054:	2302      	movs	r3, #2
 8007056:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800705a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800705e:	fa93 f3a3 	rbit	r3, r3
 8007062:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8007066:	2302      	movs	r3, #2
 8007068:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800706c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8007070:	fa93 f3a3 	rbit	r3, r3
 8007074:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8007078:	4bc8      	ldr	r3, [pc, #800]	; (800739c <HAL_RCC_OscConfig+0x934>)
 800707a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800707c:	2202      	movs	r2, #2
 800707e:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8007082:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8007086:	fa92 f2a2 	rbit	r2, r2
 800708a:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 800708e:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8007092:	fab2 f282 	clz	r2, r2
 8007096:	b2d2      	uxtb	r2, r2
 8007098:	f042 0220 	orr.w	r2, r2, #32
 800709c:	b2d2      	uxtb	r2, r2
 800709e:	f002 021f 	and.w	r2, r2, #31
 80070a2:	2101      	movs	r1, #1
 80070a4:	fa01 f202 	lsl.w	r2, r1, r2
 80070a8:	4013      	ands	r3, r2
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d1ad      	bne.n	800700a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80070ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80070b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f003 0308 	and.w	r3, r3, #8
 80070be:	2b00      	cmp	r3, #0
 80070c0:	f000 8110 	beq.w	80072e4 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80070c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80070c8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	699b      	ldr	r3, [r3, #24]
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d079      	beq.n	80071c8 <HAL_RCC_OscConfig+0x760>
 80070d4:	2301      	movs	r3, #1
 80070d6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070da:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80070de:	fa93 f3a3 	rbit	r3, r3
 80070e2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80070e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80070ea:	fab3 f383 	clz	r3, r3
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	461a      	mov	r2, r3
 80070f2:	4bab      	ldr	r3, [pc, #684]	; (80073a0 <HAL_RCC_OscConfig+0x938>)
 80070f4:	4413      	add	r3, r2
 80070f6:	009b      	lsls	r3, r3, #2
 80070f8:	461a      	mov	r2, r3
 80070fa:	2301      	movs	r3, #1
 80070fc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80070fe:	f7fc fdf7 	bl	8003cf0 <HAL_GetTick>
 8007102:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007106:	e00a      	b.n	800711e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007108:	f7fc fdf2 	bl	8003cf0 <HAL_GetTick>
 800710c:	4602      	mov	r2, r0
 800710e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007112:	1ad3      	subs	r3, r2, r3
 8007114:	2b02      	cmp	r3, #2
 8007116:	d902      	bls.n	800711e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8007118:	2303      	movs	r3, #3
 800711a:	f000 bcdb 	b.w	8007ad4 <HAL_RCC_OscConfig+0x106c>
 800711e:	2302      	movs	r3, #2
 8007120:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007124:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007128:	fa93 f3a3 	rbit	r3, r3
 800712c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007130:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007134:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8007138:	2202      	movs	r2, #2
 800713a:	601a      	str	r2, [r3, #0]
 800713c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007140:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	fa93 f2a3 	rbit	r2, r3
 800714a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800714e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007152:	601a      	str	r2, [r3, #0]
 8007154:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007158:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800715c:	2202      	movs	r2, #2
 800715e:	601a      	str	r2, [r3, #0]
 8007160:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007164:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	fa93 f2a3 	rbit	r2, r3
 800716e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007172:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007176:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007178:	4b88      	ldr	r3, [pc, #544]	; (800739c <HAL_RCC_OscConfig+0x934>)
 800717a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800717c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007180:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007184:	2102      	movs	r1, #2
 8007186:	6019      	str	r1, [r3, #0]
 8007188:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800718c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	fa93 f1a3 	rbit	r1, r3
 8007196:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800719a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800719e:	6019      	str	r1, [r3, #0]
  return result;
 80071a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071a4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	fab3 f383 	clz	r3, r3
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80071b4:	b2db      	uxtb	r3, r3
 80071b6:	f003 031f 	and.w	r3, r3, #31
 80071ba:	2101      	movs	r1, #1
 80071bc:	fa01 f303 	lsl.w	r3, r1, r3
 80071c0:	4013      	ands	r3, r2
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d0a0      	beq.n	8007108 <HAL_RCC_OscConfig+0x6a0>
 80071c6:	e08d      	b.n	80072e4 <HAL_RCC_OscConfig+0x87c>
 80071c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071cc:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80071d0:	2201      	movs	r2, #1
 80071d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071d8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	fa93 f2a3 	rbit	r2, r3
 80071e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071e6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80071ea:	601a      	str	r2, [r3, #0]
  return result;
 80071ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071f0:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80071f4:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80071f6:	fab3 f383 	clz	r3, r3
 80071fa:	b2db      	uxtb	r3, r3
 80071fc:	461a      	mov	r2, r3
 80071fe:	4b68      	ldr	r3, [pc, #416]	; (80073a0 <HAL_RCC_OscConfig+0x938>)
 8007200:	4413      	add	r3, r2
 8007202:	009b      	lsls	r3, r3, #2
 8007204:	461a      	mov	r2, r3
 8007206:	2300      	movs	r3, #0
 8007208:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800720a:	f7fc fd71 	bl	8003cf0 <HAL_GetTick>
 800720e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007212:	e00a      	b.n	800722a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007214:	f7fc fd6c 	bl	8003cf0 <HAL_GetTick>
 8007218:	4602      	mov	r2, r0
 800721a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800721e:	1ad3      	subs	r3, r2, r3
 8007220:	2b02      	cmp	r3, #2
 8007222:	d902      	bls.n	800722a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	f000 bc55 	b.w	8007ad4 <HAL_RCC_OscConfig+0x106c>
 800722a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800722e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8007232:	2202      	movs	r2, #2
 8007234:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007236:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800723a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	fa93 f2a3 	rbit	r2, r3
 8007244:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007248:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800724c:	601a      	str	r2, [r3, #0]
 800724e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007252:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8007256:	2202      	movs	r2, #2
 8007258:	601a      	str	r2, [r3, #0]
 800725a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800725e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	fa93 f2a3 	rbit	r2, r3
 8007268:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800726c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007270:	601a      	str	r2, [r3, #0]
 8007272:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007276:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800727a:	2202      	movs	r2, #2
 800727c:	601a      	str	r2, [r3, #0]
 800727e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007282:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	fa93 f2a3 	rbit	r2, r3
 800728c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007290:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8007294:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007296:	4b41      	ldr	r3, [pc, #260]	; (800739c <HAL_RCC_OscConfig+0x934>)
 8007298:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800729a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800729e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80072a2:	2102      	movs	r1, #2
 80072a4:	6019      	str	r1, [r3, #0]
 80072a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072aa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	fa93 f1a3 	rbit	r1, r3
 80072b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072b8:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80072bc:	6019      	str	r1, [r3, #0]
  return result;
 80072be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072c2:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	fab3 f383 	clz	r3, r3
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80072d2:	b2db      	uxtb	r3, r3
 80072d4:	f003 031f 	and.w	r3, r3, #31
 80072d8:	2101      	movs	r1, #1
 80072da:	fa01 f303 	lsl.w	r3, r1, r3
 80072de:	4013      	ands	r3, r2
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d197      	bne.n	8007214 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072e8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f003 0304 	and.w	r3, r3, #4
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	f000 81a1 	beq.w	800763c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072fa:	2300      	movs	r3, #0
 80072fc:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007300:	4b26      	ldr	r3, [pc, #152]	; (800739c <HAL_RCC_OscConfig+0x934>)
 8007302:	69db      	ldr	r3, [r3, #28]
 8007304:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007308:	2b00      	cmp	r3, #0
 800730a:	d116      	bne.n	800733a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800730c:	4b23      	ldr	r3, [pc, #140]	; (800739c <HAL_RCC_OscConfig+0x934>)
 800730e:	69db      	ldr	r3, [r3, #28]
 8007310:	4a22      	ldr	r2, [pc, #136]	; (800739c <HAL_RCC_OscConfig+0x934>)
 8007312:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007316:	61d3      	str	r3, [r2, #28]
 8007318:	4b20      	ldr	r3, [pc, #128]	; (800739c <HAL_RCC_OscConfig+0x934>)
 800731a:	69db      	ldr	r3, [r3, #28]
 800731c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8007320:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007324:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8007328:	601a      	str	r2, [r3, #0]
 800732a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800732e:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8007332:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8007334:	2301      	movs	r3, #1
 8007336:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800733a:	4b1a      	ldr	r3, [pc, #104]	; (80073a4 <HAL_RCC_OscConfig+0x93c>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007342:	2b00      	cmp	r3, #0
 8007344:	d11a      	bne.n	800737c <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007346:	4b17      	ldr	r3, [pc, #92]	; (80073a4 <HAL_RCC_OscConfig+0x93c>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a16      	ldr	r2, [pc, #88]	; (80073a4 <HAL_RCC_OscConfig+0x93c>)
 800734c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007350:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007352:	f7fc fccd 	bl	8003cf0 <HAL_GetTick>
 8007356:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800735a:	e009      	b.n	8007370 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800735c:	f7fc fcc8 	bl	8003cf0 <HAL_GetTick>
 8007360:	4602      	mov	r2, r0
 8007362:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007366:	1ad3      	subs	r3, r2, r3
 8007368:	2b64      	cmp	r3, #100	; 0x64
 800736a:	d901      	bls.n	8007370 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 800736c:	2303      	movs	r3, #3
 800736e:	e3b1      	b.n	8007ad4 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007370:	4b0c      	ldr	r3, [pc, #48]	; (80073a4 <HAL_RCC_OscConfig+0x93c>)
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007378:	2b00      	cmp	r3, #0
 800737a:	d0ef      	beq.n	800735c <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800737c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007380:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	68db      	ldr	r3, [r3, #12]
 8007388:	2b01      	cmp	r3, #1
 800738a:	d10d      	bne.n	80073a8 <HAL_RCC_OscConfig+0x940>
 800738c:	4b03      	ldr	r3, [pc, #12]	; (800739c <HAL_RCC_OscConfig+0x934>)
 800738e:	6a1b      	ldr	r3, [r3, #32]
 8007390:	4a02      	ldr	r2, [pc, #8]	; (800739c <HAL_RCC_OscConfig+0x934>)
 8007392:	f043 0301 	orr.w	r3, r3, #1
 8007396:	6213      	str	r3, [r2, #32]
 8007398:	e03c      	b.n	8007414 <HAL_RCC_OscConfig+0x9ac>
 800739a:	bf00      	nop
 800739c:	40021000 	.word	0x40021000
 80073a0:	10908120 	.word	0x10908120
 80073a4:	40007000 	.word	0x40007000
 80073a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80073ac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d10c      	bne.n	80073d2 <HAL_RCC_OscConfig+0x96a>
 80073b8:	4bc1      	ldr	r3, [pc, #772]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 80073ba:	6a1b      	ldr	r3, [r3, #32]
 80073bc:	4ac0      	ldr	r2, [pc, #768]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 80073be:	f023 0301 	bic.w	r3, r3, #1
 80073c2:	6213      	str	r3, [r2, #32]
 80073c4:	4bbe      	ldr	r3, [pc, #760]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 80073c6:	6a1b      	ldr	r3, [r3, #32]
 80073c8:	4abd      	ldr	r2, [pc, #756]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 80073ca:	f023 0304 	bic.w	r3, r3, #4
 80073ce:	6213      	str	r3, [r2, #32]
 80073d0:	e020      	b.n	8007414 <HAL_RCC_OscConfig+0x9ac>
 80073d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80073d6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	68db      	ldr	r3, [r3, #12]
 80073de:	2b05      	cmp	r3, #5
 80073e0:	d10c      	bne.n	80073fc <HAL_RCC_OscConfig+0x994>
 80073e2:	4bb7      	ldr	r3, [pc, #732]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 80073e4:	6a1b      	ldr	r3, [r3, #32]
 80073e6:	4ab6      	ldr	r2, [pc, #728]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 80073e8:	f043 0304 	orr.w	r3, r3, #4
 80073ec:	6213      	str	r3, [r2, #32]
 80073ee:	4bb4      	ldr	r3, [pc, #720]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 80073f0:	6a1b      	ldr	r3, [r3, #32]
 80073f2:	4ab3      	ldr	r2, [pc, #716]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 80073f4:	f043 0301 	orr.w	r3, r3, #1
 80073f8:	6213      	str	r3, [r2, #32]
 80073fa:	e00b      	b.n	8007414 <HAL_RCC_OscConfig+0x9ac>
 80073fc:	4bb0      	ldr	r3, [pc, #704]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 80073fe:	6a1b      	ldr	r3, [r3, #32]
 8007400:	4aaf      	ldr	r2, [pc, #700]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 8007402:	f023 0301 	bic.w	r3, r3, #1
 8007406:	6213      	str	r3, [r2, #32]
 8007408:	4bad      	ldr	r3, [pc, #692]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 800740a:	6a1b      	ldr	r3, [r3, #32]
 800740c:	4aac      	ldr	r2, [pc, #688]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 800740e:	f023 0304 	bic.w	r3, r3, #4
 8007412:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007414:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007418:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	68db      	ldr	r3, [r3, #12]
 8007420:	2b00      	cmp	r3, #0
 8007422:	f000 8081 	beq.w	8007528 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007426:	f7fc fc63 	bl	8003cf0 <HAL_GetTick>
 800742a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800742e:	e00b      	b.n	8007448 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007430:	f7fc fc5e 	bl	8003cf0 <HAL_GetTick>
 8007434:	4602      	mov	r2, r0
 8007436:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800743a:	1ad3      	subs	r3, r2, r3
 800743c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007440:	4293      	cmp	r3, r2
 8007442:	d901      	bls.n	8007448 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8007444:	2303      	movs	r3, #3
 8007446:	e345      	b.n	8007ad4 <HAL_RCC_OscConfig+0x106c>
 8007448:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800744c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8007450:	2202      	movs	r2, #2
 8007452:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007454:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007458:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	fa93 f2a3 	rbit	r2, r3
 8007462:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007466:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800746a:	601a      	str	r2, [r3, #0]
 800746c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007470:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8007474:	2202      	movs	r2, #2
 8007476:	601a      	str	r2, [r3, #0]
 8007478:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800747c:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	fa93 f2a3 	rbit	r2, r3
 8007486:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800748a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800748e:	601a      	str	r2, [r3, #0]
  return result;
 8007490:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007494:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8007498:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800749a:	fab3 f383 	clz	r3, r3
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	095b      	lsrs	r3, r3, #5
 80074a2:	b2db      	uxtb	r3, r3
 80074a4:	f043 0302 	orr.w	r3, r3, #2
 80074a8:	b2db      	uxtb	r3, r3
 80074aa:	2b02      	cmp	r3, #2
 80074ac:	d102      	bne.n	80074b4 <HAL_RCC_OscConfig+0xa4c>
 80074ae:	4b84      	ldr	r3, [pc, #528]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 80074b0:	6a1b      	ldr	r3, [r3, #32]
 80074b2:	e013      	b.n	80074dc <HAL_RCC_OscConfig+0xa74>
 80074b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80074b8:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80074bc:	2202      	movs	r2, #2
 80074be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80074c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80074c4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	fa93 f2a3 	rbit	r2, r3
 80074ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80074d2:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80074d6:	601a      	str	r2, [r3, #0]
 80074d8:	4b79      	ldr	r3, [pc, #484]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 80074da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074dc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80074e0:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80074e4:	2102      	movs	r1, #2
 80074e6:	6011      	str	r1, [r2, #0]
 80074e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80074ec:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 80074f0:	6812      	ldr	r2, [r2, #0]
 80074f2:	fa92 f1a2 	rbit	r1, r2
 80074f6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80074fa:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80074fe:	6011      	str	r1, [r2, #0]
  return result;
 8007500:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007504:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8007508:	6812      	ldr	r2, [r2, #0]
 800750a:	fab2 f282 	clz	r2, r2
 800750e:	b2d2      	uxtb	r2, r2
 8007510:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007514:	b2d2      	uxtb	r2, r2
 8007516:	f002 021f 	and.w	r2, r2, #31
 800751a:	2101      	movs	r1, #1
 800751c:	fa01 f202 	lsl.w	r2, r1, r2
 8007520:	4013      	ands	r3, r2
 8007522:	2b00      	cmp	r3, #0
 8007524:	d084      	beq.n	8007430 <HAL_RCC_OscConfig+0x9c8>
 8007526:	e07f      	b.n	8007628 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007528:	f7fc fbe2 	bl	8003cf0 <HAL_GetTick>
 800752c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007530:	e00b      	b.n	800754a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007532:	f7fc fbdd 	bl	8003cf0 <HAL_GetTick>
 8007536:	4602      	mov	r2, r0
 8007538:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800753c:	1ad3      	subs	r3, r2, r3
 800753e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007542:	4293      	cmp	r3, r2
 8007544:	d901      	bls.n	800754a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e2c4      	b.n	8007ad4 <HAL_RCC_OscConfig+0x106c>
 800754a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800754e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007552:	2202      	movs	r2, #2
 8007554:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007556:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800755a:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	fa93 f2a3 	rbit	r2, r3
 8007564:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007568:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800756c:	601a      	str	r2, [r3, #0]
 800756e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007572:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8007576:	2202      	movs	r2, #2
 8007578:	601a      	str	r2, [r3, #0]
 800757a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800757e:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	fa93 f2a3 	rbit	r2, r3
 8007588:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800758c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8007590:	601a      	str	r2, [r3, #0]
  return result;
 8007592:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007596:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 800759a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800759c:	fab3 f383 	clz	r3, r3
 80075a0:	b2db      	uxtb	r3, r3
 80075a2:	095b      	lsrs	r3, r3, #5
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	f043 0302 	orr.w	r3, r3, #2
 80075aa:	b2db      	uxtb	r3, r3
 80075ac:	2b02      	cmp	r3, #2
 80075ae:	d102      	bne.n	80075b6 <HAL_RCC_OscConfig+0xb4e>
 80075b0:	4b43      	ldr	r3, [pc, #268]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 80075b2:	6a1b      	ldr	r3, [r3, #32]
 80075b4:	e013      	b.n	80075de <HAL_RCC_OscConfig+0xb76>
 80075b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075ba:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80075be:	2202      	movs	r2, #2
 80075c0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80075c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075c6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	fa93 f2a3 	rbit	r2, r3
 80075d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075d4:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80075d8:	601a      	str	r2, [r3, #0]
 80075da:	4b39      	ldr	r3, [pc, #228]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 80075dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80075e2:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80075e6:	2102      	movs	r1, #2
 80075e8:	6011      	str	r1, [r2, #0]
 80075ea:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80075ee:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 80075f2:	6812      	ldr	r2, [r2, #0]
 80075f4:	fa92 f1a2 	rbit	r1, r2
 80075f8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80075fc:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8007600:	6011      	str	r1, [r2, #0]
  return result;
 8007602:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007606:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800760a:	6812      	ldr	r2, [r2, #0]
 800760c:	fab2 f282 	clz	r2, r2
 8007610:	b2d2      	uxtb	r2, r2
 8007612:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007616:	b2d2      	uxtb	r2, r2
 8007618:	f002 021f 	and.w	r2, r2, #31
 800761c:	2101      	movs	r1, #1
 800761e:	fa01 f202 	lsl.w	r2, r1, r2
 8007622:	4013      	ands	r3, r2
 8007624:	2b00      	cmp	r3, #0
 8007626:	d184      	bne.n	8007532 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007628:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800762c:	2b01      	cmp	r3, #1
 800762e:	d105      	bne.n	800763c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007630:	4b23      	ldr	r3, [pc, #140]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 8007632:	69db      	ldr	r3, [r3, #28]
 8007634:	4a22      	ldr	r2, [pc, #136]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 8007636:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800763a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800763c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007640:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	69db      	ldr	r3, [r3, #28]
 8007648:	2b00      	cmp	r3, #0
 800764a:	f000 8242 	beq.w	8007ad2 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800764e:	4b1c      	ldr	r3, [pc, #112]	; (80076c0 <HAL_RCC_OscConfig+0xc58>)
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	f003 030c 	and.w	r3, r3, #12
 8007656:	2b08      	cmp	r3, #8
 8007658:	f000 8213 	beq.w	8007a82 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800765c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007660:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	69db      	ldr	r3, [r3, #28]
 8007668:	2b02      	cmp	r3, #2
 800766a:	f040 8162 	bne.w	8007932 <HAL_RCC_OscConfig+0xeca>
 800766e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007672:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8007676:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800767a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800767c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007680:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	fa93 f2a3 	rbit	r2, r3
 800768a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800768e:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8007692:	601a      	str	r2, [r3, #0]
  return result;
 8007694:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007698:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800769c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800769e:	fab3 f383 	clz	r3, r3
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80076a8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80076ac:	009b      	lsls	r3, r3, #2
 80076ae:	461a      	mov	r2, r3
 80076b0:	2300      	movs	r3, #0
 80076b2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076b4:	f7fc fb1c 	bl	8003cf0 <HAL_GetTick>
 80076b8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80076bc:	e00c      	b.n	80076d8 <HAL_RCC_OscConfig+0xc70>
 80076be:	bf00      	nop
 80076c0:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80076c4:	f7fc fb14 	bl	8003cf0 <HAL_GetTick>
 80076c8:	4602      	mov	r2, r0
 80076ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80076ce:	1ad3      	subs	r3, r2, r3
 80076d0:	2b02      	cmp	r3, #2
 80076d2:	d901      	bls.n	80076d8 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80076d4:	2303      	movs	r3, #3
 80076d6:	e1fd      	b.n	8007ad4 <HAL_RCC_OscConfig+0x106c>
 80076d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076dc:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80076e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80076e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80076e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076ea:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	fa93 f2a3 	rbit	r2, r3
 80076f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076f8:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80076fc:	601a      	str	r2, [r3, #0]
  return result;
 80076fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007702:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8007706:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007708:	fab3 f383 	clz	r3, r3
 800770c:	b2db      	uxtb	r3, r3
 800770e:	095b      	lsrs	r3, r3, #5
 8007710:	b2db      	uxtb	r3, r3
 8007712:	f043 0301 	orr.w	r3, r3, #1
 8007716:	b2db      	uxtb	r3, r3
 8007718:	2b01      	cmp	r3, #1
 800771a:	d102      	bne.n	8007722 <HAL_RCC_OscConfig+0xcba>
 800771c:	4bb0      	ldr	r3, [pc, #704]	; (80079e0 <HAL_RCC_OscConfig+0xf78>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	e027      	b.n	8007772 <HAL_RCC_OscConfig+0xd0a>
 8007722:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007726:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800772a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800772e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007730:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007734:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	fa93 f2a3 	rbit	r2, r3
 800773e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007742:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8007746:	601a      	str	r2, [r3, #0]
 8007748:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800774c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8007750:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007754:	601a      	str	r2, [r3, #0]
 8007756:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800775a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	fa93 f2a3 	rbit	r2, r3
 8007764:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007768:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800776c:	601a      	str	r2, [r3, #0]
 800776e:	4b9c      	ldr	r3, [pc, #624]	; (80079e0 <HAL_RCC_OscConfig+0xf78>)
 8007770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007772:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007776:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800777a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800777e:	6011      	str	r1, [r2, #0]
 8007780:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007784:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8007788:	6812      	ldr	r2, [r2, #0]
 800778a:	fa92 f1a2 	rbit	r1, r2
 800778e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007792:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8007796:	6011      	str	r1, [r2, #0]
  return result;
 8007798:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800779c:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80077a0:	6812      	ldr	r2, [r2, #0]
 80077a2:	fab2 f282 	clz	r2, r2
 80077a6:	b2d2      	uxtb	r2, r2
 80077a8:	f042 0220 	orr.w	r2, r2, #32
 80077ac:	b2d2      	uxtb	r2, r2
 80077ae:	f002 021f 	and.w	r2, r2, #31
 80077b2:	2101      	movs	r1, #1
 80077b4:	fa01 f202 	lsl.w	r2, r1, r2
 80077b8:	4013      	ands	r3, r2
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d182      	bne.n	80076c4 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80077be:	4b88      	ldr	r3, [pc, #544]	; (80079e0 <HAL_RCC_OscConfig+0xf78>)
 80077c0:	685b      	ldr	r3, [r3, #4]
 80077c2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80077c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077ca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80077d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077d6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	6a1b      	ldr	r3, [r3, #32]
 80077de:	430b      	orrs	r3, r1
 80077e0:	497f      	ldr	r1, [pc, #508]	; (80079e0 <HAL_RCC_OscConfig+0xf78>)
 80077e2:	4313      	orrs	r3, r2
 80077e4:	604b      	str	r3, [r1, #4]
 80077e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077ea:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80077ee:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80077f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077f8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	fa93 f2a3 	rbit	r2, r3
 8007802:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007806:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800780a:	601a      	str	r2, [r3, #0]
  return result;
 800780c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007810:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8007814:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007816:	fab3 f383 	clz	r3, r3
 800781a:	b2db      	uxtb	r3, r3
 800781c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007820:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007824:	009b      	lsls	r3, r3, #2
 8007826:	461a      	mov	r2, r3
 8007828:	2301      	movs	r3, #1
 800782a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800782c:	f7fc fa60 	bl	8003cf0 <HAL_GetTick>
 8007830:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007834:	e009      	b.n	800784a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007836:	f7fc fa5b 	bl	8003cf0 <HAL_GetTick>
 800783a:	4602      	mov	r2, r0
 800783c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007840:	1ad3      	subs	r3, r2, r3
 8007842:	2b02      	cmp	r3, #2
 8007844:	d901      	bls.n	800784a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8007846:	2303      	movs	r3, #3
 8007848:	e144      	b.n	8007ad4 <HAL_RCC_OscConfig+0x106c>
 800784a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800784e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8007852:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007856:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007858:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800785c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	fa93 f2a3 	rbit	r2, r3
 8007866:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800786a:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800786e:	601a      	str	r2, [r3, #0]
  return result;
 8007870:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007874:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8007878:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800787a:	fab3 f383 	clz	r3, r3
 800787e:	b2db      	uxtb	r3, r3
 8007880:	095b      	lsrs	r3, r3, #5
 8007882:	b2db      	uxtb	r3, r3
 8007884:	f043 0301 	orr.w	r3, r3, #1
 8007888:	b2db      	uxtb	r3, r3
 800788a:	2b01      	cmp	r3, #1
 800788c:	d102      	bne.n	8007894 <HAL_RCC_OscConfig+0xe2c>
 800788e:	4b54      	ldr	r3, [pc, #336]	; (80079e0 <HAL_RCC_OscConfig+0xf78>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	e027      	b.n	80078e4 <HAL_RCC_OscConfig+0xe7c>
 8007894:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007898:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800789c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80078a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078a2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078a6:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	fa93 f2a3 	rbit	r2, r3
 80078b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078b4:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80078b8:	601a      	str	r2, [r3, #0]
 80078ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078be:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80078c2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80078c6:	601a      	str	r2, [r3, #0]
 80078c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078cc:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	fa93 f2a3 	rbit	r2, r3
 80078d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078da:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80078de:	601a      	str	r2, [r3, #0]
 80078e0:	4b3f      	ldr	r3, [pc, #252]	; (80079e0 <HAL_RCC_OscConfig+0xf78>)
 80078e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078e4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80078e8:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80078ec:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80078f0:	6011      	str	r1, [r2, #0]
 80078f2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80078f6:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 80078fa:	6812      	ldr	r2, [r2, #0]
 80078fc:	fa92 f1a2 	rbit	r1, r2
 8007900:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007904:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8007908:	6011      	str	r1, [r2, #0]
  return result;
 800790a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800790e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8007912:	6812      	ldr	r2, [r2, #0]
 8007914:	fab2 f282 	clz	r2, r2
 8007918:	b2d2      	uxtb	r2, r2
 800791a:	f042 0220 	orr.w	r2, r2, #32
 800791e:	b2d2      	uxtb	r2, r2
 8007920:	f002 021f 	and.w	r2, r2, #31
 8007924:	2101      	movs	r1, #1
 8007926:	fa01 f202 	lsl.w	r2, r1, r2
 800792a:	4013      	ands	r3, r2
 800792c:	2b00      	cmp	r3, #0
 800792e:	d082      	beq.n	8007836 <HAL_RCC_OscConfig+0xdce>
 8007930:	e0cf      	b.n	8007ad2 <HAL_RCC_OscConfig+0x106a>
 8007932:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007936:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800793a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800793e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007940:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007944:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	fa93 f2a3 	rbit	r2, r3
 800794e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007952:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8007956:	601a      	str	r2, [r3, #0]
  return result;
 8007958:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800795c:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8007960:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007962:	fab3 f383 	clz	r3, r3
 8007966:	b2db      	uxtb	r3, r3
 8007968:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800796c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	461a      	mov	r2, r3
 8007974:	2300      	movs	r3, #0
 8007976:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007978:	f7fc f9ba 	bl	8003cf0 <HAL_GetTick>
 800797c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007980:	e009      	b.n	8007996 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007982:	f7fc f9b5 	bl	8003cf0 <HAL_GetTick>
 8007986:	4602      	mov	r2, r0
 8007988:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800798c:	1ad3      	subs	r3, r2, r3
 800798e:	2b02      	cmp	r3, #2
 8007990:	d901      	bls.n	8007996 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8007992:	2303      	movs	r3, #3
 8007994:	e09e      	b.n	8007ad4 <HAL_RCC_OscConfig+0x106c>
 8007996:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800799a:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 800799e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80079a2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079a8:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	fa93 f2a3 	rbit	r2, r3
 80079b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079b6:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80079ba:	601a      	str	r2, [r3, #0]
  return result;
 80079bc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079c0:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80079c4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80079c6:	fab3 f383 	clz	r3, r3
 80079ca:	b2db      	uxtb	r3, r3
 80079cc:	095b      	lsrs	r3, r3, #5
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	f043 0301 	orr.w	r3, r3, #1
 80079d4:	b2db      	uxtb	r3, r3
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d104      	bne.n	80079e4 <HAL_RCC_OscConfig+0xf7c>
 80079da:	4b01      	ldr	r3, [pc, #4]	; (80079e0 <HAL_RCC_OscConfig+0xf78>)
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	e029      	b.n	8007a34 <HAL_RCC_OscConfig+0xfcc>
 80079e0:	40021000 	.word	0x40021000
 80079e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079e8:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80079ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80079f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079f6:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	fa93 f2a3 	rbit	r2, r3
 8007a00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a04:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8007a08:	601a      	str	r2, [r3, #0]
 8007a0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a0e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8007a12:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007a16:	601a      	str	r2, [r3, #0]
 8007a18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a1c:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	fa93 f2a3 	rbit	r2, r3
 8007a26:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a2a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8007a2e:	601a      	str	r2, [r3, #0]
 8007a30:	4b2b      	ldr	r3, [pc, #172]	; (8007ae0 <HAL_RCC_OscConfig+0x1078>)
 8007a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a34:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007a38:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8007a3c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8007a40:	6011      	str	r1, [r2, #0]
 8007a42:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007a46:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8007a4a:	6812      	ldr	r2, [r2, #0]
 8007a4c:	fa92 f1a2 	rbit	r1, r2
 8007a50:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007a54:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8007a58:	6011      	str	r1, [r2, #0]
  return result;
 8007a5a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007a5e:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8007a62:	6812      	ldr	r2, [r2, #0]
 8007a64:	fab2 f282 	clz	r2, r2
 8007a68:	b2d2      	uxtb	r2, r2
 8007a6a:	f042 0220 	orr.w	r2, r2, #32
 8007a6e:	b2d2      	uxtb	r2, r2
 8007a70:	f002 021f 	and.w	r2, r2, #31
 8007a74:	2101      	movs	r1, #1
 8007a76:	fa01 f202 	lsl.w	r2, r1, r2
 8007a7a:	4013      	ands	r3, r2
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d180      	bne.n	8007982 <HAL_RCC_OscConfig+0xf1a>
 8007a80:	e027      	b.n	8007ad2 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007a82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a86:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	69db      	ldr	r3, [r3, #28]
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	d101      	bne.n	8007a96 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8007a92:	2301      	movs	r3, #1
 8007a94:	e01e      	b.n	8007ad4 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007a96:	4b12      	ldr	r3, [pc, #72]	; (8007ae0 <HAL_RCC_OscConfig+0x1078>)
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007a9e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8007aa2:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007aa6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007aaa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	6a1b      	ldr	r3, [r3, #32]
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	d10b      	bne.n	8007ace <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8007ab6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8007aba:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007abe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007ac2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d001      	beq.n	8007ad2 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e000      	b.n	8007ad4 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8007ad2:	2300      	movs	r3, #0
}
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8007ada:	46bd      	mov	sp, r7
 8007adc:	bd80      	pop	{r7, pc}
 8007ade:	bf00      	nop
 8007ae0:	40021000 	.word	0x40021000

08007ae4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b09e      	sub	sp, #120	; 0x78
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
 8007aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007aee:	2300      	movs	r3, #0
 8007af0:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d101      	bne.n	8007afc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007af8:	2301      	movs	r3, #1
 8007afa:	e162      	b.n	8007dc2 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007afc:	4b90      	ldr	r3, [pc, #576]	; (8007d40 <HAL_RCC_ClockConfig+0x25c>)
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f003 0307 	and.w	r3, r3, #7
 8007b04:	683a      	ldr	r2, [r7, #0]
 8007b06:	429a      	cmp	r2, r3
 8007b08:	d910      	bls.n	8007b2c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b0a:	4b8d      	ldr	r3, [pc, #564]	; (8007d40 <HAL_RCC_ClockConfig+0x25c>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f023 0207 	bic.w	r2, r3, #7
 8007b12:	498b      	ldr	r1, [pc, #556]	; (8007d40 <HAL_RCC_ClockConfig+0x25c>)
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	4313      	orrs	r3, r2
 8007b18:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b1a:	4b89      	ldr	r3, [pc, #548]	; (8007d40 <HAL_RCC_ClockConfig+0x25c>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f003 0307 	and.w	r3, r3, #7
 8007b22:	683a      	ldr	r2, [r7, #0]
 8007b24:	429a      	cmp	r2, r3
 8007b26:	d001      	beq.n	8007b2c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007b28:	2301      	movs	r3, #1
 8007b2a:	e14a      	b.n	8007dc2 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f003 0302 	and.w	r3, r3, #2
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d008      	beq.n	8007b4a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b38:	4b82      	ldr	r3, [pc, #520]	; (8007d44 <HAL_RCC_ClockConfig+0x260>)
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	689b      	ldr	r3, [r3, #8]
 8007b44:	497f      	ldr	r1, [pc, #508]	; (8007d44 <HAL_RCC_ClockConfig+0x260>)
 8007b46:	4313      	orrs	r3, r2
 8007b48:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f003 0301 	and.w	r3, r3, #1
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	f000 80dc 	beq.w	8007d10 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	685b      	ldr	r3, [r3, #4]
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d13c      	bne.n	8007bda <HAL_RCC_ClockConfig+0xf6>
 8007b60:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007b64:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b66:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007b68:	fa93 f3a3 	rbit	r3, r3
 8007b6c:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8007b6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007b70:	fab3 f383 	clz	r3, r3
 8007b74:	b2db      	uxtb	r3, r3
 8007b76:	095b      	lsrs	r3, r3, #5
 8007b78:	b2db      	uxtb	r3, r3
 8007b7a:	f043 0301 	orr.w	r3, r3, #1
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	2b01      	cmp	r3, #1
 8007b82:	d102      	bne.n	8007b8a <HAL_RCC_ClockConfig+0xa6>
 8007b84:	4b6f      	ldr	r3, [pc, #444]	; (8007d44 <HAL_RCC_ClockConfig+0x260>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	e00f      	b.n	8007baa <HAL_RCC_ClockConfig+0xc6>
 8007b8a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007b8e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b90:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007b92:	fa93 f3a3 	rbit	r3, r3
 8007b96:	667b      	str	r3, [r7, #100]	; 0x64
 8007b98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007b9c:	663b      	str	r3, [r7, #96]	; 0x60
 8007b9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007ba0:	fa93 f3a3 	rbit	r3, r3
 8007ba4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007ba6:	4b67      	ldr	r3, [pc, #412]	; (8007d44 <HAL_RCC_ClockConfig+0x260>)
 8007ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007baa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007bae:	65ba      	str	r2, [r7, #88]	; 0x58
 8007bb0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007bb2:	fa92 f2a2 	rbit	r2, r2
 8007bb6:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8007bb8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007bba:	fab2 f282 	clz	r2, r2
 8007bbe:	b2d2      	uxtb	r2, r2
 8007bc0:	f042 0220 	orr.w	r2, r2, #32
 8007bc4:	b2d2      	uxtb	r2, r2
 8007bc6:	f002 021f 	and.w	r2, r2, #31
 8007bca:	2101      	movs	r1, #1
 8007bcc:	fa01 f202 	lsl.w	r2, r1, r2
 8007bd0:	4013      	ands	r3, r2
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d17b      	bne.n	8007cce <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	e0f3      	b.n	8007dc2 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	2b02      	cmp	r3, #2
 8007be0:	d13c      	bne.n	8007c5c <HAL_RCC_ClockConfig+0x178>
 8007be2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007be6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007be8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007bea:	fa93 f3a3 	rbit	r3, r3
 8007bee:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8007bf0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007bf2:	fab3 f383 	clz	r3, r3
 8007bf6:	b2db      	uxtb	r3, r3
 8007bf8:	095b      	lsrs	r3, r3, #5
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	f043 0301 	orr.w	r3, r3, #1
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d102      	bne.n	8007c0c <HAL_RCC_ClockConfig+0x128>
 8007c06:	4b4f      	ldr	r3, [pc, #316]	; (8007d44 <HAL_RCC_ClockConfig+0x260>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	e00f      	b.n	8007c2c <HAL_RCC_ClockConfig+0x148>
 8007c0c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007c10:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007c14:	fa93 f3a3 	rbit	r3, r3
 8007c18:	647b      	str	r3, [r7, #68]	; 0x44
 8007c1a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007c1e:	643b      	str	r3, [r7, #64]	; 0x40
 8007c20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007c22:	fa93 f3a3 	rbit	r3, r3
 8007c26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007c28:	4b46      	ldr	r3, [pc, #280]	; (8007d44 <HAL_RCC_ClockConfig+0x260>)
 8007c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007c30:	63ba      	str	r2, [r7, #56]	; 0x38
 8007c32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c34:	fa92 f2a2 	rbit	r2, r2
 8007c38:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8007c3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007c3c:	fab2 f282 	clz	r2, r2
 8007c40:	b2d2      	uxtb	r2, r2
 8007c42:	f042 0220 	orr.w	r2, r2, #32
 8007c46:	b2d2      	uxtb	r2, r2
 8007c48:	f002 021f 	and.w	r2, r2, #31
 8007c4c:	2101      	movs	r1, #1
 8007c4e:	fa01 f202 	lsl.w	r2, r1, r2
 8007c52:	4013      	ands	r3, r2
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d13a      	bne.n	8007cce <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007c58:	2301      	movs	r3, #1
 8007c5a:	e0b2      	b.n	8007dc2 <HAL_RCC_ClockConfig+0x2de>
 8007c5c:	2302      	movs	r3, #2
 8007c5e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c62:	fa93 f3a3 	rbit	r3, r3
 8007c66:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8007c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007c6a:	fab3 f383 	clz	r3, r3
 8007c6e:	b2db      	uxtb	r3, r3
 8007c70:	095b      	lsrs	r3, r3, #5
 8007c72:	b2db      	uxtb	r3, r3
 8007c74:	f043 0301 	orr.w	r3, r3, #1
 8007c78:	b2db      	uxtb	r3, r3
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	d102      	bne.n	8007c84 <HAL_RCC_ClockConfig+0x1a0>
 8007c7e:	4b31      	ldr	r3, [pc, #196]	; (8007d44 <HAL_RCC_ClockConfig+0x260>)
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	e00d      	b.n	8007ca0 <HAL_RCC_ClockConfig+0x1bc>
 8007c84:	2302      	movs	r3, #2
 8007c86:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c8a:	fa93 f3a3 	rbit	r3, r3
 8007c8e:	627b      	str	r3, [r7, #36]	; 0x24
 8007c90:	2302      	movs	r3, #2
 8007c92:	623b      	str	r3, [r7, #32]
 8007c94:	6a3b      	ldr	r3, [r7, #32]
 8007c96:	fa93 f3a3 	rbit	r3, r3
 8007c9a:	61fb      	str	r3, [r7, #28]
 8007c9c:	4b29      	ldr	r3, [pc, #164]	; (8007d44 <HAL_RCC_ClockConfig+0x260>)
 8007c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ca0:	2202      	movs	r2, #2
 8007ca2:	61ba      	str	r2, [r7, #24]
 8007ca4:	69ba      	ldr	r2, [r7, #24]
 8007ca6:	fa92 f2a2 	rbit	r2, r2
 8007caa:	617a      	str	r2, [r7, #20]
  return result;
 8007cac:	697a      	ldr	r2, [r7, #20]
 8007cae:	fab2 f282 	clz	r2, r2
 8007cb2:	b2d2      	uxtb	r2, r2
 8007cb4:	f042 0220 	orr.w	r2, r2, #32
 8007cb8:	b2d2      	uxtb	r2, r2
 8007cba:	f002 021f 	and.w	r2, r2, #31
 8007cbe:	2101      	movs	r1, #1
 8007cc0:	fa01 f202 	lsl.w	r2, r1, r2
 8007cc4:	4013      	ands	r3, r2
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d101      	bne.n	8007cce <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8007cca:	2301      	movs	r3, #1
 8007ccc:	e079      	b.n	8007dc2 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007cce:	4b1d      	ldr	r3, [pc, #116]	; (8007d44 <HAL_RCC_ClockConfig+0x260>)
 8007cd0:	685b      	ldr	r3, [r3, #4]
 8007cd2:	f023 0203 	bic.w	r2, r3, #3
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	491a      	ldr	r1, [pc, #104]	; (8007d44 <HAL_RCC_ClockConfig+0x260>)
 8007cdc:	4313      	orrs	r3, r2
 8007cde:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007ce0:	f7fc f806 	bl	8003cf0 <HAL_GetTick>
 8007ce4:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ce6:	e00a      	b.n	8007cfe <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ce8:	f7fc f802 	bl	8003cf0 <HAL_GetTick>
 8007cec:	4602      	mov	r2, r0
 8007cee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007cf0:	1ad3      	subs	r3, r2, r3
 8007cf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cf6:	4293      	cmp	r3, r2
 8007cf8:	d901      	bls.n	8007cfe <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8007cfa:	2303      	movs	r3, #3
 8007cfc:	e061      	b.n	8007dc2 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007cfe:	4b11      	ldr	r3, [pc, #68]	; (8007d44 <HAL_RCC_ClockConfig+0x260>)
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	f003 020c 	and.w	r2, r3, #12
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	009b      	lsls	r3, r3, #2
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	d1eb      	bne.n	8007ce8 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007d10:	4b0b      	ldr	r3, [pc, #44]	; (8007d40 <HAL_RCC_ClockConfig+0x25c>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f003 0307 	and.w	r3, r3, #7
 8007d18:	683a      	ldr	r2, [r7, #0]
 8007d1a:	429a      	cmp	r2, r3
 8007d1c:	d214      	bcs.n	8007d48 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d1e:	4b08      	ldr	r3, [pc, #32]	; (8007d40 <HAL_RCC_ClockConfig+0x25c>)
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f023 0207 	bic.w	r2, r3, #7
 8007d26:	4906      	ldr	r1, [pc, #24]	; (8007d40 <HAL_RCC_ClockConfig+0x25c>)
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	4313      	orrs	r3, r2
 8007d2c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d2e:	4b04      	ldr	r3, [pc, #16]	; (8007d40 <HAL_RCC_ClockConfig+0x25c>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f003 0307 	and.w	r3, r3, #7
 8007d36:	683a      	ldr	r2, [r7, #0]
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	d005      	beq.n	8007d48 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	e040      	b.n	8007dc2 <HAL_RCC_ClockConfig+0x2de>
 8007d40:	40022000 	.word	0x40022000
 8007d44:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f003 0304 	and.w	r3, r3, #4
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d008      	beq.n	8007d66 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007d54:	4b1d      	ldr	r3, [pc, #116]	; (8007dcc <HAL_RCC_ClockConfig+0x2e8>)
 8007d56:	685b      	ldr	r3, [r3, #4]
 8007d58:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	68db      	ldr	r3, [r3, #12]
 8007d60:	491a      	ldr	r1, [pc, #104]	; (8007dcc <HAL_RCC_ClockConfig+0x2e8>)
 8007d62:	4313      	orrs	r3, r2
 8007d64:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f003 0308 	and.w	r3, r3, #8
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d009      	beq.n	8007d86 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007d72:	4b16      	ldr	r3, [pc, #88]	; (8007dcc <HAL_RCC_ClockConfig+0x2e8>)
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	691b      	ldr	r3, [r3, #16]
 8007d7e:	00db      	lsls	r3, r3, #3
 8007d80:	4912      	ldr	r1, [pc, #72]	; (8007dcc <HAL_RCC_ClockConfig+0x2e8>)
 8007d82:	4313      	orrs	r3, r2
 8007d84:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8007d86:	f000 f829 	bl	8007ddc <HAL_RCC_GetSysClockFreq>
 8007d8a:	4601      	mov	r1, r0
 8007d8c:	4b0f      	ldr	r3, [pc, #60]	; (8007dcc <HAL_RCC_ClockConfig+0x2e8>)
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007d94:	22f0      	movs	r2, #240	; 0xf0
 8007d96:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d98:	693a      	ldr	r2, [r7, #16]
 8007d9a:	fa92 f2a2 	rbit	r2, r2
 8007d9e:	60fa      	str	r2, [r7, #12]
  return result;
 8007da0:	68fa      	ldr	r2, [r7, #12]
 8007da2:	fab2 f282 	clz	r2, r2
 8007da6:	b2d2      	uxtb	r2, r2
 8007da8:	40d3      	lsrs	r3, r2
 8007daa:	4a09      	ldr	r2, [pc, #36]	; (8007dd0 <HAL_RCC_ClockConfig+0x2ec>)
 8007dac:	5cd3      	ldrb	r3, [r2, r3]
 8007dae:	fa21 f303 	lsr.w	r3, r1, r3
 8007db2:	4a08      	ldr	r2, [pc, #32]	; (8007dd4 <HAL_RCC_ClockConfig+0x2f0>)
 8007db4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8007db6:	4b08      	ldr	r3, [pc, #32]	; (8007dd8 <HAL_RCC_ClockConfig+0x2f4>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4618      	mov	r0, r3
 8007dbc:	f7fb ff54 	bl	8003c68 <HAL_InitTick>
  
  return HAL_OK;
 8007dc0:	2300      	movs	r3, #0
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3778      	adds	r7, #120	; 0x78
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}
 8007dca:	bf00      	nop
 8007dcc:	40021000 	.word	0x40021000
 8007dd0:	0800de74 	.word	0x0800de74
 8007dd4:	20000010 	.word	0x20000010
 8007dd8:	20000014 	.word	0x20000014

08007ddc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b08b      	sub	sp, #44	; 0x2c
 8007de0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007de2:	2300      	movs	r3, #0
 8007de4:	61fb      	str	r3, [r7, #28]
 8007de6:	2300      	movs	r3, #0
 8007de8:	61bb      	str	r3, [r7, #24]
 8007dea:	2300      	movs	r3, #0
 8007dec:	627b      	str	r3, [r7, #36]	; 0x24
 8007dee:	2300      	movs	r3, #0
 8007df0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8007df2:	2300      	movs	r3, #0
 8007df4:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8007df6:	4b29      	ldr	r3, [pc, #164]	; (8007e9c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007dfc:	69fb      	ldr	r3, [r7, #28]
 8007dfe:	f003 030c 	and.w	r3, r3, #12
 8007e02:	2b04      	cmp	r3, #4
 8007e04:	d002      	beq.n	8007e0c <HAL_RCC_GetSysClockFreq+0x30>
 8007e06:	2b08      	cmp	r3, #8
 8007e08:	d003      	beq.n	8007e12 <HAL_RCC_GetSysClockFreq+0x36>
 8007e0a:	e03c      	b.n	8007e86 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007e0c:	4b24      	ldr	r3, [pc, #144]	; (8007ea0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007e0e:	623b      	str	r3, [r7, #32]
      break;
 8007e10:	e03c      	b.n	8007e8c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8007e12:	69fb      	ldr	r3, [r7, #28]
 8007e14:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8007e18:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8007e1c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e1e:	68ba      	ldr	r2, [r7, #8]
 8007e20:	fa92 f2a2 	rbit	r2, r2
 8007e24:	607a      	str	r2, [r7, #4]
  return result;
 8007e26:	687a      	ldr	r2, [r7, #4]
 8007e28:	fab2 f282 	clz	r2, r2
 8007e2c:	b2d2      	uxtb	r2, r2
 8007e2e:	40d3      	lsrs	r3, r2
 8007e30:	4a1c      	ldr	r2, [pc, #112]	; (8007ea4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8007e32:	5cd3      	ldrb	r3, [r2, r3]
 8007e34:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8007e36:	4b19      	ldr	r3, [pc, #100]	; (8007e9c <HAL_RCC_GetSysClockFreq+0xc0>)
 8007e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e3a:	f003 030f 	and.w	r3, r3, #15
 8007e3e:	220f      	movs	r2, #15
 8007e40:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e42:	693a      	ldr	r2, [r7, #16]
 8007e44:	fa92 f2a2 	rbit	r2, r2
 8007e48:	60fa      	str	r2, [r7, #12]
  return result;
 8007e4a:	68fa      	ldr	r2, [r7, #12]
 8007e4c:	fab2 f282 	clz	r2, r2
 8007e50:	b2d2      	uxtb	r2, r2
 8007e52:	40d3      	lsrs	r3, r2
 8007e54:	4a14      	ldr	r2, [pc, #80]	; (8007ea8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8007e56:	5cd3      	ldrb	r3, [r2, r3]
 8007e58:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8007e5a:	69fb      	ldr	r3, [r7, #28]
 8007e5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d008      	beq.n	8007e76 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007e64:	4a0e      	ldr	r2, [pc, #56]	; (8007ea0 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007e66:	69bb      	ldr	r3, [r7, #24]
 8007e68:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e6c:	697b      	ldr	r3, [r7, #20]
 8007e6e:	fb02 f303 	mul.w	r3, r2, r3
 8007e72:	627b      	str	r3, [r7, #36]	; 0x24
 8007e74:	e004      	b.n	8007e80 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	4a0c      	ldr	r2, [pc, #48]	; (8007eac <HAL_RCC_GetSysClockFreq+0xd0>)
 8007e7a:	fb02 f303 	mul.w	r3, r2, r3
 8007e7e:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8007e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e82:	623b      	str	r3, [r7, #32]
      break;
 8007e84:	e002      	b.n	8007e8c <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007e86:	4b0a      	ldr	r3, [pc, #40]	; (8007eb0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8007e88:	623b      	str	r3, [r7, #32]
      break;
 8007e8a:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007e8c:	6a3b      	ldr	r3, [r7, #32]
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	372c      	adds	r7, #44	; 0x2c
 8007e92:	46bd      	mov	sp, r7
 8007e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e98:	4770      	bx	lr
 8007e9a:	bf00      	nop
 8007e9c:	40021000 	.word	0x40021000
 8007ea0:	00f42400 	.word	0x00f42400
 8007ea4:	0800de8c 	.word	0x0800de8c
 8007ea8:	0800de9c 	.word	0x0800de9c
 8007eac:	003d0900 	.word	0x003d0900
 8007eb0:	007a1200 	.word	0x007a1200

08007eb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007eb8:	4b03      	ldr	r3, [pc, #12]	; (8007ec8 <HAL_RCC_GetHCLKFreq+0x14>)
 8007eba:	681b      	ldr	r3, [r3, #0]
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec4:	4770      	bx	lr
 8007ec6:	bf00      	nop
 8007ec8:	20000010 	.word	0x20000010

08007ecc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b082      	sub	sp, #8
 8007ed0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8007ed2:	f7ff ffef 	bl	8007eb4 <HAL_RCC_GetHCLKFreq>
 8007ed6:	4601      	mov	r1, r0
 8007ed8:	4b0b      	ldr	r3, [pc, #44]	; (8007f08 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007ee0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8007ee4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ee6:	687a      	ldr	r2, [r7, #4]
 8007ee8:	fa92 f2a2 	rbit	r2, r2
 8007eec:	603a      	str	r2, [r7, #0]
  return result;
 8007eee:	683a      	ldr	r2, [r7, #0]
 8007ef0:	fab2 f282 	clz	r2, r2
 8007ef4:	b2d2      	uxtb	r2, r2
 8007ef6:	40d3      	lsrs	r3, r2
 8007ef8:	4a04      	ldr	r2, [pc, #16]	; (8007f0c <HAL_RCC_GetPCLK1Freq+0x40>)
 8007efa:	5cd3      	ldrb	r3, [r2, r3]
 8007efc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8007f00:	4618      	mov	r0, r3
 8007f02:	3708      	adds	r7, #8
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}
 8007f08:	40021000 	.word	0x40021000
 8007f0c:	0800de84 	.word	0x0800de84

08007f10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b082      	sub	sp, #8
 8007f14:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8007f16:	f7ff ffcd 	bl	8007eb4 <HAL_RCC_GetHCLKFreq>
 8007f1a:	4601      	mov	r1, r0
 8007f1c:	4b0b      	ldr	r3, [pc, #44]	; (8007f4c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8007f1e:	685b      	ldr	r3, [r3, #4]
 8007f20:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8007f24:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8007f28:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f2a:	687a      	ldr	r2, [r7, #4]
 8007f2c:	fa92 f2a2 	rbit	r2, r2
 8007f30:	603a      	str	r2, [r7, #0]
  return result;
 8007f32:	683a      	ldr	r2, [r7, #0]
 8007f34:	fab2 f282 	clz	r2, r2
 8007f38:	b2d2      	uxtb	r2, r2
 8007f3a:	40d3      	lsrs	r3, r2
 8007f3c:	4a04      	ldr	r2, [pc, #16]	; (8007f50 <HAL_RCC_GetPCLK2Freq+0x40>)
 8007f3e:	5cd3      	ldrb	r3, [r2, r3]
 8007f40:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8007f44:	4618      	mov	r0, r3
 8007f46:	3708      	adds	r7, #8
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}
 8007f4c:	40021000 	.word	0x40021000
 8007f50:	0800de84 	.word	0x0800de84

08007f54 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b092      	sub	sp, #72	; 0x48
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8007f60:	2300      	movs	r3, #0
 8007f62:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8007f64:	2300      	movs	r3, #0
 8007f66:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	f000 80d4 	beq.w	8008120 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f78:	4b4e      	ldr	r3, [pc, #312]	; (80080b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f7a:	69db      	ldr	r3, [r3, #28]
 8007f7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d10e      	bne.n	8007fa2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f84:	4b4b      	ldr	r3, [pc, #300]	; (80080b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f86:	69db      	ldr	r3, [r3, #28]
 8007f88:	4a4a      	ldr	r2, [pc, #296]	; (80080b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f8e:	61d3      	str	r3, [r2, #28]
 8007f90:	4b48      	ldr	r3, [pc, #288]	; (80080b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007f92:	69db      	ldr	r3, [r3, #28]
 8007f94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f98:	60bb      	str	r3, [r7, #8]
 8007f9a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fa2:	4b45      	ldr	r3, [pc, #276]	; (80080b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d118      	bne.n	8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007fae:	4b42      	ldr	r3, [pc, #264]	; (80080b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4a41      	ldr	r2, [pc, #260]	; (80080b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007fb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007fb8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007fba:	f7fb fe99 	bl	8003cf0 <HAL_GetTick>
 8007fbe:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fc0:	e008      	b.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007fc2:	f7fb fe95 	bl	8003cf0 <HAL_GetTick>
 8007fc6:	4602      	mov	r2, r0
 8007fc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007fca:	1ad3      	subs	r3, r2, r3
 8007fcc:	2b64      	cmp	r3, #100	; 0x64
 8007fce:	d901      	bls.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8007fd0:	2303      	movs	r3, #3
 8007fd2:	e169      	b.n	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007fd4:	4b38      	ldr	r3, [pc, #224]	; (80080b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d0f0      	beq.n	8007fc2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007fe0:	4b34      	ldr	r3, [pc, #208]	; (80080b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007fe2:	6a1b      	ldr	r3, [r3, #32]
 8007fe4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007fe8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007fea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	f000 8084 	beq.w	80080fa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ffa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007ffc:	429a      	cmp	r2, r3
 8007ffe:	d07c      	beq.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008000:	4b2c      	ldr	r3, [pc, #176]	; (80080b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008002:	6a1b      	ldr	r3, [r3, #32]
 8008004:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008008:	63fb      	str	r3, [r7, #60]	; 0x3c
 800800a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800800e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008010:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008012:	fa93 f3a3 	rbit	r3, r3
 8008016:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8008018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800801a:	fab3 f383 	clz	r3, r3
 800801e:	b2db      	uxtb	r3, r3
 8008020:	461a      	mov	r2, r3
 8008022:	4b26      	ldr	r3, [pc, #152]	; (80080bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008024:	4413      	add	r3, r2
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	461a      	mov	r2, r3
 800802a:	2301      	movs	r3, #1
 800802c:	6013      	str	r3, [r2, #0]
 800802e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008032:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008034:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008036:	fa93 f3a3 	rbit	r3, r3
 800803a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800803c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800803e:	fab3 f383 	clz	r3, r3
 8008042:	b2db      	uxtb	r3, r3
 8008044:	461a      	mov	r2, r3
 8008046:	4b1d      	ldr	r3, [pc, #116]	; (80080bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008048:	4413      	add	r3, r2
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	461a      	mov	r2, r3
 800804e:	2300      	movs	r3, #0
 8008050:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8008052:	4a18      	ldr	r2, [pc, #96]	; (80080b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008054:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008056:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008058:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800805a:	f003 0301 	and.w	r3, r3, #1
 800805e:	2b00      	cmp	r3, #0
 8008060:	d04b      	beq.n	80080fa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008062:	f7fb fe45 	bl	8003cf0 <HAL_GetTick>
 8008066:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008068:	e00a      	b.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800806a:	f7fb fe41 	bl	8003cf0 <HAL_GetTick>
 800806e:	4602      	mov	r2, r0
 8008070:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008072:	1ad3      	subs	r3, r2, r3
 8008074:	f241 3288 	movw	r2, #5000	; 0x1388
 8008078:	4293      	cmp	r3, r2
 800807a:	d901      	bls.n	8008080 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800807c:	2303      	movs	r3, #3
 800807e:	e113      	b.n	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8008080:	2302      	movs	r3, #2
 8008082:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008084:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008086:	fa93 f3a3 	rbit	r3, r3
 800808a:	627b      	str	r3, [r7, #36]	; 0x24
 800808c:	2302      	movs	r3, #2
 800808e:	623b      	str	r3, [r7, #32]
 8008090:	6a3b      	ldr	r3, [r7, #32]
 8008092:	fa93 f3a3 	rbit	r3, r3
 8008096:	61fb      	str	r3, [r7, #28]
  return result;
 8008098:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800809a:	fab3 f383 	clz	r3, r3
 800809e:	b2db      	uxtb	r3, r3
 80080a0:	095b      	lsrs	r3, r3, #5
 80080a2:	b2db      	uxtb	r3, r3
 80080a4:	f043 0302 	orr.w	r3, r3, #2
 80080a8:	b2db      	uxtb	r3, r3
 80080aa:	2b02      	cmp	r3, #2
 80080ac:	d108      	bne.n	80080c0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80080ae:	4b01      	ldr	r3, [pc, #4]	; (80080b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80080b0:	6a1b      	ldr	r3, [r3, #32]
 80080b2:	e00d      	b.n	80080d0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80080b4:	40021000 	.word	0x40021000
 80080b8:	40007000 	.word	0x40007000
 80080bc:	10908100 	.word	0x10908100
 80080c0:	2302      	movs	r3, #2
 80080c2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080c4:	69bb      	ldr	r3, [r7, #24]
 80080c6:	fa93 f3a3 	rbit	r3, r3
 80080ca:	617b      	str	r3, [r7, #20]
 80080cc:	4b78      	ldr	r3, [pc, #480]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80080ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d0:	2202      	movs	r2, #2
 80080d2:	613a      	str	r2, [r7, #16]
 80080d4:	693a      	ldr	r2, [r7, #16]
 80080d6:	fa92 f2a2 	rbit	r2, r2
 80080da:	60fa      	str	r2, [r7, #12]
  return result;
 80080dc:	68fa      	ldr	r2, [r7, #12]
 80080de:	fab2 f282 	clz	r2, r2
 80080e2:	b2d2      	uxtb	r2, r2
 80080e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80080e8:	b2d2      	uxtb	r2, r2
 80080ea:	f002 021f 	and.w	r2, r2, #31
 80080ee:	2101      	movs	r1, #1
 80080f0:	fa01 f202 	lsl.w	r2, r1, r2
 80080f4:	4013      	ands	r3, r2
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d0b7      	beq.n	800806a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80080fa:	4b6d      	ldr	r3, [pc, #436]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80080fc:	6a1b      	ldr	r3, [r3, #32]
 80080fe:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	496a      	ldr	r1, [pc, #424]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008108:	4313      	orrs	r3, r2
 800810a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800810c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008110:	2b01      	cmp	r3, #1
 8008112:	d105      	bne.n	8008120 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008114:	4b66      	ldr	r3, [pc, #408]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008116:	69db      	ldr	r3, [r3, #28]
 8008118:	4a65      	ldr	r2, [pc, #404]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800811a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800811e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f003 0301 	and.w	r3, r3, #1
 8008128:	2b00      	cmp	r3, #0
 800812a:	d008      	beq.n	800813e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800812c:	4b60      	ldr	r3, [pc, #384]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800812e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008130:	f023 0203 	bic.w	r2, r3, #3
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	689b      	ldr	r3, [r3, #8]
 8008138:	495d      	ldr	r1, [pc, #372]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800813a:	4313      	orrs	r3, r2
 800813c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 0302 	and.w	r3, r3, #2
 8008146:	2b00      	cmp	r3, #0
 8008148:	d008      	beq.n	800815c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800814a:	4b59      	ldr	r3, [pc, #356]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800814c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800814e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	68db      	ldr	r3, [r3, #12]
 8008156:	4956      	ldr	r1, [pc, #344]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008158:	4313      	orrs	r3, r2
 800815a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	f003 0304 	and.w	r3, r3, #4
 8008164:	2b00      	cmp	r3, #0
 8008166:	d008      	beq.n	800817a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008168:	4b51      	ldr	r3, [pc, #324]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800816a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800816c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	691b      	ldr	r3, [r3, #16]
 8008174:	494e      	ldr	r1, [pc, #312]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008176:	4313      	orrs	r3, r2
 8008178:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f003 0320 	and.w	r3, r3, #32
 8008182:	2b00      	cmp	r3, #0
 8008184:	d008      	beq.n	8008198 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008186:	4b4a      	ldr	r3, [pc, #296]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800818a:	f023 0210 	bic.w	r2, r3, #16
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	69db      	ldr	r3, [r3, #28]
 8008192:	4947      	ldr	r1, [pc, #284]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008194:	4313      	orrs	r3, r2
 8008196:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d008      	beq.n	80081b6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80081a4:	4b42      	ldr	r3, [pc, #264]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081b0:	493f      	ldr	r1, [pc, #252]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081b2:	4313      	orrs	r3, r2
 80081b4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d008      	beq.n	80081d4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80081c2:	4b3b      	ldr	r3, [pc, #236]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081c6:	f023 0220 	bic.w	r2, r3, #32
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6a1b      	ldr	r3, [r3, #32]
 80081ce:	4938      	ldr	r1, [pc, #224]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081d0:	4313      	orrs	r3, r2
 80081d2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f003 0308 	and.w	r3, r3, #8
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d008      	beq.n	80081f2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80081e0:	4b33      	ldr	r3, [pc, #204]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80081e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	695b      	ldr	r3, [r3, #20]
 80081ec:	4930      	ldr	r1, [pc, #192]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80081ee:	4313      	orrs	r3, r2
 80081f0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f003 0310 	and.w	r3, r3, #16
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d008      	beq.n	8008210 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80081fe:	4b2c      	ldr	r3, [pc, #176]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008202:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	699b      	ldr	r3, [r3, #24]
 800820a:	4929      	ldr	r1, [pc, #164]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800820c:	4313      	orrs	r3, r2
 800820e:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008218:	2b00      	cmp	r3, #0
 800821a:	d008      	beq.n	800822e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800821c:	4b24      	ldr	r3, [pc, #144]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800821e:	685b      	ldr	r3, [r3, #4]
 8008220:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008228:	4921      	ldr	r1, [pc, #132]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800822a:	4313      	orrs	r3, r2
 800822c:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008236:	2b00      	cmp	r3, #0
 8008238:	d008      	beq.n	800824c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800823a:	4b1d      	ldr	r3, [pc, #116]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800823c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800823e:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008246:	491a      	ldr	r1, [pc, #104]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008248:	4313      	orrs	r3, r2
 800824a:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008254:	2b00      	cmp	r3, #0
 8008256:	d008      	beq.n	800826a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8008258:	4b15      	ldr	r3, [pc, #84]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800825a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800825c:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008264:	4912      	ldr	r1, [pc, #72]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008266:	4313      	orrs	r3, r2
 8008268:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008272:	2b00      	cmp	r3, #0
 8008274:	d008      	beq.n	8008288 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008276:	4b0e      	ldr	r3, [pc, #56]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800827a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008282:	490b      	ldr	r1, [pc, #44]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008284:	4313      	orrs	r3, r2
 8008286:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008290:	2b00      	cmp	r3, #0
 8008292:	d008      	beq.n	80082a6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8008294:	4b06      	ldr	r3, [pc, #24]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8008296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008298:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082a0:	4903      	ldr	r1, [pc, #12]	; (80082b0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80082a2:	4313      	orrs	r3, r2
 80082a4:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80082a6:	2300      	movs	r3, #0
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	3748      	adds	r7, #72	; 0x48
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}
 80082b0:	40021000 	.word	0x40021000

080082b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80082b4:	b580      	push	{r7, lr}
 80082b6:	b084      	sub	sp, #16
 80082b8:	af00      	add	r7, sp, #0
 80082ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d101      	bne.n	80082c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80082c2:	2301      	movs	r3, #1
 80082c4:	e09d      	b.n	8008402 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d108      	bne.n	80082e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	685b      	ldr	r3, [r3, #4]
 80082d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80082d6:	d009      	beq.n	80082ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2200      	movs	r2, #0
 80082dc:	61da      	str	r2, [r3, #28]
 80082de:	e005      	b.n	80082ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2200      	movs	r2, #0
 80082e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2200      	movs	r2, #0
 80082ea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2200      	movs	r2, #0
 80082f0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80082f8:	b2db      	uxtb	r3, r3
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d106      	bne.n	800830c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008306:	6878      	ldr	r0, [r7, #4]
 8008308:	f7fb fa44 	bl	8003794 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2202      	movs	r2, #2
 8008310:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	681a      	ldr	r2, [r3, #0]
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008322:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	68db      	ldr	r3, [r3, #12]
 8008328:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800832c:	d902      	bls.n	8008334 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800832e:	2300      	movs	r3, #0
 8008330:	60fb      	str	r3, [r7, #12]
 8008332:	e002      	b.n	800833a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008334:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008338:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	68db      	ldr	r3, [r3, #12]
 800833e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8008342:	d007      	beq.n	8008354 <HAL_SPI_Init+0xa0>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	68db      	ldr	r3, [r3, #12]
 8008348:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800834c:	d002      	beq.n	8008354 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2200      	movs	r2, #0
 8008352:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	685b      	ldr	r3, [r3, #4]
 8008358:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008364:	431a      	orrs	r2, r3
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	691b      	ldr	r3, [r3, #16]
 800836a:	f003 0302 	and.w	r3, r3, #2
 800836e:	431a      	orrs	r2, r3
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	695b      	ldr	r3, [r3, #20]
 8008374:	f003 0301 	and.w	r3, r3, #1
 8008378:	431a      	orrs	r2, r3
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	699b      	ldr	r3, [r3, #24]
 800837e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008382:	431a      	orrs	r2, r3
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	69db      	ldr	r3, [r3, #28]
 8008388:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800838c:	431a      	orrs	r2, r3
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6a1b      	ldr	r3, [r3, #32]
 8008392:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008396:	ea42 0103 	orr.w	r1, r2, r3
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800839e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	430a      	orrs	r2, r1
 80083a8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	699b      	ldr	r3, [r3, #24]
 80083ae:	0c1b      	lsrs	r3, r3, #16
 80083b0:	f003 0204 	and.w	r2, r3, #4
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80083b8:	f003 0310 	and.w	r3, r3, #16
 80083bc:	431a      	orrs	r2, r3
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083c2:	f003 0308 	and.w	r3, r3, #8
 80083c6:	431a      	orrs	r2, r3
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	68db      	ldr	r3, [r3, #12]
 80083cc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80083d0:	ea42 0103 	orr.w	r1, r2, r3
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	430a      	orrs	r2, r1
 80083e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	69da      	ldr	r2, [r3, #28]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80083f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2200      	movs	r2, #0
 80083f6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2201      	movs	r2, #1
 80083fc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008400:	2300      	movs	r3, #0
}
 8008402:	4618      	mov	r0, r3
 8008404:	3710      	adds	r7, #16
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}

0800840a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800840a:	b580      	push	{r7, lr}
 800840c:	b088      	sub	sp, #32
 800840e:	af00      	add	r7, sp, #0
 8008410:	60f8      	str	r0, [r7, #12]
 8008412:	60b9      	str	r1, [r7, #8]
 8008414:	603b      	str	r3, [r7, #0]
 8008416:	4613      	mov	r3, r2
 8008418:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800841a:	2300      	movs	r3, #0
 800841c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8008424:	2b01      	cmp	r3, #1
 8008426:	d101      	bne.n	800842c <HAL_SPI_Transmit+0x22>
 8008428:	2302      	movs	r3, #2
 800842a:	e15f      	b.n	80086ec <HAL_SPI_Transmit+0x2e2>
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2201      	movs	r2, #1
 8008430:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008434:	f7fb fc5c 	bl	8003cf0 <HAL_GetTick>
 8008438:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800843a:	88fb      	ldrh	r3, [r7, #6]
 800843c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008444:	b2db      	uxtb	r3, r3
 8008446:	2b01      	cmp	r3, #1
 8008448:	d002      	beq.n	8008450 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800844a:	2302      	movs	r3, #2
 800844c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800844e:	e148      	b.n	80086e2 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008450:	68bb      	ldr	r3, [r7, #8]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d002      	beq.n	800845c <HAL_SPI_Transmit+0x52>
 8008456:	88fb      	ldrh	r3, [r7, #6]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d102      	bne.n	8008462 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800845c:	2301      	movs	r3, #1
 800845e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008460:	e13f      	b.n	80086e2 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2203      	movs	r2, #3
 8008466:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2200      	movs	r2, #0
 800846e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	68ba      	ldr	r2, [r7, #8]
 8008474:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	88fa      	ldrh	r2, [r7, #6]
 800847a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	88fa      	ldrh	r2, [r7, #6]
 8008480:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2200      	movs	r2, #0
 8008486:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2200      	movs	r2, #0
 800848c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2200      	movs	r2, #0
 8008494:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	2200      	movs	r2, #0
 800849c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	2200      	movs	r2, #0
 80084a2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	689b      	ldr	r3, [r3, #8]
 80084a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80084ac:	d10f      	bne.n	80084ce <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	681a      	ldr	r2, [r3, #0]
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084bc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	681a      	ldr	r2, [r3, #0]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80084cc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084d8:	2b40      	cmp	r3, #64	; 0x40
 80084da:	d007      	beq.n	80084ec <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	681a      	ldr	r2, [r3, #0]
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80084ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	68db      	ldr	r3, [r3, #12]
 80084f0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80084f4:	d94f      	bls.n	8008596 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d002      	beq.n	8008504 <HAL_SPI_Transmit+0xfa>
 80084fe:	8afb      	ldrh	r3, [r7, #22]
 8008500:	2b01      	cmp	r3, #1
 8008502:	d142      	bne.n	800858a <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008508:	881a      	ldrh	r2, [r3, #0]
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008514:	1c9a      	adds	r2, r3, #2
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800851e:	b29b      	uxth	r3, r3
 8008520:	3b01      	subs	r3, #1
 8008522:	b29a      	uxth	r2, r3
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008528:	e02f      	b.n	800858a <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	689b      	ldr	r3, [r3, #8]
 8008530:	f003 0302 	and.w	r3, r3, #2
 8008534:	2b02      	cmp	r3, #2
 8008536:	d112      	bne.n	800855e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800853c:	881a      	ldrh	r2, [r3, #0]
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008548:	1c9a      	adds	r2, r3, #2
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008552:	b29b      	uxth	r3, r3
 8008554:	3b01      	subs	r3, #1
 8008556:	b29a      	uxth	r2, r3
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800855c:	e015      	b.n	800858a <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800855e:	f7fb fbc7 	bl	8003cf0 <HAL_GetTick>
 8008562:	4602      	mov	r2, r0
 8008564:	69bb      	ldr	r3, [r7, #24]
 8008566:	1ad3      	subs	r3, r2, r3
 8008568:	683a      	ldr	r2, [r7, #0]
 800856a:	429a      	cmp	r2, r3
 800856c:	d803      	bhi.n	8008576 <HAL_SPI_Transmit+0x16c>
 800856e:	683b      	ldr	r3, [r7, #0]
 8008570:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008574:	d102      	bne.n	800857c <HAL_SPI_Transmit+0x172>
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d106      	bne.n	800858a <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800857c:	2303      	movs	r3, #3
 800857e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2201      	movs	r2, #1
 8008584:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8008588:	e0ab      	b.n	80086e2 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800858e:	b29b      	uxth	r3, r3
 8008590:	2b00      	cmp	r3, #0
 8008592:	d1ca      	bne.n	800852a <HAL_SPI_Transmit+0x120>
 8008594:	e080      	b.n	8008698 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d002      	beq.n	80085a4 <HAL_SPI_Transmit+0x19a>
 800859e:	8afb      	ldrh	r3, [r7, #22]
 80085a0:	2b01      	cmp	r3, #1
 80085a2:	d174      	bne.n	800868e <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085a8:	b29b      	uxth	r3, r3
 80085aa:	2b01      	cmp	r3, #1
 80085ac:	d912      	bls.n	80085d4 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b2:	881a      	ldrh	r2, [r3, #0]
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085be:	1c9a      	adds	r2, r3, #2
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085c8:	b29b      	uxth	r3, r3
 80085ca:	3b02      	subs	r3, #2
 80085cc:	b29a      	uxth	r2, r3
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80085d2:	e05c      	b.n	800868e <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	330c      	adds	r3, #12
 80085de:	7812      	ldrb	r2, [r2, #0]
 80085e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e6:	1c5a      	adds	r2, r3, #1
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	3b01      	subs	r3, #1
 80085f4:	b29a      	uxth	r2, r3
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80085fa:	e048      	b.n	800868e <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	689b      	ldr	r3, [r3, #8]
 8008602:	f003 0302 	and.w	r3, r3, #2
 8008606:	2b02      	cmp	r3, #2
 8008608:	d12b      	bne.n	8008662 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800860e:	b29b      	uxth	r3, r3
 8008610:	2b01      	cmp	r3, #1
 8008612:	d912      	bls.n	800863a <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008618:	881a      	ldrh	r2, [r3, #0]
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008624:	1c9a      	adds	r2, r3, #2
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800862e:	b29b      	uxth	r3, r3
 8008630:	3b02      	subs	r3, #2
 8008632:	b29a      	uxth	r2, r3
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008638:	e029      	b.n	800868e <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	330c      	adds	r3, #12
 8008644:	7812      	ldrb	r2, [r2, #0]
 8008646:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800864c:	1c5a      	adds	r2, r3, #1
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008656:	b29b      	uxth	r3, r3
 8008658:	3b01      	subs	r3, #1
 800865a:	b29a      	uxth	r2, r3
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008660:	e015      	b.n	800868e <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008662:	f7fb fb45 	bl	8003cf0 <HAL_GetTick>
 8008666:	4602      	mov	r2, r0
 8008668:	69bb      	ldr	r3, [r7, #24]
 800866a:	1ad3      	subs	r3, r2, r3
 800866c:	683a      	ldr	r2, [r7, #0]
 800866e:	429a      	cmp	r2, r3
 8008670:	d803      	bhi.n	800867a <HAL_SPI_Transmit+0x270>
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008678:	d102      	bne.n	8008680 <HAL_SPI_Transmit+0x276>
 800867a:	683b      	ldr	r3, [r7, #0]
 800867c:	2b00      	cmp	r3, #0
 800867e:	d106      	bne.n	800868e <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8008680:	2303      	movs	r3, #3
 8008682:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2201      	movs	r2, #1
 8008688:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800868c:	e029      	b.n	80086e2 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008692:	b29b      	uxth	r3, r3
 8008694:	2b00      	cmp	r3, #0
 8008696:	d1b1      	bne.n	80085fc <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008698:	69ba      	ldr	r2, [r7, #24]
 800869a:	6839      	ldr	r1, [r7, #0]
 800869c:	68f8      	ldr	r0, [r7, #12]
 800869e:	f000 f947 	bl	8008930 <SPI_EndRxTxTransaction>
 80086a2:	4603      	mov	r3, r0
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d002      	beq.n	80086ae <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2220      	movs	r2, #32
 80086ac:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	689b      	ldr	r3, [r3, #8]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d10a      	bne.n	80086cc <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80086b6:	2300      	movs	r3, #0
 80086b8:	613b      	str	r3, [r7, #16]
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	68db      	ldr	r3, [r3, #12]
 80086c0:	613b      	str	r3, [r7, #16]
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	689b      	ldr	r3, [r3, #8]
 80086c8:	613b      	str	r3, [r7, #16]
 80086ca:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d002      	beq.n	80086da <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 80086d4:	2301      	movs	r3, #1
 80086d6:	77fb      	strb	r3, [r7, #31]
 80086d8:	e003      	b.n	80086e2 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2201      	movs	r2, #1
 80086de:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	2200      	movs	r2, #0
 80086e6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80086ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80086ec:	4618      	mov	r0, r3
 80086ee:	3720      	adds	r7, #32
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b088      	sub	sp, #32
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	60f8      	str	r0, [r7, #12]
 80086fc:	60b9      	str	r1, [r7, #8]
 80086fe:	603b      	str	r3, [r7, #0]
 8008700:	4613      	mov	r3, r2
 8008702:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008704:	f7fb faf4 	bl	8003cf0 <HAL_GetTick>
 8008708:	4602      	mov	r2, r0
 800870a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800870c:	1a9b      	subs	r3, r3, r2
 800870e:	683a      	ldr	r2, [r7, #0]
 8008710:	4413      	add	r3, r2
 8008712:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008714:	f7fb faec 	bl	8003cf0 <HAL_GetTick>
 8008718:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800871a:	4b39      	ldr	r3, [pc, #228]	; (8008800 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	015b      	lsls	r3, r3, #5
 8008720:	0d1b      	lsrs	r3, r3, #20
 8008722:	69fa      	ldr	r2, [r7, #28]
 8008724:	fb02 f303 	mul.w	r3, r2, r3
 8008728:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800872a:	e054      	b.n	80087d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008732:	d050      	beq.n	80087d6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008734:	f7fb fadc 	bl	8003cf0 <HAL_GetTick>
 8008738:	4602      	mov	r2, r0
 800873a:	69bb      	ldr	r3, [r7, #24]
 800873c:	1ad3      	subs	r3, r2, r3
 800873e:	69fa      	ldr	r2, [r7, #28]
 8008740:	429a      	cmp	r2, r3
 8008742:	d902      	bls.n	800874a <SPI_WaitFlagStateUntilTimeout+0x56>
 8008744:	69fb      	ldr	r3, [r7, #28]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d13d      	bne.n	80087c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	685a      	ldr	r2, [r3, #4]
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008758:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008762:	d111      	bne.n	8008788 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	689b      	ldr	r3, [r3, #8]
 8008768:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800876c:	d004      	beq.n	8008778 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008776:	d107      	bne.n	8008788 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	681a      	ldr	r2, [r3, #0]
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008786:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800878c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008790:	d10f      	bne.n	80087b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	681a      	ldr	r2, [r3, #0]
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80087a0:	601a      	str	r2, [r3, #0]
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	681a      	ldr	r2, [r3, #0]
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80087b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2201      	movs	r2, #1
 80087b6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	2200      	movs	r2, #0
 80087be:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80087c2:	2303      	movs	r3, #3
 80087c4:	e017      	b.n	80087f6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80087c6:	697b      	ldr	r3, [r7, #20]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d101      	bne.n	80087d0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80087cc:	2300      	movs	r3, #0
 80087ce:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80087d0:	697b      	ldr	r3, [r7, #20]
 80087d2:	3b01      	subs	r3, #1
 80087d4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	689a      	ldr	r2, [r3, #8]
 80087dc:	68bb      	ldr	r3, [r7, #8]
 80087de:	4013      	ands	r3, r2
 80087e0:	68ba      	ldr	r2, [r7, #8]
 80087e2:	429a      	cmp	r2, r3
 80087e4:	bf0c      	ite	eq
 80087e6:	2301      	moveq	r3, #1
 80087e8:	2300      	movne	r3, #0
 80087ea:	b2db      	uxtb	r3, r3
 80087ec:	461a      	mov	r2, r3
 80087ee:	79fb      	ldrb	r3, [r7, #7]
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d19b      	bne.n	800872c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80087f4:	2300      	movs	r3, #0
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3720      	adds	r7, #32
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
 80087fe:	bf00      	nop
 8008800:	20000010 	.word	0x20000010

08008804 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b08a      	sub	sp, #40	; 0x28
 8008808:	af00      	add	r7, sp, #0
 800880a:	60f8      	str	r0, [r7, #12]
 800880c:	60b9      	str	r1, [r7, #8]
 800880e:	607a      	str	r2, [r7, #4]
 8008810:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008812:	2300      	movs	r3, #0
 8008814:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008816:	f7fb fa6b 	bl	8003cf0 <HAL_GetTick>
 800881a:	4602      	mov	r2, r0
 800881c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800881e:	1a9b      	subs	r3, r3, r2
 8008820:	683a      	ldr	r2, [r7, #0]
 8008822:	4413      	add	r3, r2
 8008824:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8008826:	f7fb fa63 	bl	8003cf0 <HAL_GetTick>
 800882a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	330c      	adds	r3, #12
 8008832:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008834:	4b3d      	ldr	r3, [pc, #244]	; (800892c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008836:	681a      	ldr	r2, [r3, #0]
 8008838:	4613      	mov	r3, r2
 800883a:	009b      	lsls	r3, r3, #2
 800883c:	4413      	add	r3, r2
 800883e:	00da      	lsls	r2, r3, #3
 8008840:	1ad3      	subs	r3, r2, r3
 8008842:	0d1b      	lsrs	r3, r3, #20
 8008844:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008846:	fb02 f303 	mul.w	r3, r2, r3
 800884a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800884c:	e060      	b.n	8008910 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008854:	d107      	bne.n	8008866 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d104      	bne.n	8008866 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800885c:	69fb      	ldr	r3, [r7, #28]
 800885e:	781b      	ldrb	r3, [r3, #0]
 8008860:	b2db      	uxtb	r3, r3
 8008862:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008864:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800886c:	d050      	beq.n	8008910 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800886e:	f7fb fa3f 	bl	8003cf0 <HAL_GetTick>
 8008872:	4602      	mov	r2, r0
 8008874:	6a3b      	ldr	r3, [r7, #32]
 8008876:	1ad3      	subs	r3, r2, r3
 8008878:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800887a:	429a      	cmp	r2, r3
 800887c:	d902      	bls.n	8008884 <SPI_WaitFifoStateUntilTimeout+0x80>
 800887e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008880:	2b00      	cmp	r3, #0
 8008882:	d13d      	bne.n	8008900 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	685a      	ldr	r2, [r3, #4]
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008892:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800889c:	d111      	bne.n	80088c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	689b      	ldr	r3, [r3, #8]
 80088a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80088a6:	d004      	beq.n	80088b2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	689b      	ldr	r3, [r3, #8]
 80088ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80088b0:	d107      	bne.n	80088c2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80088c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088ca:	d10f      	bne.n	80088ec <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	681a      	ldr	r2, [r3, #0]
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80088da:	601a      	str	r2, [r3, #0]
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	681a      	ldr	r2, [r3, #0]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80088ea:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	2201      	movs	r2, #1
 80088f0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2200      	movs	r2, #0
 80088f8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80088fc:	2303      	movs	r3, #3
 80088fe:	e010      	b.n	8008922 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008900:	69bb      	ldr	r3, [r7, #24]
 8008902:	2b00      	cmp	r3, #0
 8008904:	d101      	bne.n	800890a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008906:	2300      	movs	r3, #0
 8008908:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800890a:	69bb      	ldr	r3, [r7, #24]
 800890c:	3b01      	subs	r3, #1
 800890e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	689a      	ldr	r2, [r3, #8]
 8008916:	68bb      	ldr	r3, [r7, #8]
 8008918:	4013      	ands	r3, r2
 800891a:	687a      	ldr	r2, [r7, #4]
 800891c:	429a      	cmp	r2, r3
 800891e:	d196      	bne.n	800884e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008920:	2300      	movs	r3, #0
}
 8008922:	4618      	mov	r0, r3
 8008924:	3728      	adds	r7, #40	; 0x28
 8008926:	46bd      	mov	sp, r7
 8008928:	bd80      	pop	{r7, pc}
 800892a:	bf00      	nop
 800892c:	20000010 	.word	0x20000010

08008930 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008930:	b580      	push	{r7, lr}
 8008932:	b086      	sub	sp, #24
 8008934:	af02      	add	r7, sp, #8
 8008936:	60f8      	str	r0, [r7, #12]
 8008938:	60b9      	str	r1, [r7, #8]
 800893a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	9300      	str	r3, [sp, #0]
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	2200      	movs	r2, #0
 8008944:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008948:	68f8      	ldr	r0, [r7, #12]
 800894a:	f7ff ff5b 	bl	8008804 <SPI_WaitFifoStateUntilTimeout>
 800894e:	4603      	mov	r3, r0
 8008950:	2b00      	cmp	r3, #0
 8008952:	d007      	beq.n	8008964 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008958:	f043 0220 	orr.w	r2, r3, #32
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008960:	2303      	movs	r3, #3
 8008962:	e027      	b.n	80089b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	9300      	str	r3, [sp, #0]
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	2200      	movs	r2, #0
 800896c:	2180      	movs	r1, #128	; 0x80
 800896e:	68f8      	ldr	r0, [r7, #12]
 8008970:	f7ff fec0 	bl	80086f4 <SPI_WaitFlagStateUntilTimeout>
 8008974:	4603      	mov	r3, r0
 8008976:	2b00      	cmp	r3, #0
 8008978:	d007      	beq.n	800898a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800897e:	f043 0220 	orr.w	r2, r3, #32
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008986:	2303      	movs	r3, #3
 8008988:	e014      	b.n	80089b4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	9300      	str	r3, [sp, #0]
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	2200      	movs	r2, #0
 8008992:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008996:	68f8      	ldr	r0, [r7, #12]
 8008998:	f7ff ff34 	bl	8008804 <SPI_WaitFifoStateUntilTimeout>
 800899c:	4603      	mov	r3, r0
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d007      	beq.n	80089b2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089a6:	f043 0220 	orr.w	r2, r3, #32
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80089ae:	2303      	movs	r3, #3
 80089b0:	e000      	b.n	80089b4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80089b2:	2300      	movs	r3, #0
}
 80089b4:	4618      	mov	r0, r3
 80089b6:	3710      	adds	r7, #16
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}

080089bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b082      	sub	sp, #8
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d101      	bne.n	80089ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80089ca:	2301      	movs	r3, #1
 80089cc:	e049      	b.n	8008a62 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089d4:	b2db      	uxtb	r3, r3
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d106      	bne.n	80089e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2200      	movs	r2, #0
 80089de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80089e2:	6878      	ldr	r0, [r7, #4]
 80089e4:	f7fa ff18 	bl	8003818 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2202      	movs	r2, #2
 80089ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	681a      	ldr	r2, [r3, #0]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	3304      	adds	r3, #4
 80089f8:	4619      	mov	r1, r3
 80089fa:	4610      	mov	r0, r2
 80089fc:	f000 fc20 	bl	8009240 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2201      	movs	r2, #1
 8008a04:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2201      	movs	r2, #1
 8008a14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2201      	movs	r2, #1
 8008a24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2201      	movs	r2, #1
 8008a2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2201      	movs	r2, #1
 8008a34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2201      	movs	r2, #1
 8008a44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2201      	movs	r2, #1
 8008a4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2201      	movs	r2, #1
 8008a54:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2201      	movs	r2, #1
 8008a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008a60:	2300      	movs	r3, #0
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	3708      	adds	r7, #8
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}
	...

08008a6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b085      	sub	sp, #20
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a7a:	b2db      	uxtb	r3, r3
 8008a7c:	2b01      	cmp	r3, #1
 8008a7e:	d001      	beq.n	8008a84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008a80:	2301      	movs	r3, #1
 8008a82:	e04a      	b.n	8008b1a <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2202      	movs	r2, #2
 8008a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	68da      	ldr	r2, [r3, #12]
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f042 0201 	orr.w	r2, r2, #1
 8008a9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	4a21      	ldr	r2, [pc, #132]	; (8008b28 <HAL_TIM_Base_Start_IT+0xbc>)
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d018      	beq.n	8008ad8 <HAL_TIM_Base_Start_IT+0x6c>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008aae:	d013      	beq.n	8008ad8 <HAL_TIM_Base_Start_IT+0x6c>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	4a1d      	ldr	r2, [pc, #116]	; (8008b2c <HAL_TIM_Base_Start_IT+0xc0>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d00e      	beq.n	8008ad8 <HAL_TIM_Base_Start_IT+0x6c>
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	4a1c      	ldr	r2, [pc, #112]	; (8008b30 <HAL_TIM_Base_Start_IT+0xc4>)
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d009      	beq.n	8008ad8 <HAL_TIM_Base_Start_IT+0x6c>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4a1a      	ldr	r2, [pc, #104]	; (8008b34 <HAL_TIM_Base_Start_IT+0xc8>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d004      	beq.n	8008ad8 <HAL_TIM_Base_Start_IT+0x6c>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a19      	ldr	r2, [pc, #100]	; (8008b38 <HAL_TIM_Base_Start_IT+0xcc>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d115      	bne.n	8008b04 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	689a      	ldr	r2, [r3, #8]
 8008ade:	4b17      	ldr	r3, [pc, #92]	; (8008b3c <HAL_TIM_Base_Start_IT+0xd0>)
 8008ae0:	4013      	ands	r3, r2
 8008ae2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	2b06      	cmp	r3, #6
 8008ae8:	d015      	beq.n	8008b16 <HAL_TIM_Base_Start_IT+0xaa>
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008af0:	d011      	beq.n	8008b16 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	681a      	ldr	r2, [r3, #0]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f042 0201 	orr.w	r2, r2, #1
 8008b00:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b02:	e008      	b.n	8008b16 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	681a      	ldr	r2, [r3, #0]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f042 0201 	orr.w	r2, r2, #1
 8008b12:	601a      	str	r2, [r3, #0]
 8008b14:	e000      	b.n	8008b18 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b16:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008b18:	2300      	movs	r3, #0
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3714      	adds	r7, #20
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b24:	4770      	bx	lr
 8008b26:	bf00      	nop
 8008b28:	40012c00 	.word	0x40012c00
 8008b2c:	40000400 	.word	0x40000400
 8008b30:	40000800 	.word	0x40000800
 8008b34:	40013400 	.word	0x40013400
 8008b38:	40014000 	.word	0x40014000
 8008b3c:	00010007 	.word	0x00010007

08008b40 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008b40:	b480      	push	{r7}
 8008b42:	b083      	sub	sp, #12
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	68da      	ldr	r2, [r3, #12]
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f022 0201 	bic.w	r2, r2, #1
 8008b56:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	6a1a      	ldr	r2, [r3, #32]
 8008b5e:	f241 1311 	movw	r3, #4369	; 0x1111
 8008b62:	4013      	ands	r3, r2
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d10f      	bne.n	8008b88 <HAL_TIM_Base_Stop_IT+0x48>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	6a1a      	ldr	r2, [r3, #32]
 8008b6e:	f240 4344 	movw	r3, #1092	; 0x444
 8008b72:	4013      	ands	r3, r2
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d107      	bne.n	8008b88 <HAL_TIM_Base_Stop_IT+0x48>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	681a      	ldr	r2, [r3, #0]
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	f022 0201 	bic.w	r2, r2, #1
 8008b86:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008b90:	2300      	movs	r3, #0
}
 8008b92:	4618      	mov	r0, r3
 8008b94:	370c      	adds	r7, #12
 8008b96:	46bd      	mov	sp, r7
 8008b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9c:	4770      	bx	lr

08008b9e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8008b9e:	b580      	push	{r7, lr}
 8008ba0:	b082      	sub	sp, #8
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d101      	bne.n	8008bb0 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8008bac:	2301      	movs	r3, #1
 8008bae:	e049      	b.n	8008c44 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bb6:	b2db      	uxtb	r3, r3
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d106      	bne.n	8008bca <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f000 f841 	bl	8008c4c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2202      	movs	r2, #2
 8008bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	3304      	adds	r3, #4
 8008bda:	4619      	mov	r1, r3
 8008bdc:	4610      	mov	r0, r2
 8008bde:	f000 fb2f 	bl	8009240 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2201      	movs	r2, #1
 8008be6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2201      	movs	r2, #1
 8008bee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2201      	movs	r2, #1
 8008bfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2201      	movs	r2, #1
 8008c06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2201      	movs	r2, #1
 8008c16:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	2201      	movs	r2, #1
 8008c1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2201      	movs	r2, #1
 8008c26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2201      	movs	r2, #1
 8008c36:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2201      	movs	r2, #1
 8008c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008c42:	2300      	movs	r3, #0
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	3708      	adds	r7, #8
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}

08008c4c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b083      	sub	sp, #12
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8008c54:	bf00      	nop
 8008c56:	370c      	adds	r7, #12
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5e:	4770      	bx	lr

08008c60 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b082      	sub	sp, #8
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d101      	bne.n	8008c74 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8008c70:	2301      	movs	r3, #1
 8008c72:	e041      	b.n	8008cf8 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c7a:	b2db      	uxtb	r3, r3
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d106      	bne.n	8008c8e <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2200      	movs	r2, #0
 8008c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8008c88:	6878      	ldr	r0, [r7, #4]
 8008c8a:	f000 f839 	bl	8008d00 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2202      	movs	r2, #2
 8008c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681a      	ldr	r2, [r3, #0]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	3304      	adds	r3, #4
 8008c9e:	4619      	mov	r1, r3
 8008ca0:	4610      	mov	r0, r2
 8008ca2:	f000 facd 	bl	8009240 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	681a      	ldr	r2, [r3, #0]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f022 0208 	bic.w	r2, r2, #8
 8008cb4:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	6819      	ldr	r1, [r3, #0]
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	683a      	ldr	r2, [r7, #0]
 8008cc2:	430a      	orrs	r2, r1
 8008cc4:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2201      	movs	r2, #1
 8008cca:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2201      	movs	r2, #1
 8008cd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2201      	movs	r2, #1
 8008cda:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2201      	movs	r2, #1
 8008ce2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	2201      	movs	r2, #1
 8008cea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2201      	movs	r2, #1
 8008cf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008cf6:	2300      	movs	r3, #0
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	3708      	adds	r7, #8
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8008d00:	b480      	push	{r7}
 8008d02:	b083      	sub	sp, #12
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8008d08:	bf00      	nop
 8008d0a:	370c      	adds	r7, #12
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d12:	4770      	bx	lr

08008d14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b082      	sub	sp, #8
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	691b      	ldr	r3, [r3, #16]
 8008d22:	f003 0302 	and.w	r3, r3, #2
 8008d26:	2b02      	cmp	r3, #2
 8008d28:	d122      	bne.n	8008d70 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	68db      	ldr	r3, [r3, #12]
 8008d30:	f003 0302 	and.w	r3, r3, #2
 8008d34:	2b02      	cmp	r3, #2
 8008d36:	d11b      	bne.n	8008d70 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f06f 0202 	mvn.w	r2, #2
 8008d40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2201      	movs	r2, #1
 8008d46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	699b      	ldr	r3, [r3, #24]
 8008d4e:	f003 0303 	and.w	r3, r3, #3
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d003      	beq.n	8008d5e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008d56:	6878      	ldr	r0, [r7, #4]
 8008d58:	f000 fa53 	bl	8009202 <HAL_TIM_IC_CaptureCallback>
 8008d5c:	e005      	b.n	8008d6a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f000 fa45 	bl	80091ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d64:	6878      	ldr	r0, [r7, #4]
 8008d66:	f000 fa56 	bl	8009216 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	691b      	ldr	r3, [r3, #16]
 8008d76:	f003 0304 	and.w	r3, r3, #4
 8008d7a:	2b04      	cmp	r3, #4
 8008d7c:	d122      	bne.n	8008dc4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	68db      	ldr	r3, [r3, #12]
 8008d84:	f003 0304 	and.w	r3, r3, #4
 8008d88:	2b04      	cmp	r3, #4
 8008d8a:	d11b      	bne.n	8008dc4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f06f 0204 	mvn.w	r2, #4
 8008d94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2202      	movs	r2, #2
 8008d9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	699b      	ldr	r3, [r3, #24]
 8008da2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d003      	beq.n	8008db2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008daa:	6878      	ldr	r0, [r7, #4]
 8008dac:	f000 fa29 	bl	8009202 <HAL_TIM_IC_CaptureCallback>
 8008db0:	e005      	b.n	8008dbe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008db2:	6878      	ldr	r0, [r7, #4]
 8008db4:	f000 fa1b 	bl	80091ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008db8:	6878      	ldr	r0, [r7, #4]
 8008dba:	f000 fa2c 	bl	8009216 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	691b      	ldr	r3, [r3, #16]
 8008dca:	f003 0308 	and.w	r3, r3, #8
 8008dce:	2b08      	cmp	r3, #8
 8008dd0:	d122      	bne.n	8008e18 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	68db      	ldr	r3, [r3, #12]
 8008dd8:	f003 0308 	and.w	r3, r3, #8
 8008ddc:	2b08      	cmp	r3, #8
 8008dde:	d11b      	bne.n	8008e18 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f06f 0208 	mvn.w	r2, #8
 8008de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	2204      	movs	r2, #4
 8008dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	69db      	ldr	r3, [r3, #28]
 8008df6:	f003 0303 	and.w	r3, r3, #3
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d003      	beq.n	8008e06 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 f9ff 	bl	8009202 <HAL_TIM_IC_CaptureCallback>
 8008e04:	e005      	b.n	8008e12 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f000 f9f1 	bl	80091ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f000 fa02 	bl	8009216 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	691b      	ldr	r3, [r3, #16]
 8008e1e:	f003 0310 	and.w	r3, r3, #16
 8008e22:	2b10      	cmp	r3, #16
 8008e24:	d122      	bne.n	8008e6c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	68db      	ldr	r3, [r3, #12]
 8008e2c:	f003 0310 	and.w	r3, r3, #16
 8008e30:	2b10      	cmp	r3, #16
 8008e32:	d11b      	bne.n	8008e6c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f06f 0210 	mvn.w	r2, #16
 8008e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2208      	movs	r2, #8
 8008e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	69db      	ldr	r3, [r3, #28]
 8008e4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d003      	beq.n	8008e5a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008e52:	6878      	ldr	r0, [r7, #4]
 8008e54:	f000 f9d5 	bl	8009202 <HAL_TIM_IC_CaptureCallback>
 8008e58:	e005      	b.n	8008e66 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 f9c7 	bl	80091ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 f9d8 	bl	8009216 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	691b      	ldr	r3, [r3, #16]
 8008e72:	f003 0301 	and.w	r3, r3, #1
 8008e76:	2b01      	cmp	r3, #1
 8008e78:	d10e      	bne.n	8008e98 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	68db      	ldr	r3, [r3, #12]
 8008e80:	f003 0301 	and.w	r3, r3, #1
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	d107      	bne.n	8008e98 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f06f 0201 	mvn.w	r2, #1
 8008e90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008e92:	6878      	ldr	r0, [r7, #4]
 8008e94:	f000 f9a1 	bl	80091da <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	691b      	ldr	r3, [r3, #16]
 8008e9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ea2:	2b80      	cmp	r3, #128	; 0x80
 8008ea4:	d10e      	bne.n	8008ec4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	68db      	ldr	r3, [r3, #12]
 8008eac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008eb0:	2b80      	cmp	r3, #128	; 0x80
 8008eb2:	d107      	bne.n	8008ec4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008ebc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	f000 fe48 	bl	8009b54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	691b      	ldr	r3, [r3, #16]
 8008eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ece:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ed2:	d10e      	bne.n	8008ef2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	68db      	ldr	r3, [r3, #12]
 8008eda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ede:	2b80      	cmp	r3, #128	; 0x80
 8008ee0:	d107      	bne.n	8008ef2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008eea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f000 fe3b 	bl	8009b68 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	691b      	ldr	r3, [r3, #16]
 8008ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008efc:	2b40      	cmp	r3, #64	; 0x40
 8008efe:	d10e      	bne.n	8008f1e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	68db      	ldr	r3, [r3, #12]
 8008f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f0a:	2b40      	cmp	r3, #64	; 0x40
 8008f0c:	d107      	bne.n	8008f1e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008f16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f000 f986 	bl	800922a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	691b      	ldr	r3, [r3, #16]
 8008f24:	f003 0320 	and.w	r3, r3, #32
 8008f28:	2b20      	cmp	r3, #32
 8008f2a:	d10e      	bne.n	8008f4a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	68db      	ldr	r3, [r3, #12]
 8008f32:	f003 0320 	and.w	r3, r3, #32
 8008f36:	2b20      	cmp	r3, #32
 8008f38:	d107      	bne.n	8008f4a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f06f 0220 	mvn.w	r2, #32
 8008f42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008f44:	6878      	ldr	r0, [r7, #4]
 8008f46:	f000 fdfb 	bl	8009b40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008f4a:	bf00      	nop
 8008f4c:	3708      	adds	r7, #8
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd80      	pop	{r7, pc}
	...

08008f54 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b086      	sub	sp, #24
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	60f8      	str	r0, [r7, #12]
 8008f5c:	60b9      	str	r1, [r7, #8]
 8008f5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f60:	2300      	movs	r3, #0
 8008f62:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f6a:	2b01      	cmp	r3, #1
 8008f6c:	d101      	bne.n	8008f72 <HAL_TIM_OC_ConfigChannel+0x1e>
 8008f6e:	2302      	movs	r3, #2
 8008f70:	e066      	b.n	8009040 <HAL_TIM_OC_ConfigChannel+0xec>
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	2201      	movs	r2, #1
 8008f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2b14      	cmp	r3, #20
 8008f7e:	d857      	bhi.n	8009030 <HAL_TIM_OC_ConfigChannel+0xdc>
 8008f80:	a201      	add	r2, pc, #4	; (adr r2, 8008f88 <HAL_TIM_OC_ConfigChannel+0x34>)
 8008f82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f86:	bf00      	nop
 8008f88:	08008fdd 	.word	0x08008fdd
 8008f8c:	08009031 	.word	0x08009031
 8008f90:	08009031 	.word	0x08009031
 8008f94:	08009031 	.word	0x08009031
 8008f98:	08008feb 	.word	0x08008feb
 8008f9c:	08009031 	.word	0x08009031
 8008fa0:	08009031 	.word	0x08009031
 8008fa4:	08009031 	.word	0x08009031
 8008fa8:	08008ff9 	.word	0x08008ff9
 8008fac:	08009031 	.word	0x08009031
 8008fb0:	08009031 	.word	0x08009031
 8008fb4:	08009031 	.word	0x08009031
 8008fb8:	08009007 	.word	0x08009007
 8008fbc:	08009031 	.word	0x08009031
 8008fc0:	08009031 	.word	0x08009031
 8008fc4:	08009031 	.word	0x08009031
 8008fc8:	08009015 	.word	0x08009015
 8008fcc:	08009031 	.word	0x08009031
 8008fd0:	08009031 	.word	0x08009031
 8008fd4:	08009031 	.word	0x08009031
 8008fd8:	08009023 	.word	0x08009023
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	68b9      	ldr	r1, [r7, #8]
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	f000 f9bc 	bl	8009360 <TIM_OC1_SetConfig>
      break;
 8008fe8:	e025      	b.n	8009036 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	68b9      	ldr	r1, [r7, #8]
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f000 fa45 	bl	8009480 <TIM_OC2_SetConfig>
      break;
 8008ff6:	e01e      	b.n	8009036 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	68b9      	ldr	r1, [r7, #8]
 8008ffe:	4618      	mov	r0, r3
 8009000:	f000 fac8 	bl	8009594 <TIM_OC3_SetConfig>
      break;
 8009004:	e017      	b.n	8009036 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	68b9      	ldr	r1, [r7, #8]
 800900c:	4618      	mov	r0, r3
 800900e:	f000 fb49 	bl	80096a4 <TIM_OC4_SetConfig>
      break;
 8009012:	e010      	b.n	8009036 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	68b9      	ldr	r1, [r7, #8]
 800901a:	4618      	mov	r0, r3
 800901c:	f000 fbac 	bl	8009778 <TIM_OC5_SetConfig>
      break;
 8009020:	e009      	b.n	8009036 <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	68b9      	ldr	r1, [r7, #8]
 8009028:	4618      	mov	r0, r3
 800902a:	f000 fc09 	bl	8009840 <TIM_OC6_SetConfig>
      break;
 800902e:	e002      	b.n	8009036 <HAL_TIM_OC_ConfigChannel+0xe2>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8009030:	2301      	movs	r3, #1
 8009032:	75fb      	strb	r3, [r7, #23]
      break;
 8009034:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2200      	movs	r2, #0
 800903a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800903e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009040:	4618      	mov	r0, r3
 8009042:	3718      	adds	r7, #24
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b084      	sub	sp, #16
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
 8009050:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009052:	2300      	movs	r3, #0
 8009054:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800905c:	2b01      	cmp	r3, #1
 800905e:	d101      	bne.n	8009064 <HAL_TIM_ConfigClockSource+0x1c>
 8009060:	2302      	movs	r3, #2
 8009062:	e0b6      	b.n	80091d2 <HAL_TIM_ConfigClockSource+0x18a>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2201      	movs	r2, #1
 8009068:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2202      	movs	r2, #2
 8009070:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	689b      	ldr	r3, [r3, #8]
 800907a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009082:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009086:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800908e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	68ba      	ldr	r2, [r7, #8]
 8009096:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80090a0:	d03e      	beq.n	8009120 <HAL_TIM_ConfigClockSource+0xd8>
 80090a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80090a6:	f200 8087 	bhi.w	80091b8 <HAL_TIM_ConfigClockSource+0x170>
 80090aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090ae:	f000 8086 	beq.w	80091be <HAL_TIM_ConfigClockSource+0x176>
 80090b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090b6:	d87f      	bhi.n	80091b8 <HAL_TIM_ConfigClockSource+0x170>
 80090b8:	2b70      	cmp	r3, #112	; 0x70
 80090ba:	d01a      	beq.n	80090f2 <HAL_TIM_ConfigClockSource+0xaa>
 80090bc:	2b70      	cmp	r3, #112	; 0x70
 80090be:	d87b      	bhi.n	80091b8 <HAL_TIM_ConfigClockSource+0x170>
 80090c0:	2b60      	cmp	r3, #96	; 0x60
 80090c2:	d050      	beq.n	8009166 <HAL_TIM_ConfigClockSource+0x11e>
 80090c4:	2b60      	cmp	r3, #96	; 0x60
 80090c6:	d877      	bhi.n	80091b8 <HAL_TIM_ConfigClockSource+0x170>
 80090c8:	2b50      	cmp	r3, #80	; 0x50
 80090ca:	d03c      	beq.n	8009146 <HAL_TIM_ConfigClockSource+0xfe>
 80090cc:	2b50      	cmp	r3, #80	; 0x50
 80090ce:	d873      	bhi.n	80091b8 <HAL_TIM_ConfigClockSource+0x170>
 80090d0:	2b40      	cmp	r3, #64	; 0x40
 80090d2:	d058      	beq.n	8009186 <HAL_TIM_ConfigClockSource+0x13e>
 80090d4:	2b40      	cmp	r3, #64	; 0x40
 80090d6:	d86f      	bhi.n	80091b8 <HAL_TIM_ConfigClockSource+0x170>
 80090d8:	2b30      	cmp	r3, #48	; 0x30
 80090da:	d064      	beq.n	80091a6 <HAL_TIM_ConfigClockSource+0x15e>
 80090dc:	2b30      	cmp	r3, #48	; 0x30
 80090de:	d86b      	bhi.n	80091b8 <HAL_TIM_ConfigClockSource+0x170>
 80090e0:	2b20      	cmp	r3, #32
 80090e2:	d060      	beq.n	80091a6 <HAL_TIM_ConfigClockSource+0x15e>
 80090e4:	2b20      	cmp	r3, #32
 80090e6:	d867      	bhi.n	80091b8 <HAL_TIM_ConfigClockSource+0x170>
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d05c      	beq.n	80091a6 <HAL_TIM_ConfigClockSource+0x15e>
 80090ec:	2b10      	cmp	r3, #16
 80090ee:	d05a      	beq.n	80091a6 <HAL_TIM_ConfigClockSource+0x15e>
 80090f0:	e062      	b.n	80091b8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	6818      	ldr	r0, [r3, #0]
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	6899      	ldr	r1, [r3, #8]
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	685a      	ldr	r2, [r3, #4]
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	68db      	ldr	r3, [r3, #12]
 8009102:	f000 fc7d 	bl	8009a00 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	689b      	ldr	r3, [r3, #8]
 800910c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009114:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	68ba      	ldr	r2, [r7, #8]
 800911c:	609a      	str	r2, [r3, #8]
      break;
 800911e:	e04f      	b.n	80091c0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6818      	ldr	r0, [r3, #0]
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	6899      	ldr	r1, [r3, #8]
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	685a      	ldr	r2, [r3, #4]
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	68db      	ldr	r3, [r3, #12]
 8009130:	f000 fc66 	bl	8009a00 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	689a      	ldr	r2, [r3, #8]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009142:	609a      	str	r2, [r3, #8]
      break;
 8009144:	e03c      	b.n	80091c0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6818      	ldr	r0, [r3, #0]
 800914a:	683b      	ldr	r3, [r7, #0]
 800914c:	6859      	ldr	r1, [r3, #4]
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	68db      	ldr	r3, [r3, #12]
 8009152:	461a      	mov	r2, r3
 8009154:	f000 fbda 	bl	800990c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	2150      	movs	r1, #80	; 0x50
 800915e:	4618      	mov	r0, r3
 8009160:	f000 fc33 	bl	80099ca <TIM_ITRx_SetConfig>
      break;
 8009164:	e02c      	b.n	80091c0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6818      	ldr	r0, [r3, #0]
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	6859      	ldr	r1, [r3, #4]
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	68db      	ldr	r3, [r3, #12]
 8009172:	461a      	mov	r2, r3
 8009174:	f000 fbf9 	bl	800996a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	2160      	movs	r1, #96	; 0x60
 800917e:	4618      	mov	r0, r3
 8009180:	f000 fc23 	bl	80099ca <TIM_ITRx_SetConfig>
      break;
 8009184:	e01c      	b.n	80091c0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6818      	ldr	r0, [r3, #0]
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	6859      	ldr	r1, [r3, #4]
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	68db      	ldr	r3, [r3, #12]
 8009192:	461a      	mov	r2, r3
 8009194:	f000 fbba 	bl	800990c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	2140      	movs	r1, #64	; 0x40
 800919e:	4618      	mov	r0, r3
 80091a0:	f000 fc13 	bl	80099ca <TIM_ITRx_SetConfig>
      break;
 80091a4:	e00c      	b.n	80091c0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681a      	ldr	r2, [r3, #0]
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	4619      	mov	r1, r3
 80091b0:	4610      	mov	r0, r2
 80091b2:	f000 fc0a 	bl	80099ca <TIM_ITRx_SetConfig>
      break;
 80091b6:	e003      	b.n	80091c0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80091b8:	2301      	movs	r3, #1
 80091ba:	73fb      	strb	r3, [r7, #15]
      break;
 80091bc:	e000      	b.n	80091c0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80091be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	2201      	movs	r2, #1
 80091c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2200      	movs	r2, #0
 80091cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80091d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3710      	adds	r7, #16
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}

080091da <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80091da:	b480      	push	{r7}
 80091dc:	b083      	sub	sp, #12
 80091de:	af00      	add	r7, sp, #0
 80091e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80091e2:	bf00      	nop
 80091e4:	370c      	adds	r7, #12
 80091e6:	46bd      	mov	sp, r7
 80091e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ec:	4770      	bx	lr

080091ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80091ee:	b480      	push	{r7}
 80091f0:	b083      	sub	sp, #12
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80091f6:	bf00      	nop
 80091f8:	370c      	adds	r7, #12
 80091fa:	46bd      	mov	sp, r7
 80091fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009200:	4770      	bx	lr

08009202 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009202:	b480      	push	{r7}
 8009204:	b083      	sub	sp, #12
 8009206:	af00      	add	r7, sp, #0
 8009208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800920a:	bf00      	nop
 800920c:	370c      	adds	r7, #12
 800920e:	46bd      	mov	sp, r7
 8009210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009214:	4770      	bx	lr

08009216 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009216:	b480      	push	{r7}
 8009218:	b083      	sub	sp, #12
 800921a:	af00      	add	r7, sp, #0
 800921c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800921e:	bf00      	nop
 8009220:	370c      	adds	r7, #12
 8009222:	46bd      	mov	sp, r7
 8009224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009228:	4770      	bx	lr

0800922a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800922a:	b480      	push	{r7}
 800922c:	b083      	sub	sp, #12
 800922e:	af00      	add	r7, sp, #0
 8009230:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009232:	bf00      	nop
 8009234:	370c      	adds	r7, #12
 8009236:	46bd      	mov	sp, r7
 8009238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923c:	4770      	bx	lr
	...

08009240 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009240:	b480      	push	{r7}
 8009242:	b085      	sub	sp, #20
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	4a3c      	ldr	r2, [pc, #240]	; (8009344 <TIM_Base_SetConfig+0x104>)
 8009254:	4293      	cmp	r3, r2
 8009256:	d00f      	beq.n	8009278 <TIM_Base_SetConfig+0x38>
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800925e:	d00b      	beq.n	8009278 <TIM_Base_SetConfig+0x38>
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	4a39      	ldr	r2, [pc, #228]	; (8009348 <TIM_Base_SetConfig+0x108>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d007      	beq.n	8009278 <TIM_Base_SetConfig+0x38>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	4a38      	ldr	r2, [pc, #224]	; (800934c <TIM_Base_SetConfig+0x10c>)
 800926c:	4293      	cmp	r3, r2
 800926e:	d003      	beq.n	8009278 <TIM_Base_SetConfig+0x38>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	4a37      	ldr	r2, [pc, #220]	; (8009350 <TIM_Base_SetConfig+0x110>)
 8009274:	4293      	cmp	r3, r2
 8009276:	d108      	bne.n	800928a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800927e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	685b      	ldr	r3, [r3, #4]
 8009284:	68fa      	ldr	r2, [r7, #12]
 8009286:	4313      	orrs	r3, r2
 8009288:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	4a2d      	ldr	r2, [pc, #180]	; (8009344 <TIM_Base_SetConfig+0x104>)
 800928e:	4293      	cmp	r3, r2
 8009290:	d01b      	beq.n	80092ca <TIM_Base_SetConfig+0x8a>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009298:	d017      	beq.n	80092ca <TIM_Base_SetConfig+0x8a>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	4a2a      	ldr	r2, [pc, #168]	; (8009348 <TIM_Base_SetConfig+0x108>)
 800929e:	4293      	cmp	r3, r2
 80092a0:	d013      	beq.n	80092ca <TIM_Base_SetConfig+0x8a>
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	4a29      	ldr	r2, [pc, #164]	; (800934c <TIM_Base_SetConfig+0x10c>)
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d00f      	beq.n	80092ca <TIM_Base_SetConfig+0x8a>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	4a28      	ldr	r2, [pc, #160]	; (8009350 <TIM_Base_SetConfig+0x110>)
 80092ae:	4293      	cmp	r3, r2
 80092b0:	d00b      	beq.n	80092ca <TIM_Base_SetConfig+0x8a>
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	4a27      	ldr	r2, [pc, #156]	; (8009354 <TIM_Base_SetConfig+0x114>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d007      	beq.n	80092ca <TIM_Base_SetConfig+0x8a>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	4a26      	ldr	r2, [pc, #152]	; (8009358 <TIM_Base_SetConfig+0x118>)
 80092be:	4293      	cmp	r3, r2
 80092c0:	d003      	beq.n	80092ca <TIM_Base_SetConfig+0x8a>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	4a25      	ldr	r2, [pc, #148]	; (800935c <TIM_Base_SetConfig+0x11c>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d108      	bne.n	80092dc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80092d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	68db      	ldr	r3, [r3, #12]
 80092d6:	68fa      	ldr	r2, [r7, #12]
 80092d8:	4313      	orrs	r3, r2
 80092da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	695b      	ldr	r3, [r3, #20]
 80092e6:	4313      	orrs	r3, r2
 80092e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	68fa      	ldr	r2, [r7, #12]
 80092ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80092f0:	683b      	ldr	r3, [r7, #0]
 80092f2:	689a      	ldr	r2, [r3, #8]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	681a      	ldr	r2, [r3, #0]
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	4a10      	ldr	r2, [pc, #64]	; (8009344 <TIM_Base_SetConfig+0x104>)
 8009304:	4293      	cmp	r3, r2
 8009306:	d00f      	beq.n	8009328 <TIM_Base_SetConfig+0xe8>
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	4a11      	ldr	r2, [pc, #68]	; (8009350 <TIM_Base_SetConfig+0x110>)
 800930c:	4293      	cmp	r3, r2
 800930e:	d00b      	beq.n	8009328 <TIM_Base_SetConfig+0xe8>
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	4a10      	ldr	r2, [pc, #64]	; (8009354 <TIM_Base_SetConfig+0x114>)
 8009314:	4293      	cmp	r3, r2
 8009316:	d007      	beq.n	8009328 <TIM_Base_SetConfig+0xe8>
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	4a0f      	ldr	r2, [pc, #60]	; (8009358 <TIM_Base_SetConfig+0x118>)
 800931c:	4293      	cmp	r3, r2
 800931e:	d003      	beq.n	8009328 <TIM_Base_SetConfig+0xe8>
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	4a0e      	ldr	r2, [pc, #56]	; (800935c <TIM_Base_SetConfig+0x11c>)
 8009324:	4293      	cmp	r3, r2
 8009326:	d103      	bne.n	8009330 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	691a      	ldr	r2, [r3, #16]
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2201      	movs	r2, #1
 8009334:	615a      	str	r2, [r3, #20]
}
 8009336:	bf00      	nop
 8009338:	3714      	adds	r7, #20
 800933a:	46bd      	mov	sp, r7
 800933c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009340:	4770      	bx	lr
 8009342:	bf00      	nop
 8009344:	40012c00 	.word	0x40012c00
 8009348:	40000400 	.word	0x40000400
 800934c:	40000800 	.word	0x40000800
 8009350:	40013400 	.word	0x40013400
 8009354:	40014000 	.word	0x40014000
 8009358:	40014400 	.word	0x40014400
 800935c:	40014800 	.word	0x40014800

08009360 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009360:	b480      	push	{r7}
 8009362:	b087      	sub	sp, #28
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
 8009368:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	6a1b      	ldr	r3, [r3, #32]
 800936e:	f023 0201 	bic.w	r2, r3, #1
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	6a1b      	ldr	r3, [r3, #32]
 800937a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	685b      	ldr	r3, [r3, #4]
 8009380:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	699b      	ldr	r3, [r3, #24]
 8009386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800938e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009392:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	f023 0303 	bic.w	r3, r3, #3
 800939a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	68fa      	ldr	r2, [r7, #12]
 80093a2:	4313      	orrs	r3, r2
 80093a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80093a6:	697b      	ldr	r3, [r7, #20]
 80093a8:	f023 0302 	bic.w	r3, r3, #2
 80093ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	689b      	ldr	r3, [r3, #8]
 80093b2:	697a      	ldr	r2, [r7, #20]
 80093b4:	4313      	orrs	r3, r2
 80093b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	4a2c      	ldr	r2, [pc, #176]	; (800946c <TIM_OC1_SetConfig+0x10c>)
 80093bc:	4293      	cmp	r3, r2
 80093be:	d00f      	beq.n	80093e0 <TIM_OC1_SetConfig+0x80>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	4a2b      	ldr	r2, [pc, #172]	; (8009470 <TIM_OC1_SetConfig+0x110>)
 80093c4:	4293      	cmp	r3, r2
 80093c6:	d00b      	beq.n	80093e0 <TIM_OC1_SetConfig+0x80>
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	4a2a      	ldr	r2, [pc, #168]	; (8009474 <TIM_OC1_SetConfig+0x114>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d007      	beq.n	80093e0 <TIM_OC1_SetConfig+0x80>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	4a29      	ldr	r2, [pc, #164]	; (8009478 <TIM_OC1_SetConfig+0x118>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d003      	beq.n	80093e0 <TIM_OC1_SetConfig+0x80>
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	4a28      	ldr	r2, [pc, #160]	; (800947c <TIM_OC1_SetConfig+0x11c>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d10c      	bne.n	80093fa <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80093e0:	697b      	ldr	r3, [r7, #20]
 80093e2:	f023 0308 	bic.w	r3, r3, #8
 80093e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	68db      	ldr	r3, [r3, #12]
 80093ec:	697a      	ldr	r2, [r7, #20]
 80093ee:	4313      	orrs	r3, r2
 80093f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80093f2:	697b      	ldr	r3, [r7, #20]
 80093f4:	f023 0304 	bic.w	r3, r3, #4
 80093f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	4a1b      	ldr	r2, [pc, #108]	; (800946c <TIM_OC1_SetConfig+0x10c>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d00f      	beq.n	8009422 <TIM_OC1_SetConfig+0xc2>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	4a1a      	ldr	r2, [pc, #104]	; (8009470 <TIM_OC1_SetConfig+0x110>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d00b      	beq.n	8009422 <TIM_OC1_SetConfig+0xc2>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	4a19      	ldr	r2, [pc, #100]	; (8009474 <TIM_OC1_SetConfig+0x114>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d007      	beq.n	8009422 <TIM_OC1_SetConfig+0xc2>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	4a18      	ldr	r2, [pc, #96]	; (8009478 <TIM_OC1_SetConfig+0x118>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d003      	beq.n	8009422 <TIM_OC1_SetConfig+0xc2>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	4a17      	ldr	r2, [pc, #92]	; (800947c <TIM_OC1_SetConfig+0x11c>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d111      	bne.n	8009446 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009422:	693b      	ldr	r3, [r7, #16]
 8009424:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009428:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800942a:	693b      	ldr	r3, [r7, #16]
 800942c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009430:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	695b      	ldr	r3, [r3, #20]
 8009436:	693a      	ldr	r2, [r7, #16]
 8009438:	4313      	orrs	r3, r2
 800943a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	699b      	ldr	r3, [r3, #24]
 8009440:	693a      	ldr	r2, [r7, #16]
 8009442:	4313      	orrs	r3, r2
 8009444:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	693a      	ldr	r2, [r7, #16]
 800944a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	68fa      	ldr	r2, [r7, #12]
 8009450:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	685a      	ldr	r2, [r3, #4]
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	697a      	ldr	r2, [r7, #20]
 800945e:	621a      	str	r2, [r3, #32]
}
 8009460:	bf00      	nop
 8009462:	371c      	adds	r7, #28
 8009464:	46bd      	mov	sp, r7
 8009466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946a:	4770      	bx	lr
 800946c:	40012c00 	.word	0x40012c00
 8009470:	40013400 	.word	0x40013400
 8009474:	40014000 	.word	0x40014000
 8009478:	40014400 	.word	0x40014400
 800947c:	40014800 	.word	0x40014800

08009480 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009480:	b480      	push	{r7}
 8009482:	b087      	sub	sp, #28
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
 8009488:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6a1b      	ldr	r3, [r3, #32]
 800948e:	f023 0210 	bic.w	r2, r3, #16
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6a1b      	ldr	r3, [r3, #32]
 800949a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	685b      	ldr	r3, [r3, #4]
 80094a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	699b      	ldr	r3, [r3, #24]
 80094a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80094ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80094b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80094ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	021b      	lsls	r3, r3, #8
 80094c2:	68fa      	ldr	r2, [r7, #12]
 80094c4:	4313      	orrs	r3, r2
 80094c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80094c8:	697b      	ldr	r3, [r7, #20]
 80094ca:	f023 0320 	bic.w	r3, r3, #32
 80094ce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	689b      	ldr	r3, [r3, #8]
 80094d4:	011b      	lsls	r3, r3, #4
 80094d6:	697a      	ldr	r2, [r7, #20]
 80094d8:	4313      	orrs	r3, r2
 80094da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	4a28      	ldr	r2, [pc, #160]	; (8009580 <TIM_OC2_SetConfig+0x100>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d003      	beq.n	80094ec <TIM_OC2_SetConfig+0x6c>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	4a27      	ldr	r2, [pc, #156]	; (8009584 <TIM_OC2_SetConfig+0x104>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d10d      	bne.n	8009508 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80094ec:	697b      	ldr	r3, [r7, #20]
 80094ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80094f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	68db      	ldr	r3, [r3, #12]
 80094f8:	011b      	lsls	r3, r3, #4
 80094fa:	697a      	ldr	r2, [r7, #20]
 80094fc:	4313      	orrs	r3, r2
 80094fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009500:	697b      	ldr	r3, [r7, #20]
 8009502:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009506:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	4a1d      	ldr	r2, [pc, #116]	; (8009580 <TIM_OC2_SetConfig+0x100>)
 800950c:	4293      	cmp	r3, r2
 800950e:	d00f      	beq.n	8009530 <TIM_OC2_SetConfig+0xb0>
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	4a1c      	ldr	r2, [pc, #112]	; (8009584 <TIM_OC2_SetConfig+0x104>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d00b      	beq.n	8009530 <TIM_OC2_SetConfig+0xb0>
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	4a1b      	ldr	r2, [pc, #108]	; (8009588 <TIM_OC2_SetConfig+0x108>)
 800951c:	4293      	cmp	r3, r2
 800951e:	d007      	beq.n	8009530 <TIM_OC2_SetConfig+0xb0>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	4a1a      	ldr	r2, [pc, #104]	; (800958c <TIM_OC2_SetConfig+0x10c>)
 8009524:	4293      	cmp	r3, r2
 8009526:	d003      	beq.n	8009530 <TIM_OC2_SetConfig+0xb0>
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	4a19      	ldr	r2, [pc, #100]	; (8009590 <TIM_OC2_SetConfig+0x110>)
 800952c:	4293      	cmp	r3, r2
 800952e:	d113      	bne.n	8009558 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009530:	693b      	ldr	r3, [r7, #16]
 8009532:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009536:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009538:	693b      	ldr	r3, [r7, #16]
 800953a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800953e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009540:	683b      	ldr	r3, [r7, #0]
 8009542:	695b      	ldr	r3, [r3, #20]
 8009544:	009b      	lsls	r3, r3, #2
 8009546:	693a      	ldr	r2, [r7, #16]
 8009548:	4313      	orrs	r3, r2
 800954a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	699b      	ldr	r3, [r3, #24]
 8009550:	009b      	lsls	r3, r3, #2
 8009552:	693a      	ldr	r2, [r7, #16]
 8009554:	4313      	orrs	r3, r2
 8009556:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	693a      	ldr	r2, [r7, #16]
 800955c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	68fa      	ldr	r2, [r7, #12]
 8009562:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	685a      	ldr	r2, [r3, #4]
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	697a      	ldr	r2, [r7, #20]
 8009570:	621a      	str	r2, [r3, #32]
}
 8009572:	bf00      	nop
 8009574:	371c      	adds	r7, #28
 8009576:	46bd      	mov	sp, r7
 8009578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957c:	4770      	bx	lr
 800957e:	bf00      	nop
 8009580:	40012c00 	.word	0x40012c00
 8009584:	40013400 	.word	0x40013400
 8009588:	40014000 	.word	0x40014000
 800958c:	40014400 	.word	0x40014400
 8009590:	40014800 	.word	0x40014800

08009594 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009594:	b480      	push	{r7}
 8009596:	b087      	sub	sp, #28
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	6a1b      	ldr	r3, [r3, #32]
 80095a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	6a1b      	ldr	r3, [r3, #32]
 80095ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	685b      	ldr	r3, [r3, #4]
 80095b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	69db      	ldr	r3, [r3, #28]
 80095ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80095c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80095c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	f023 0303 	bic.w	r3, r3, #3
 80095ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	68fa      	ldr	r2, [r7, #12]
 80095d6:	4313      	orrs	r3, r2
 80095d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80095da:	697b      	ldr	r3, [r7, #20]
 80095dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80095e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80095e2:	683b      	ldr	r3, [r7, #0]
 80095e4:	689b      	ldr	r3, [r3, #8]
 80095e6:	021b      	lsls	r3, r3, #8
 80095e8:	697a      	ldr	r2, [r7, #20]
 80095ea:	4313      	orrs	r3, r2
 80095ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	4a27      	ldr	r2, [pc, #156]	; (8009690 <TIM_OC3_SetConfig+0xfc>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d003      	beq.n	80095fe <TIM_OC3_SetConfig+0x6a>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	4a26      	ldr	r2, [pc, #152]	; (8009694 <TIM_OC3_SetConfig+0x100>)
 80095fa:	4293      	cmp	r3, r2
 80095fc:	d10d      	bne.n	800961a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80095fe:	697b      	ldr	r3, [r7, #20]
 8009600:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009604:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009606:	683b      	ldr	r3, [r7, #0]
 8009608:	68db      	ldr	r3, [r3, #12]
 800960a:	021b      	lsls	r3, r3, #8
 800960c:	697a      	ldr	r2, [r7, #20]
 800960e:	4313      	orrs	r3, r2
 8009610:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009612:	697b      	ldr	r3, [r7, #20]
 8009614:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009618:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	4a1c      	ldr	r2, [pc, #112]	; (8009690 <TIM_OC3_SetConfig+0xfc>)
 800961e:	4293      	cmp	r3, r2
 8009620:	d00f      	beq.n	8009642 <TIM_OC3_SetConfig+0xae>
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	4a1b      	ldr	r2, [pc, #108]	; (8009694 <TIM_OC3_SetConfig+0x100>)
 8009626:	4293      	cmp	r3, r2
 8009628:	d00b      	beq.n	8009642 <TIM_OC3_SetConfig+0xae>
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	4a1a      	ldr	r2, [pc, #104]	; (8009698 <TIM_OC3_SetConfig+0x104>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d007      	beq.n	8009642 <TIM_OC3_SetConfig+0xae>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	4a19      	ldr	r2, [pc, #100]	; (800969c <TIM_OC3_SetConfig+0x108>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d003      	beq.n	8009642 <TIM_OC3_SetConfig+0xae>
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	4a18      	ldr	r2, [pc, #96]	; (80096a0 <TIM_OC3_SetConfig+0x10c>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d113      	bne.n	800966a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009642:	693b      	ldr	r3, [r7, #16]
 8009644:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009648:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009650:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	695b      	ldr	r3, [r3, #20]
 8009656:	011b      	lsls	r3, r3, #4
 8009658:	693a      	ldr	r2, [r7, #16]
 800965a:	4313      	orrs	r3, r2
 800965c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800965e:	683b      	ldr	r3, [r7, #0]
 8009660:	699b      	ldr	r3, [r3, #24]
 8009662:	011b      	lsls	r3, r3, #4
 8009664:	693a      	ldr	r2, [r7, #16]
 8009666:	4313      	orrs	r3, r2
 8009668:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	693a      	ldr	r2, [r7, #16]
 800966e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	68fa      	ldr	r2, [r7, #12]
 8009674:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	685a      	ldr	r2, [r3, #4]
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	697a      	ldr	r2, [r7, #20]
 8009682:	621a      	str	r2, [r3, #32]
}
 8009684:	bf00      	nop
 8009686:	371c      	adds	r7, #28
 8009688:	46bd      	mov	sp, r7
 800968a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968e:	4770      	bx	lr
 8009690:	40012c00 	.word	0x40012c00
 8009694:	40013400 	.word	0x40013400
 8009698:	40014000 	.word	0x40014000
 800969c:	40014400 	.word	0x40014400
 80096a0:	40014800 	.word	0x40014800

080096a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80096a4:	b480      	push	{r7}
 80096a6:	b087      	sub	sp, #28
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6a1b      	ldr	r3, [r3, #32]
 80096b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6a1b      	ldr	r3, [r3, #32]
 80096be:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	685b      	ldr	r3, [r3, #4]
 80096c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	69db      	ldr	r3, [r3, #28]
 80096ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80096d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80096de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	021b      	lsls	r3, r3, #8
 80096e6:	68fa      	ldr	r2, [r7, #12]
 80096e8:	4313      	orrs	r3, r2
 80096ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80096ec:	693b      	ldr	r3, [r7, #16]
 80096ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80096f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	689b      	ldr	r3, [r3, #8]
 80096f8:	031b      	lsls	r3, r3, #12
 80096fa:	693a      	ldr	r2, [r7, #16]
 80096fc:	4313      	orrs	r3, r2
 80096fe:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	4a18      	ldr	r2, [pc, #96]	; (8009764 <TIM_OC4_SetConfig+0xc0>)
 8009704:	4293      	cmp	r3, r2
 8009706:	d00f      	beq.n	8009728 <TIM_OC4_SetConfig+0x84>
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	4a17      	ldr	r2, [pc, #92]	; (8009768 <TIM_OC4_SetConfig+0xc4>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d00b      	beq.n	8009728 <TIM_OC4_SetConfig+0x84>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	4a16      	ldr	r2, [pc, #88]	; (800976c <TIM_OC4_SetConfig+0xc8>)
 8009714:	4293      	cmp	r3, r2
 8009716:	d007      	beq.n	8009728 <TIM_OC4_SetConfig+0x84>
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	4a15      	ldr	r2, [pc, #84]	; (8009770 <TIM_OC4_SetConfig+0xcc>)
 800971c:	4293      	cmp	r3, r2
 800971e:	d003      	beq.n	8009728 <TIM_OC4_SetConfig+0x84>
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	4a14      	ldr	r2, [pc, #80]	; (8009774 <TIM_OC4_SetConfig+0xd0>)
 8009724:	4293      	cmp	r3, r2
 8009726:	d109      	bne.n	800973c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009728:	697b      	ldr	r3, [r7, #20]
 800972a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800972e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	695b      	ldr	r3, [r3, #20]
 8009734:	019b      	lsls	r3, r3, #6
 8009736:	697a      	ldr	r2, [r7, #20]
 8009738:	4313      	orrs	r3, r2
 800973a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	697a      	ldr	r2, [r7, #20]
 8009740:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	68fa      	ldr	r2, [r7, #12]
 8009746:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	685a      	ldr	r2, [r3, #4]
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	693a      	ldr	r2, [r7, #16]
 8009754:	621a      	str	r2, [r3, #32]
}
 8009756:	bf00      	nop
 8009758:	371c      	adds	r7, #28
 800975a:	46bd      	mov	sp, r7
 800975c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009760:	4770      	bx	lr
 8009762:	bf00      	nop
 8009764:	40012c00 	.word	0x40012c00
 8009768:	40013400 	.word	0x40013400
 800976c:	40014000 	.word	0x40014000
 8009770:	40014400 	.word	0x40014400
 8009774:	40014800 	.word	0x40014800

08009778 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009778:	b480      	push	{r7}
 800977a:	b087      	sub	sp, #28
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
 8009780:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6a1b      	ldr	r3, [r3, #32]
 8009786:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	6a1b      	ldr	r3, [r3, #32]
 8009792:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	685b      	ldr	r3, [r3, #4]
 8009798:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800979e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80097a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	68fa      	ldr	r2, [r7, #12]
 80097b2:	4313      	orrs	r3, r2
 80097b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80097bc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	689b      	ldr	r3, [r3, #8]
 80097c2:	041b      	lsls	r3, r3, #16
 80097c4:	693a      	ldr	r2, [r7, #16]
 80097c6:	4313      	orrs	r3, r2
 80097c8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	4a17      	ldr	r2, [pc, #92]	; (800982c <TIM_OC5_SetConfig+0xb4>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d00f      	beq.n	80097f2 <TIM_OC5_SetConfig+0x7a>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	4a16      	ldr	r2, [pc, #88]	; (8009830 <TIM_OC5_SetConfig+0xb8>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d00b      	beq.n	80097f2 <TIM_OC5_SetConfig+0x7a>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	4a15      	ldr	r2, [pc, #84]	; (8009834 <TIM_OC5_SetConfig+0xbc>)
 80097de:	4293      	cmp	r3, r2
 80097e0:	d007      	beq.n	80097f2 <TIM_OC5_SetConfig+0x7a>
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	4a14      	ldr	r2, [pc, #80]	; (8009838 <TIM_OC5_SetConfig+0xc0>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d003      	beq.n	80097f2 <TIM_OC5_SetConfig+0x7a>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	4a13      	ldr	r2, [pc, #76]	; (800983c <TIM_OC5_SetConfig+0xc4>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d109      	bne.n	8009806 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80097f2:	697b      	ldr	r3, [r7, #20]
 80097f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80097f8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	695b      	ldr	r3, [r3, #20]
 80097fe:	021b      	lsls	r3, r3, #8
 8009800:	697a      	ldr	r2, [r7, #20]
 8009802:	4313      	orrs	r3, r2
 8009804:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	697a      	ldr	r2, [r7, #20]
 800980a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	68fa      	ldr	r2, [r7, #12]
 8009810:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	685a      	ldr	r2, [r3, #4]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	693a      	ldr	r2, [r7, #16]
 800981e:	621a      	str	r2, [r3, #32]
}
 8009820:	bf00      	nop
 8009822:	371c      	adds	r7, #28
 8009824:	46bd      	mov	sp, r7
 8009826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982a:	4770      	bx	lr
 800982c:	40012c00 	.word	0x40012c00
 8009830:	40013400 	.word	0x40013400
 8009834:	40014000 	.word	0x40014000
 8009838:	40014400 	.word	0x40014400
 800983c:	40014800 	.word	0x40014800

08009840 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009840:	b480      	push	{r7}
 8009842:	b087      	sub	sp, #28
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
 8009848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	6a1b      	ldr	r3, [r3, #32]
 800984e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6a1b      	ldr	r3, [r3, #32]
 800985a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	685b      	ldr	r3, [r3, #4]
 8009860:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800986e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009872:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	021b      	lsls	r3, r3, #8
 800987a:	68fa      	ldr	r2, [r7, #12]
 800987c:	4313      	orrs	r3, r2
 800987e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009880:	693b      	ldr	r3, [r7, #16]
 8009882:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009886:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009888:	683b      	ldr	r3, [r7, #0]
 800988a:	689b      	ldr	r3, [r3, #8]
 800988c:	051b      	lsls	r3, r3, #20
 800988e:	693a      	ldr	r2, [r7, #16]
 8009890:	4313      	orrs	r3, r2
 8009892:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	4a18      	ldr	r2, [pc, #96]	; (80098f8 <TIM_OC6_SetConfig+0xb8>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d00f      	beq.n	80098bc <TIM_OC6_SetConfig+0x7c>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	4a17      	ldr	r2, [pc, #92]	; (80098fc <TIM_OC6_SetConfig+0xbc>)
 80098a0:	4293      	cmp	r3, r2
 80098a2:	d00b      	beq.n	80098bc <TIM_OC6_SetConfig+0x7c>
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	4a16      	ldr	r2, [pc, #88]	; (8009900 <TIM_OC6_SetConfig+0xc0>)
 80098a8:	4293      	cmp	r3, r2
 80098aa:	d007      	beq.n	80098bc <TIM_OC6_SetConfig+0x7c>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	4a15      	ldr	r2, [pc, #84]	; (8009904 <TIM_OC6_SetConfig+0xc4>)
 80098b0:	4293      	cmp	r3, r2
 80098b2:	d003      	beq.n	80098bc <TIM_OC6_SetConfig+0x7c>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	4a14      	ldr	r2, [pc, #80]	; (8009908 <TIM_OC6_SetConfig+0xc8>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d109      	bne.n	80098d0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80098bc:	697b      	ldr	r3, [r7, #20]
 80098be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80098c2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	695b      	ldr	r3, [r3, #20]
 80098c8:	029b      	lsls	r3, r3, #10
 80098ca:	697a      	ldr	r2, [r7, #20]
 80098cc:	4313      	orrs	r3, r2
 80098ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	697a      	ldr	r2, [r7, #20]
 80098d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	68fa      	ldr	r2, [r7, #12]
 80098da:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	685a      	ldr	r2, [r3, #4]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	693a      	ldr	r2, [r7, #16]
 80098e8:	621a      	str	r2, [r3, #32]
}
 80098ea:	bf00      	nop
 80098ec:	371c      	adds	r7, #28
 80098ee:	46bd      	mov	sp, r7
 80098f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f4:	4770      	bx	lr
 80098f6:	bf00      	nop
 80098f8:	40012c00 	.word	0x40012c00
 80098fc:	40013400 	.word	0x40013400
 8009900:	40014000 	.word	0x40014000
 8009904:	40014400 	.word	0x40014400
 8009908:	40014800 	.word	0x40014800

0800990c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800990c:	b480      	push	{r7}
 800990e:	b087      	sub	sp, #28
 8009910:	af00      	add	r7, sp, #0
 8009912:	60f8      	str	r0, [r7, #12]
 8009914:	60b9      	str	r1, [r7, #8]
 8009916:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	6a1b      	ldr	r3, [r3, #32]
 800991c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	6a1b      	ldr	r3, [r3, #32]
 8009922:	f023 0201 	bic.w	r2, r3, #1
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	699b      	ldr	r3, [r3, #24]
 800992e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009930:	693b      	ldr	r3, [r7, #16]
 8009932:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009936:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	011b      	lsls	r3, r3, #4
 800993c:	693a      	ldr	r2, [r7, #16]
 800993e:	4313      	orrs	r3, r2
 8009940:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	f023 030a 	bic.w	r3, r3, #10
 8009948:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800994a:	697a      	ldr	r2, [r7, #20]
 800994c:	68bb      	ldr	r3, [r7, #8]
 800994e:	4313      	orrs	r3, r2
 8009950:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	693a      	ldr	r2, [r7, #16]
 8009956:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	697a      	ldr	r2, [r7, #20]
 800995c:	621a      	str	r2, [r3, #32]
}
 800995e:	bf00      	nop
 8009960:	371c      	adds	r7, #28
 8009962:	46bd      	mov	sp, r7
 8009964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009968:	4770      	bx	lr

0800996a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800996a:	b480      	push	{r7}
 800996c:	b087      	sub	sp, #28
 800996e:	af00      	add	r7, sp, #0
 8009970:	60f8      	str	r0, [r7, #12]
 8009972:	60b9      	str	r1, [r7, #8]
 8009974:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	6a1b      	ldr	r3, [r3, #32]
 800997a:	f023 0210 	bic.w	r2, r3, #16
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	699b      	ldr	r3, [r3, #24]
 8009986:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	6a1b      	ldr	r3, [r3, #32]
 800998c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009994:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	031b      	lsls	r3, r3, #12
 800999a:	697a      	ldr	r2, [r7, #20]
 800999c:	4313      	orrs	r3, r2
 800999e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80099a0:	693b      	ldr	r3, [r7, #16]
 80099a2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80099a6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80099a8:	68bb      	ldr	r3, [r7, #8]
 80099aa:	011b      	lsls	r3, r3, #4
 80099ac:	693a      	ldr	r2, [r7, #16]
 80099ae:	4313      	orrs	r3, r2
 80099b0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	697a      	ldr	r2, [r7, #20]
 80099b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	693a      	ldr	r2, [r7, #16]
 80099bc:	621a      	str	r2, [r3, #32]
}
 80099be:	bf00      	nop
 80099c0:	371c      	adds	r7, #28
 80099c2:	46bd      	mov	sp, r7
 80099c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c8:	4770      	bx	lr

080099ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80099ca:	b480      	push	{r7}
 80099cc:	b085      	sub	sp, #20
 80099ce:	af00      	add	r7, sp, #0
 80099d0:	6078      	str	r0, [r7, #4]
 80099d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	689b      	ldr	r3, [r3, #8]
 80099d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80099e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80099e2:	683a      	ldr	r2, [r7, #0]
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	4313      	orrs	r3, r2
 80099e8:	f043 0307 	orr.w	r3, r3, #7
 80099ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	68fa      	ldr	r2, [r7, #12]
 80099f2:	609a      	str	r2, [r3, #8]
}
 80099f4:	bf00      	nop
 80099f6:	3714      	adds	r7, #20
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr

08009a00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009a00:	b480      	push	{r7}
 8009a02:	b087      	sub	sp, #28
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	60f8      	str	r0, [r7, #12]
 8009a08:	60b9      	str	r1, [r7, #8]
 8009a0a:	607a      	str	r2, [r7, #4]
 8009a0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	689b      	ldr	r3, [r3, #8]
 8009a12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009a14:	697b      	ldr	r3, [r7, #20]
 8009a16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009a1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	021a      	lsls	r2, r3, #8
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	431a      	orrs	r2, r3
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	4313      	orrs	r3, r2
 8009a28:	697a      	ldr	r2, [r7, #20]
 8009a2a:	4313      	orrs	r3, r2
 8009a2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	697a      	ldr	r2, [r7, #20]
 8009a32:	609a      	str	r2, [r3, #8]
}
 8009a34:	bf00      	nop
 8009a36:	371c      	adds	r7, #28
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3e:	4770      	bx	lr

08009a40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009a40:	b480      	push	{r7}
 8009a42:	b085      	sub	sp, #20
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
 8009a48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a50:	2b01      	cmp	r3, #1
 8009a52:	d101      	bne.n	8009a58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009a54:	2302      	movs	r3, #2
 8009a56:	e063      	b.n	8009b20 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2202      	movs	r2, #2
 8009a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	685b      	ldr	r3, [r3, #4]
 8009a6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	689b      	ldr	r3, [r3, #8]
 8009a76:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4a2b      	ldr	r2, [pc, #172]	; (8009b2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009a7e:	4293      	cmp	r3, r2
 8009a80:	d004      	beq.n	8009a8c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	4a2a      	ldr	r2, [pc, #168]	; (8009b30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d108      	bne.n	8009a9e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009a92:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	685b      	ldr	r3, [r3, #4]
 8009a98:	68fa      	ldr	r2, [r7, #12]
 8009a9a:	4313      	orrs	r3, r2
 8009a9c:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009aa4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	68fa      	ldr	r2, [r7, #12]
 8009aac:	4313      	orrs	r3, r2
 8009aae:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	68fa      	ldr	r2, [r7, #12]
 8009ab6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4a1b      	ldr	r2, [pc, #108]	; (8009b2c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d018      	beq.n	8009af4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009aca:	d013      	beq.n	8009af4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	4a18      	ldr	r2, [pc, #96]	; (8009b34 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009ad2:	4293      	cmp	r3, r2
 8009ad4:	d00e      	beq.n	8009af4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	4a17      	ldr	r2, [pc, #92]	; (8009b38 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d009      	beq.n	8009af4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	4a12      	ldr	r2, [pc, #72]	; (8009b30 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	d004      	beq.n	8009af4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	4a13      	ldr	r2, [pc, #76]	; (8009b3c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8009af0:	4293      	cmp	r3, r2
 8009af2:	d10c      	bne.n	8009b0e <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009afa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009afc:	683b      	ldr	r3, [r7, #0]
 8009afe:	689b      	ldr	r3, [r3, #8]
 8009b00:	68ba      	ldr	r2, [r7, #8]
 8009b02:	4313      	orrs	r3, r2
 8009b04:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	68ba      	ldr	r2, [r7, #8]
 8009b0c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	2201      	movs	r2, #1
 8009b12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	2200      	movs	r2, #0
 8009b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009b1e:	2300      	movs	r3, #0
}
 8009b20:	4618      	mov	r0, r3
 8009b22:	3714      	adds	r7, #20
 8009b24:	46bd      	mov	sp, r7
 8009b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2a:	4770      	bx	lr
 8009b2c:	40012c00 	.word	0x40012c00
 8009b30:	40013400 	.word	0x40013400
 8009b34:	40000400 	.word	0x40000400
 8009b38:	40000800 	.word	0x40000800
 8009b3c:	40014000 	.word	0x40014000

08009b40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b083      	sub	sp, #12
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009b48:	bf00      	nop
 8009b4a:	370c      	adds	r7, #12
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b52:	4770      	bx	lr

08009b54 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009b54:	b480      	push	{r7}
 8009b56:	b083      	sub	sp, #12
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009b5c:	bf00      	nop
 8009b5e:	370c      	adds	r7, #12
 8009b60:	46bd      	mov	sp, r7
 8009b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b66:	4770      	bx	lr

08009b68 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b083      	sub	sp, #12
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009b70:	bf00      	nop
 8009b72:	370c      	adds	r7, #12
 8009b74:	46bd      	mov	sp, r7
 8009b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7a:	4770      	bx	lr

08009b7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009b7c:	b580      	push	{r7, lr}
 8009b7e:	b082      	sub	sp, #8
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d101      	bne.n	8009b8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	e040      	b.n	8009c10 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d106      	bne.n	8009ba4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2200      	movs	r2, #0
 8009b9a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	f7f9 fe60 	bl	8003864 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	2224      	movs	r2, #36	; 0x24
 8009ba8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	681a      	ldr	r2, [r3, #0]
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	f022 0201 	bic.w	r2, r2, #1
 8009bb8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f000 f8e2 	bl	8009d84 <UART_SetConfig>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	2b01      	cmp	r3, #1
 8009bc4:	d101      	bne.n	8009bca <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8009bc6:	2301      	movs	r3, #1
 8009bc8:	e022      	b.n	8009c10 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d002      	beq.n	8009bd8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f000 faaa 	bl	800a12c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	685a      	ldr	r2, [r3, #4]
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009be6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	689a      	ldr	r2, [r3, #8]
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009bf6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	681a      	ldr	r2, [r3, #0]
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f042 0201 	orr.w	r2, r2, #1
 8009c06:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009c08:	6878      	ldr	r0, [r7, #4]
 8009c0a:	f000 fb31 	bl	800a270 <UART_CheckIdleState>
 8009c0e:	4603      	mov	r3, r0
}
 8009c10:	4618      	mov	r0, r3
 8009c12:	3708      	adds	r7, #8
 8009c14:	46bd      	mov	sp, r7
 8009c16:	bd80      	pop	{r7, pc}

08009c18 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b08a      	sub	sp, #40	; 0x28
 8009c1c:	af02      	add	r7, sp, #8
 8009c1e:	60f8      	str	r0, [r7, #12]
 8009c20:	60b9      	str	r1, [r7, #8]
 8009c22:	603b      	str	r3, [r7, #0]
 8009c24:	4613      	mov	r3, r2
 8009c26:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009c2e:	2b20      	cmp	r3, #32
 8009c30:	f040 80a3 	bne.w	8009d7a <HAL_UART_Receive+0x162>
  {
    if ((pData == NULL) || (Size == 0U))
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d002      	beq.n	8009c40 <HAL_UART_Receive+0x28>
 8009c3a:	88fb      	ldrh	r3, [r7, #6]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d101      	bne.n	8009c44 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8009c40:	2301      	movs	r3, #1
 8009c42:	e09b      	b.n	8009d7c <HAL_UART_Receive+0x164>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	2200      	movs	r2, #0
 8009c48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	2222      	movs	r2, #34	; 0x22
 8009c50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	2200      	movs	r2, #0
 8009c58:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009c5a:	f7fa f849 	bl	8003cf0 <HAL_GetTick>
 8009c5e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	88fa      	ldrh	r2, [r7, #6]
 8009c64:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	88fa      	ldrh	r2, [r7, #6]
 8009c6c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	689b      	ldr	r3, [r3, #8]
 8009c74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009c78:	d10e      	bne.n	8009c98 <HAL_UART_Receive+0x80>
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	691b      	ldr	r3, [r3, #16]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d105      	bne.n	8009c8e <HAL_UART_Receive+0x76>
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	f240 12ff 	movw	r2, #511	; 0x1ff
 8009c88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009c8c:	e01a      	b.n	8009cc4 <HAL_UART_Receive+0xac>
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	22ff      	movs	r2, #255	; 0xff
 8009c92:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009c96:	e015      	b.n	8009cc4 <HAL_UART_Receive+0xac>
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	689b      	ldr	r3, [r3, #8]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d10d      	bne.n	8009cbc <HAL_UART_Receive+0xa4>
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	691b      	ldr	r3, [r3, #16]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d104      	bne.n	8009cb2 <HAL_UART_Receive+0x9a>
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	22ff      	movs	r2, #255	; 0xff
 8009cac:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009cb0:	e008      	b.n	8009cc4 <HAL_UART_Receive+0xac>
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	227f      	movs	r2, #127	; 0x7f
 8009cb6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009cba:	e003      	b.n	8009cc4 <HAL_UART_Receive+0xac>
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009cca:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	689b      	ldr	r3, [r3, #8]
 8009cd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009cd4:	d108      	bne.n	8009ce8 <HAL_UART_Receive+0xd0>
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	691b      	ldr	r3, [r3, #16]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d104      	bne.n	8009ce8 <HAL_UART_Receive+0xd0>
    {
      pdata8bits  = NULL;
 8009cde:	2300      	movs	r3, #0
 8009ce0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	61bb      	str	r3, [r7, #24]
 8009ce6:	e003      	b.n	8009cf0 <HAL_UART_Receive+0xd8>
    }
    else
    {
      pdata8bits  = pData;
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009cec:	2300      	movs	r3, #0
 8009cee:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8009cf0:	e037      	b.n	8009d62 <HAL_UART_Receive+0x14a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	9300      	str	r3, [sp, #0]
 8009cf6:	697b      	ldr	r3, [r7, #20]
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	2120      	movs	r1, #32
 8009cfc:	68f8      	ldr	r0, [r7, #12]
 8009cfe:	f000 fb5f 	bl	800a3c0 <UART_WaitOnFlagUntilTimeout>
 8009d02:	4603      	mov	r3, r0
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d005      	beq.n	8009d14 <HAL_UART_Receive+0xfc>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	2220      	movs	r2, #32
 8009d0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8009d10:	2303      	movs	r3, #3
 8009d12:	e033      	b.n	8009d7c <HAL_UART_Receive+0x164>
      }
      if (pdata8bits == NULL)
 8009d14:	69fb      	ldr	r3, [r7, #28]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d10c      	bne.n	8009d34 <HAL_UART_Receive+0x11c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009d20:	b29a      	uxth	r2, r3
 8009d22:	8a7b      	ldrh	r3, [r7, #18]
 8009d24:	4013      	ands	r3, r2
 8009d26:	b29a      	uxth	r2, r3
 8009d28:	69bb      	ldr	r3, [r7, #24]
 8009d2a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8009d2c:	69bb      	ldr	r3, [r7, #24]
 8009d2e:	3302      	adds	r3, #2
 8009d30:	61bb      	str	r3, [r7, #24]
 8009d32:	e00d      	b.n	8009d50 <HAL_UART_Receive+0x138>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009d3a:	b29b      	uxth	r3, r3
 8009d3c:	b2da      	uxtb	r2, r3
 8009d3e:	8a7b      	ldrh	r3, [r7, #18]
 8009d40:	b2db      	uxtb	r3, r3
 8009d42:	4013      	ands	r3, r2
 8009d44:	b2da      	uxtb	r2, r3
 8009d46:	69fb      	ldr	r3, [r7, #28]
 8009d48:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8009d4a:	69fb      	ldr	r3, [r7, #28]
 8009d4c:	3301      	adds	r3, #1
 8009d4e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009d56:	b29b      	uxth	r3, r3
 8009d58:	3b01      	subs	r3, #1
 8009d5a:	b29a      	uxth	r2, r3
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009d68:	b29b      	uxth	r3, r3
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d1c1      	bne.n	8009cf2 <HAL_UART_Receive+0xda>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2220      	movs	r2, #32
 8009d72:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8009d76:	2300      	movs	r3, #0
 8009d78:	e000      	b.n	8009d7c <HAL_UART_Receive+0x164>
  }
  else
  {
    return HAL_BUSY;
 8009d7a:	2302      	movs	r3, #2
  }
}
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	3720      	adds	r7, #32
 8009d80:	46bd      	mov	sp, r7
 8009d82:	bd80      	pop	{r7, pc}

08009d84 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b088      	sub	sp, #32
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	689a      	ldr	r2, [r3, #8]
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	691b      	ldr	r3, [r3, #16]
 8009d98:	431a      	orrs	r2, r3
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	695b      	ldr	r3, [r3, #20]
 8009d9e:	431a      	orrs	r2, r3
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	69db      	ldr	r3, [r3, #28]
 8009da4:	4313      	orrs	r3, r2
 8009da6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8009db2:	f023 030c 	bic.w	r3, r3, #12
 8009db6:	687a      	ldr	r2, [r7, #4]
 8009db8:	6812      	ldr	r2, [r2, #0]
 8009dba:	6979      	ldr	r1, [r7, #20]
 8009dbc:	430b      	orrs	r3, r1
 8009dbe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	685b      	ldr	r3, [r3, #4]
 8009dc6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	68da      	ldr	r2, [r3, #12]
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	430a      	orrs	r2, r1
 8009dd4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	699b      	ldr	r3, [r3, #24]
 8009dda:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6a1b      	ldr	r3, [r3, #32]
 8009de0:	697a      	ldr	r2, [r7, #20]
 8009de2:	4313      	orrs	r3, r2
 8009de4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	689b      	ldr	r3, [r3, #8]
 8009dec:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	697a      	ldr	r2, [r7, #20]
 8009df6:	430a      	orrs	r2, r1
 8009df8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	4aa7      	ldr	r2, [pc, #668]	; (800a09c <UART_SetConfig+0x318>)
 8009e00:	4293      	cmp	r3, r2
 8009e02:	d120      	bne.n	8009e46 <UART_SetConfig+0xc2>
 8009e04:	4ba6      	ldr	r3, [pc, #664]	; (800a0a0 <UART_SetConfig+0x31c>)
 8009e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e08:	f003 0303 	and.w	r3, r3, #3
 8009e0c:	2b03      	cmp	r3, #3
 8009e0e:	d817      	bhi.n	8009e40 <UART_SetConfig+0xbc>
 8009e10:	a201      	add	r2, pc, #4	; (adr r2, 8009e18 <UART_SetConfig+0x94>)
 8009e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e16:	bf00      	nop
 8009e18:	08009e29 	.word	0x08009e29
 8009e1c:	08009e35 	.word	0x08009e35
 8009e20:	08009e3b 	.word	0x08009e3b
 8009e24:	08009e2f 	.word	0x08009e2f
 8009e28:	2301      	movs	r3, #1
 8009e2a:	77fb      	strb	r3, [r7, #31]
 8009e2c:	e0b5      	b.n	8009f9a <UART_SetConfig+0x216>
 8009e2e:	2302      	movs	r3, #2
 8009e30:	77fb      	strb	r3, [r7, #31]
 8009e32:	e0b2      	b.n	8009f9a <UART_SetConfig+0x216>
 8009e34:	2304      	movs	r3, #4
 8009e36:	77fb      	strb	r3, [r7, #31]
 8009e38:	e0af      	b.n	8009f9a <UART_SetConfig+0x216>
 8009e3a:	2308      	movs	r3, #8
 8009e3c:	77fb      	strb	r3, [r7, #31]
 8009e3e:	e0ac      	b.n	8009f9a <UART_SetConfig+0x216>
 8009e40:	2310      	movs	r3, #16
 8009e42:	77fb      	strb	r3, [r7, #31]
 8009e44:	e0a9      	b.n	8009f9a <UART_SetConfig+0x216>
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	4a96      	ldr	r2, [pc, #600]	; (800a0a4 <UART_SetConfig+0x320>)
 8009e4c:	4293      	cmp	r3, r2
 8009e4e:	d124      	bne.n	8009e9a <UART_SetConfig+0x116>
 8009e50:	4b93      	ldr	r3, [pc, #588]	; (800a0a0 <UART_SetConfig+0x31c>)
 8009e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e54:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009e58:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009e5c:	d011      	beq.n	8009e82 <UART_SetConfig+0xfe>
 8009e5e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009e62:	d817      	bhi.n	8009e94 <UART_SetConfig+0x110>
 8009e64:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009e68:	d011      	beq.n	8009e8e <UART_SetConfig+0x10a>
 8009e6a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009e6e:	d811      	bhi.n	8009e94 <UART_SetConfig+0x110>
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d003      	beq.n	8009e7c <UART_SetConfig+0xf8>
 8009e74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e78:	d006      	beq.n	8009e88 <UART_SetConfig+0x104>
 8009e7a:	e00b      	b.n	8009e94 <UART_SetConfig+0x110>
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	77fb      	strb	r3, [r7, #31]
 8009e80:	e08b      	b.n	8009f9a <UART_SetConfig+0x216>
 8009e82:	2302      	movs	r3, #2
 8009e84:	77fb      	strb	r3, [r7, #31]
 8009e86:	e088      	b.n	8009f9a <UART_SetConfig+0x216>
 8009e88:	2304      	movs	r3, #4
 8009e8a:	77fb      	strb	r3, [r7, #31]
 8009e8c:	e085      	b.n	8009f9a <UART_SetConfig+0x216>
 8009e8e:	2308      	movs	r3, #8
 8009e90:	77fb      	strb	r3, [r7, #31]
 8009e92:	e082      	b.n	8009f9a <UART_SetConfig+0x216>
 8009e94:	2310      	movs	r3, #16
 8009e96:	77fb      	strb	r3, [r7, #31]
 8009e98:	e07f      	b.n	8009f9a <UART_SetConfig+0x216>
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	4a82      	ldr	r2, [pc, #520]	; (800a0a8 <UART_SetConfig+0x324>)
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d124      	bne.n	8009eee <UART_SetConfig+0x16a>
 8009ea4:	4b7e      	ldr	r3, [pc, #504]	; (800a0a0 <UART_SetConfig+0x31c>)
 8009ea6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ea8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8009eac:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8009eb0:	d011      	beq.n	8009ed6 <UART_SetConfig+0x152>
 8009eb2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8009eb6:	d817      	bhi.n	8009ee8 <UART_SetConfig+0x164>
 8009eb8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009ebc:	d011      	beq.n	8009ee2 <UART_SetConfig+0x15e>
 8009ebe:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009ec2:	d811      	bhi.n	8009ee8 <UART_SetConfig+0x164>
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d003      	beq.n	8009ed0 <UART_SetConfig+0x14c>
 8009ec8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009ecc:	d006      	beq.n	8009edc <UART_SetConfig+0x158>
 8009ece:	e00b      	b.n	8009ee8 <UART_SetConfig+0x164>
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	77fb      	strb	r3, [r7, #31]
 8009ed4:	e061      	b.n	8009f9a <UART_SetConfig+0x216>
 8009ed6:	2302      	movs	r3, #2
 8009ed8:	77fb      	strb	r3, [r7, #31]
 8009eda:	e05e      	b.n	8009f9a <UART_SetConfig+0x216>
 8009edc:	2304      	movs	r3, #4
 8009ede:	77fb      	strb	r3, [r7, #31]
 8009ee0:	e05b      	b.n	8009f9a <UART_SetConfig+0x216>
 8009ee2:	2308      	movs	r3, #8
 8009ee4:	77fb      	strb	r3, [r7, #31]
 8009ee6:	e058      	b.n	8009f9a <UART_SetConfig+0x216>
 8009ee8:	2310      	movs	r3, #16
 8009eea:	77fb      	strb	r3, [r7, #31]
 8009eec:	e055      	b.n	8009f9a <UART_SetConfig+0x216>
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	4a6e      	ldr	r2, [pc, #440]	; (800a0ac <UART_SetConfig+0x328>)
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	d124      	bne.n	8009f42 <UART_SetConfig+0x1be>
 8009ef8:	4b69      	ldr	r3, [pc, #420]	; (800a0a0 <UART_SetConfig+0x31c>)
 8009efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009efc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8009f00:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009f04:	d011      	beq.n	8009f2a <UART_SetConfig+0x1a6>
 8009f06:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009f0a:	d817      	bhi.n	8009f3c <UART_SetConfig+0x1b8>
 8009f0c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009f10:	d011      	beq.n	8009f36 <UART_SetConfig+0x1b2>
 8009f12:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009f16:	d811      	bhi.n	8009f3c <UART_SetConfig+0x1b8>
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d003      	beq.n	8009f24 <UART_SetConfig+0x1a0>
 8009f1c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009f20:	d006      	beq.n	8009f30 <UART_SetConfig+0x1ac>
 8009f22:	e00b      	b.n	8009f3c <UART_SetConfig+0x1b8>
 8009f24:	2300      	movs	r3, #0
 8009f26:	77fb      	strb	r3, [r7, #31]
 8009f28:	e037      	b.n	8009f9a <UART_SetConfig+0x216>
 8009f2a:	2302      	movs	r3, #2
 8009f2c:	77fb      	strb	r3, [r7, #31]
 8009f2e:	e034      	b.n	8009f9a <UART_SetConfig+0x216>
 8009f30:	2304      	movs	r3, #4
 8009f32:	77fb      	strb	r3, [r7, #31]
 8009f34:	e031      	b.n	8009f9a <UART_SetConfig+0x216>
 8009f36:	2308      	movs	r3, #8
 8009f38:	77fb      	strb	r3, [r7, #31]
 8009f3a:	e02e      	b.n	8009f9a <UART_SetConfig+0x216>
 8009f3c:	2310      	movs	r3, #16
 8009f3e:	77fb      	strb	r3, [r7, #31]
 8009f40:	e02b      	b.n	8009f9a <UART_SetConfig+0x216>
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	4a5a      	ldr	r2, [pc, #360]	; (800a0b0 <UART_SetConfig+0x32c>)
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	d124      	bne.n	8009f96 <UART_SetConfig+0x212>
 8009f4c:	4b54      	ldr	r3, [pc, #336]	; (800a0a0 <UART_SetConfig+0x31c>)
 8009f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f50:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8009f54:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009f58:	d011      	beq.n	8009f7e <UART_SetConfig+0x1fa>
 8009f5a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009f5e:	d817      	bhi.n	8009f90 <UART_SetConfig+0x20c>
 8009f60:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009f64:	d011      	beq.n	8009f8a <UART_SetConfig+0x206>
 8009f66:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009f6a:	d811      	bhi.n	8009f90 <UART_SetConfig+0x20c>
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d003      	beq.n	8009f78 <UART_SetConfig+0x1f4>
 8009f70:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009f74:	d006      	beq.n	8009f84 <UART_SetConfig+0x200>
 8009f76:	e00b      	b.n	8009f90 <UART_SetConfig+0x20c>
 8009f78:	2300      	movs	r3, #0
 8009f7a:	77fb      	strb	r3, [r7, #31]
 8009f7c:	e00d      	b.n	8009f9a <UART_SetConfig+0x216>
 8009f7e:	2302      	movs	r3, #2
 8009f80:	77fb      	strb	r3, [r7, #31]
 8009f82:	e00a      	b.n	8009f9a <UART_SetConfig+0x216>
 8009f84:	2304      	movs	r3, #4
 8009f86:	77fb      	strb	r3, [r7, #31]
 8009f88:	e007      	b.n	8009f9a <UART_SetConfig+0x216>
 8009f8a:	2308      	movs	r3, #8
 8009f8c:	77fb      	strb	r3, [r7, #31]
 8009f8e:	e004      	b.n	8009f9a <UART_SetConfig+0x216>
 8009f90:	2310      	movs	r3, #16
 8009f92:	77fb      	strb	r3, [r7, #31]
 8009f94:	e001      	b.n	8009f9a <UART_SetConfig+0x216>
 8009f96:	2310      	movs	r3, #16
 8009f98:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	69db      	ldr	r3, [r3, #28]
 8009f9e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009fa2:	d15b      	bne.n	800a05c <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8009fa4:	7ffb      	ldrb	r3, [r7, #31]
 8009fa6:	2b08      	cmp	r3, #8
 8009fa8:	d827      	bhi.n	8009ffa <UART_SetConfig+0x276>
 8009faa:	a201      	add	r2, pc, #4	; (adr r2, 8009fb0 <UART_SetConfig+0x22c>)
 8009fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fb0:	08009fd5 	.word	0x08009fd5
 8009fb4:	08009fdd 	.word	0x08009fdd
 8009fb8:	08009fe5 	.word	0x08009fe5
 8009fbc:	08009ffb 	.word	0x08009ffb
 8009fc0:	08009feb 	.word	0x08009feb
 8009fc4:	08009ffb 	.word	0x08009ffb
 8009fc8:	08009ffb 	.word	0x08009ffb
 8009fcc:	08009ffb 	.word	0x08009ffb
 8009fd0:	08009ff3 	.word	0x08009ff3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009fd4:	f7fd ff7a 	bl	8007ecc <HAL_RCC_GetPCLK1Freq>
 8009fd8:	61b8      	str	r0, [r7, #24]
        break;
 8009fda:	e013      	b.n	800a004 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009fdc:	f7fd ff98 	bl	8007f10 <HAL_RCC_GetPCLK2Freq>
 8009fe0:	61b8      	str	r0, [r7, #24]
        break;
 8009fe2:	e00f      	b.n	800a004 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009fe4:	4b33      	ldr	r3, [pc, #204]	; (800a0b4 <UART_SetConfig+0x330>)
 8009fe6:	61bb      	str	r3, [r7, #24]
        break;
 8009fe8:	e00c      	b.n	800a004 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009fea:	f7fd fef7 	bl	8007ddc <HAL_RCC_GetSysClockFreq>
 8009fee:	61b8      	str	r0, [r7, #24]
        break;
 8009ff0:	e008      	b.n	800a004 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ff2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009ff6:	61bb      	str	r3, [r7, #24]
        break;
 8009ff8:	e004      	b.n	800a004 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009ffe:	2301      	movs	r3, #1
 800a000:	77bb      	strb	r3, [r7, #30]
        break;
 800a002:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a004:	69bb      	ldr	r3, [r7, #24]
 800a006:	2b00      	cmp	r3, #0
 800a008:	f000 8082 	beq.w	800a110 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a00c:	69bb      	ldr	r3, [r7, #24]
 800a00e:	005a      	lsls	r2, r3, #1
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	685b      	ldr	r3, [r3, #4]
 800a014:	085b      	lsrs	r3, r3, #1
 800a016:	441a      	add	r2, r3
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	685b      	ldr	r3, [r3, #4]
 800a01c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a020:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a022:	693b      	ldr	r3, [r7, #16]
 800a024:	2b0f      	cmp	r3, #15
 800a026:	d916      	bls.n	800a056 <UART_SetConfig+0x2d2>
 800a028:	693b      	ldr	r3, [r7, #16]
 800a02a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a02e:	d212      	bcs.n	800a056 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a030:	693b      	ldr	r3, [r7, #16]
 800a032:	b29b      	uxth	r3, r3
 800a034:	f023 030f 	bic.w	r3, r3, #15
 800a038:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a03a:	693b      	ldr	r3, [r7, #16]
 800a03c:	085b      	lsrs	r3, r3, #1
 800a03e:	b29b      	uxth	r3, r3
 800a040:	f003 0307 	and.w	r3, r3, #7
 800a044:	b29a      	uxth	r2, r3
 800a046:	89fb      	ldrh	r3, [r7, #14]
 800a048:	4313      	orrs	r3, r2
 800a04a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	89fa      	ldrh	r2, [r7, #14]
 800a052:	60da      	str	r2, [r3, #12]
 800a054:	e05c      	b.n	800a110 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800a056:	2301      	movs	r3, #1
 800a058:	77bb      	strb	r3, [r7, #30]
 800a05a:	e059      	b.n	800a110 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a05c:	7ffb      	ldrb	r3, [r7, #31]
 800a05e:	2b08      	cmp	r3, #8
 800a060:	d835      	bhi.n	800a0ce <UART_SetConfig+0x34a>
 800a062:	a201      	add	r2, pc, #4	; (adr r2, 800a068 <UART_SetConfig+0x2e4>)
 800a064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a068:	0800a08d 	.word	0x0800a08d
 800a06c:	0800a095 	.word	0x0800a095
 800a070:	0800a0b9 	.word	0x0800a0b9
 800a074:	0800a0cf 	.word	0x0800a0cf
 800a078:	0800a0bf 	.word	0x0800a0bf
 800a07c:	0800a0cf 	.word	0x0800a0cf
 800a080:	0800a0cf 	.word	0x0800a0cf
 800a084:	0800a0cf 	.word	0x0800a0cf
 800a088:	0800a0c7 	.word	0x0800a0c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a08c:	f7fd ff1e 	bl	8007ecc <HAL_RCC_GetPCLK1Freq>
 800a090:	61b8      	str	r0, [r7, #24]
        break;
 800a092:	e021      	b.n	800a0d8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a094:	f7fd ff3c 	bl	8007f10 <HAL_RCC_GetPCLK2Freq>
 800a098:	61b8      	str	r0, [r7, #24]
        break;
 800a09a:	e01d      	b.n	800a0d8 <UART_SetConfig+0x354>
 800a09c:	40013800 	.word	0x40013800
 800a0a0:	40021000 	.word	0x40021000
 800a0a4:	40004400 	.word	0x40004400
 800a0a8:	40004800 	.word	0x40004800
 800a0ac:	40004c00 	.word	0x40004c00
 800a0b0:	40005000 	.word	0x40005000
 800a0b4:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a0b8:	4b1b      	ldr	r3, [pc, #108]	; (800a128 <UART_SetConfig+0x3a4>)
 800a0ba:	61bb      	str	r3, [r7, #24]
        break;
 800a0bc:	e00c      	b.n	800a0d8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a0be:	f7fd fe8d 	bl	8007ddc <HAL_RCC_GetSysClockFreq>
 800a0c2:	61b8      	str	r0, [r7, #24]
        break;
 800a0c4:	e008      	b.n	800a0d8 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a0c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a0ca:	61bb      	str	r3, [r7, #24]
        break;
 800a0cc:	e004      	b.n	800a0d8 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	77bb      	strb	r3, [r7, #30]
        break;
 800a0d6:	bf00      	nop
    }

    if (pclk != 0U)
 800a0d8:	69bb      	ldr	r3, [r7, #24]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d018      	beq.n	800a110 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	685b      	ldr	r3, [r3, #4]
 800a0e2:	085a      	lsrs	r2, r3, #1
 800a0e4:	69bb      	ldr	r3, [r7, #24]
 800a0e6:	441a      	add	r2, r3
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	685b      	ldr	r3, [r3, #4]
 800a0ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0f0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a0f2:	693b      	ldr	r3, [r7, #16]
 800a0f4:	2b0f      	cmp	r3, #15
 800a0f6:	d909      	bls.n	800a10c <UART_SetConfig+0x388>
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a0fe:	d205      	bcs.n	800a10c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	b29a      	uxth	r2, r3
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	60da      	str	r2, [r3, #12]
 800a10a:	e001      	b.n	800a110 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800a10c:	2301      	movs	r3, #1
 800a10e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2200      	movs	r2, #0
 800a114:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2200      	movs	r2, #0
 800a11a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800a11c:	7fbb      	ldrb	r3, [r7, #30]
}
 800a11e:	4618      	mov	r0, r3
 800a120:	3720      	adds	r7, #32
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}
 800a126:	bf00      	nop
 800a128:	007a1200 	.word	0x007a1200

0800a12c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a12c:	b480      	push	{r7}
 800a12e:	b083      	sub	sp, #12
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a138:	f003 0301 	and.w	r3, r3, #1
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d00a      	beq.n	800a156 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	685b      	ldr	r3, [r3, #4]
 800a146:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	430a      	orrs	r2, r1
 800a154:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a15a:	f003 0302 	and.w	r3, r3, #2
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d00a      	beq.n	800a178 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	430a      	orrs	r2, r1
 800a176:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a17c:	f003 0304 	and.w	r3, r3, #4
 800a180:	2b00      	cmp	r3, #0
 800a182:	d00a      	beq.n	800a19a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	685b      	ldr	r3, [r3, #4]
 800a18a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	430a      	orrs	r2, r1
 800a198:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a19e:	f003 0308 	and.w	r3, r3, #8
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d00a      	beq.n	800a1bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	685b      	ldr	r3, [r3, #4]
 800a1ac:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	430a      	orrs	r2, r1
 800a1ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1c0:	f003 0310 	and.w	r3, r3, #16
 800a1c4:	2b00      	cmp	r3, #0
 800a1c6:	d00a      	beq.n	800a1de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	689b      	ldr	r3, [r3, #8]
 800a1ce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	430a      	orrs	r2, r1
 800a1dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1e2:	f003 0320 	and.w	r3, r3, #32
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d00a      	beq.n	800a200 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	689b      	ldr	r3, [r3, #8]
 800a1f0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	430a      	orrs	r2, r1
 800a1fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a204:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d01a      	beq.n	800a242 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	685b      	ldr	r3, [r3, #4]
 800a212:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	430a      	orrs	r2, r1
 800a220:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a226:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a22a:	d10a      	bne.n	800a242 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	685b      	ldr	r3, [r3, #4]
 800a232:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	430a      	orrs	r2, r1
 800a240:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d00a      	beq.n	800a264 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	685b      	ldr	r3, [r3, #4]
 800a254:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	430a      	orrs	r2, r1
 800a262:	605a      	str	r2, [r3, #4]
  }
}
 800a264:	bf00      	nop
 800a266:	370c      	adds	r7, #12
 800a268:	46bd      	mov	sp, r7
 800a26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26e:	4770      	bx	lr

0800a270 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b098      	sub	sp, #96	; 0x60
 800a274:	af02      	add	r7, sp, #8
 800a276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2200      	movs	r2, #0
 800a27c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a280:	f7f9 fd36 	bl	8003cf0 <HAL_GetTick>
 800a284:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f003 0308 	and.w	r3, r3, #8
 800a290:	2b08      	cmp	r3, #8
 800a292:	d12e      	bne.n	800a2f2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a294:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a298:	9300      	str	r3, [sp, #0]
 800a29a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a29c:	2200      	movs	r2, #0
 800a29e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f000 f88c 	bl	800a3c0 <UART_WaitOnFlagUntilTimeout>
 800a2a8:	4603      	mov	r3, r0
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d021      	beq.n	800a2f2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2b6:	e853 3f00 	ldrex	r3, [r3]
 800a2ba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a2bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a2be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a2c2:	653b      	str	r3, [r7, #80]	; 0x50
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	461a      	mov	r2, r3
 800a2ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a2cc:	647b      	str	r3, [r7, #68]	; 0x44
 800a2ce:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2d0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a2d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a2d4:	e841 2300 	strex	r3, r2, [r1]
 800a2d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a2da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d1e6      	bne.n	800a2ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	2220      	movs	r2, #32
 800a2e4:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a2ee:	2303      	movs	r3, #3
 800a2f0:	e062      	b.n	800a3b8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	f003 0304 	and.w	r3, r3, #4
 800a2fc:	2b04      	cmp	r3, #4
 800a2fe:	d149      	bne.n	800a394 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a300:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a304:	9300      	str	r3, [sp, #0]
 800a306:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a308:	2200      	movs	r2, #0
 800a30a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f000 f856 	bl	800a3c0 <UART_WaitOnFlagUntilTimeout>
 800a314:	4603      	mov	r3, r0
 800a316:	2b00      	cmp	r3, #0
 800a318:	d03c      	beq.n	800a394 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a322:	e853 3f00 	ldrex	r3, [r3]
 800a326:	623b      	str	r3, [r7, #32]
   return(result);
 800a328:	6a3b      	ldr	r3, [r7, #32]
 800a32a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a32e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	461a      	mov	r2, r3
 800a336:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a338:	633b      	str	r3, [r7, #48]	; 0x30
 800a33a:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a33c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a33e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a340:	e841 2300 	strex	r3, r2, [r1]
 800a344:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d1e6      	bne.n	800a31a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	3308      	adds	r3, #8
 800a352:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a354:	693b      	ldr	r3, [r7, #16]
 800a356:	e853 3f00 	ldrex	r3, [r3]
 800a35a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	f023 0301 	bic.w	r3, r3, #1
 800a362:	64bb      	str	r3, [r7, #72]	; 0x48
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	3308      	adds	r3, #8
 800a36a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a36c:	61fa      	str	r2, [r7, #28]
 800a36e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a370:	69b9      	ldr	r1, [r7, #24]
 800a372:	69fa      	ldr	r2, [r7, #28]
 800a374:	e841 2300 	strex	r3, r2, [r1]
 800a378:	617b      	str	r3, [r7, #20]
   return(result);
 800a37a:	697b      	ldr	r3, [r7, #20]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d1e5      	bne.n	800a34c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2220      	movs	r2, #32
 800a384:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	2200      	movs	r2, #0
 800a38c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a390:	2303      	movs	r3, #3
 800a392:	e011      	b.n	800a3b8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2220      	movs	r2, #32
 800a398:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2220      	movs	r2, #32
 800a39e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	2200      	movs	r2, #0
 800a3ac:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800a3b6:	2300      	movs	r3, #0
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3758      	adds	r7, #88	; 0x58
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}

0800a3c0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b084      	sub	sp, #16
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	60f8      	str	r0, [r7, #12]
 800a3c8:	60b9      	str	r1, [r7, #8]
 800a3ca:	603b      	str	r3, [r7, #0]
 800a3cc:	4613      	mov	r3, r2
 800a3ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a3d0:	e049      	b.n	800a466 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a3d2:	69bb      	ldr	r3, [r7, #24]
 800a3d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a3d8:	d045      	beq.n	800a466 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a3da:	f7f9 fc89 	bl	8003cf0 <HAL_GetTick>
 800a3de:	4602      	mov	r2, r0
 800a3e0:	683b      	ldr	r3, [r7, #0]
 800a3e2:	1ad3      	subs	r3, r2, r3
 800a3e4:	69ba      	ldr	r2, [r7, #24]
 800a3e6:	429a      	cmp	r2, r3
 800a3e8:	d302      	bcc.n	800a3f0 <UART_WaitOnFlagUntilTimeout+0x30>
 800a3ea:	69bb      	ldr	r3, [r7, #24]
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d101      	bne.n	800a3f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a3f0:	2303      	movs	r3, #3
 800a3f2:	e048      	b.n	800a486 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	f003 0304 	and.w	r3, r3, #4
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d031      	beq.n	800a466 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	69db      	ldr	r3, [r3, #28]
 800a408:	f003 0308 	and.w	r3, r3, #8
 800a40c:	2b08      	cmp	r3, #8
 800a40e:	d110      	bne.n	800a432 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	2208      	movs	r2, #8
 800a416:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800a418:	68f8      	ldr	r0, [r7, #12]
 800a41a:	f000 f838 	bl	800a48e <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	2208      	movs	r2, #8
 800a422:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	2200      	movs	r2, #0
 800a42a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800a42e:	2301      	movs	r3, #1
 800a430:	e029      	b.n	800a486 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	69db      	ldr	r3, [r3, #28]
 800a438:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a43c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a440:	d111      	bne.n	800a466 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a44a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a44c:	68f8      	ldr	r0, [r7, #12]
 800a44e:	f000 f81e 	bl	800a48e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	2220      	movs	r2, #32
 800a456:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	2200      	movs	r2, #0
 800a45e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800a462:	2303      	movs	r3, #3
 800a464:	e00f      	b.n	800a486 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	69da      	ldr	r2, [r3, #28]
 800a46c:	68bb      	ldr	r3, [r7, #8]
 800a46e:	4013      	ands	r3, r2
 800a470:	68ba      	ldr	r2, [r7, #8]
 800a472:	429a      	cmp	r2, r3
 800a474:	bf0c      	ite	eq
 800a476:	2301      	moveq	r3, #1
 800a478:	2300      	movne	r3, #0
 800a47a:	b2db      	uxtb	r3, r3
 800a47c:	461a      	mov	r2, r3
 800a47e:	79fb      	ldrb	r3, [r7, #7]
 800a480:	429a      	cmp	r2, r3
 800a482:	d0a6      	beq.n	800a3d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a484:	2300      	movs	r3, #0
}
 800a486:	4618      	mov	r0, r3
 800a488:	3710      	adds	r7, #16
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}

0800a48e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a48e:	b480      	push	{r7}
 800a490:	b095      	sub	sp, #84	; 0x54
 800a492:	af00      	add	r7, sp, #0
 800a494:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a49c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a49e:	e853 3f00 	ldrex	r3, [r3]
 800a4a2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a4a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4a6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a4aa:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	461a      	mov	r2, r3
 800a4b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a4b4:	643b      	str	r3, [r7, #64]	; 0x40
 800a4b6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4b8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a4ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a4bc:	e841 2300 	strex	r3, r2, [r1]
 800a4c0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a4c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d1e6      	bne.n	800a496 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	3308      	adds	r3, #8
 800a4ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4d0:	6a3b      	ldr	r3, [r7, #32]
 800a4d2:	e853 3f00 	ldrex	r3, [r3]
 800a4d6:	61fb      	str	r3, [r7, #28]
   return(result);
 800a4d8:	69fb      	ldr	r3, [r7, #28]
 800a4da:	f023 0301 	bic.w	r3, r3, #1
 800a4de:	64bb      	str	r3, [r7, #72]	; 0x48
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	3308      	adds	r3, #8
 800a4e6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a4e8:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a4ea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a4ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a4f0:	e841 2300 	strex	r3, r2, [r1]
 800a4f4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a4f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d1e5      	bne.n	800a4c8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a500:	2b01      	cmp	r3, #1
 800a502:	d118      	bne.n	800a536 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	e853 3f00 	ldrex	r3, [r3]
 800a510:	60bb      	str	r3, [r7, #8]
   return(result);
 800a512:	68bb      	ldr	r3, [r7, #8]
 800a514:	f023 0310 	bic.w	r3, r3, #16
 800a518:	647b      	str	r3, [r7, #68]	; 0x44
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	461a      	mov	r2, r3
 800a520:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a522:	61bb      	str	r3, [r7, #24]
 800a524:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a526:	6979      	ldr	r1, [r7, #20]
 800a528:	69ba      	ldr	r2, [r7, #24]
 800a52a:	e841 2300 	strex	r3, r2, [r1]
 800a52e:	613b      	str	r3, [r7, #16]
   return(result);
 800a530:	693b      	ldr	r3, [r7, #16]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d1e6      	bne.n	800a504 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2220      	movs	r2, #32
 800a53a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	2200      	movs	r2, #0
 800a542:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2200      	movs	r2, #0
 800a548:	669a      	str	r2, [r3, #104]	; 0x68
}
 800a54a:	bf00      	nop
 800a54c:	3754      	adds	r7, #84	; 0x54
 800a54e:	46bd      	mov	sp, r7
 800a550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a554:	4770      	bx	lr
	...

0800a558 <__errno>:
 800a558:	4b01      	ldr	r3, [pc, #4]	; (800a560 <__errno+0x8>)
 800a55a:	6818      	ldr	r0, [r3, #0]
 800a55c:	4770      	bx	lr
 800a55e:	bf00      	nop
 800a560:	2000001c 	.word	0x2000001c

0800a564 <__libc_init_array>:
 800a564:	b570      	push	{r4, r5, r6, lr}
 800a566:	4d0d      	ldr	r5, [pc, #52]	; (800a59c <__libc_init_array+0x38>)
 800a568:	4c0d      	ldr	r4, [pc, #52]	; (800a5a0 <__libc_init_array+0x3c>)
 800a56a:	1b64      	subs	r4, r4, r5
 800a56c:	10a4      	asrs	r4, r4, #2
 800a56e:	2600      	movs	r6, #0
 800a570:	42a6      	cmp	r6, r4
 800a572:	d109      	bne.n	800a588 <__libc_init_array+0x24>
 800a574:	4d0b      	ldr	r5, [pc, #44]	; (800a5a4 <__libc_init_array+0x40>)
 800a576:	4c0c      	ldr	r4, [pc, #48]	; (800a5a8 <__libc_init_array+0x44>)
 800a578:	f002 ffe0 	bl	800d53c <_init>
 800a57c:	1b64      	subs	r4, r4, r5
 800a57e:	10a4      	asrs	r4, r4, #2
 800a580:	2600      	movs	r6, #0
 800a582:	42a6      	cmp	r6, r4
 800a584:	d105      	bne.n	800a592 <__libc_init_array+0x2e>
 800a586:	bd70      	pop	{r4, r5, r6, pc}
 800a588:	f855 3b04 	ldr.w	r3, [r5], #4
 800a58c:	4798      	blx	r3
 800a58e:	3601      	adds	r6, #1
 800a590:	e7ee      	b.n	800a570 <__libc_init_array+0xc>
 800a592:	f855 3b04 	ldr.w	r3, [r5], #4
 800a596:	4798      	blx	r3
 800a598:	3601      	adds	r6, #1
 800a59a:	e7f2      	b.n	800a582 <__libc_init_array+0x1e>
 800a59c:	0800e28c 	.word	0x0800e28c
 800a5a0:	0800e28c 	.word	0x0800e28c
 800a5a4:	0800e28c 	.word	0x0800e28c
 800a5a8:	0800e290 	.word	0x0800e290

0800a5ac <malloc>:
 800a5ac:	4b02      	ldr	r3, [pc, #8]	; (800a5b8 <malloc+0xc>)
 800a5ae:	4601      	mov	r1, r0
 800a5b0:	6818      	ldr	r0, [r3, #0]
 800a5b2:	f000 b877 	b.w	800a6a4 <_malloc_r>
 800a5b6:	bf00      	nop
 800a5b8:	2000001c 	.word	0x2000001c

0800a5bc <memset>:
 800a5bc:	4402      	add	r2, r0
 800a5be:	4603      	mov	r3, r0
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d100      	bne.n	800a5c6 <memset+0xa>
 800a5c4:	4770      	bx	lr
 800a5c6:	f803 1b01 	strb.w	r1, [r3], #1
 800a5ca:	e7f9      	b.n	800a5c0 <memset+0x4>

0800a5cc <_free_r>:
 800a5cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a5ce:	2900      	cmp	r1, #0
 800a5d0:	d044      	beq.n	800a65c <_free_r+0x90>
 800a5d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a5d6:	9001      	str	r0, [sp, #4]
 800a5d8:	2b00      	cmp	r3, #0
 800a5da:	f1a1 0404 	sub.w	r4, r1, #4
 800a5de:	bfb8      	it	lt
 800a5e0:	18e4      	addlt	r4, r4, r3
 800a5e2:	f001 fbf9 	bl	800bdd8 <__malloc_lock>
 800a5e6:	4a1e      	ldr	r2, [pc, #120]	; (800a660 <_free_r+0x94>)
 800a5e8:	9801      	ldr	r0, [sp, #4]
 800a5ea:	6813      	ldr	r3, [r2, #0]
 800a5ec:	b933      	cbnz	r3, 800a5fc <_free_r+0x30>
 800a5ee:	6063      	str	r3, [r4, #4]
 800a5f0:	6014      	str	r4, [r2, #0]
 800a5f2:	b003      	add	sp, #12
 800a5f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a5f8:	f001 bbf4 	b.w	800bde4 <__malloc_unlock>
 800a5fc:	42a3      	cmp	r3, r4
 800a5fe:	d908      	bls.n	800a612 <_free_r+0x46>
 800a600:	6825      	ldr	r5, [r4, #0]
 800a602:	1961      	adds	r1, r4, r5
 800a604:	428b      	cmp	r3, r1
 800a606:	bf01      	itttt	eq
 800a608:	6819      	ldreq	r1, [r3, #0]
 800a60a:	685b      	ldreq	r3, [r3, #4]
 800a60c:	1949      	addeq	r1, r1, r5
 800a60e:	6021      	streq	r1, [r4, #0]
 800a610:	e7ed      	b.n	800a5ee <_free_r+0x22>
 800a612:	461a      	mov	r2, r3
 800a614:	685b      	ldr	r3, [r3, #4]
 800a616:	b10b      	cbz	r3, 800a61c <_free_r+0x50>
 800a618:	42a3      	cmp	r3, r4
 800a61a:	d9fa      	bls.n	800a612 <_free_r+0x46>
 800a61c:	6811      	ldr	r1, [r2, #0]
 800a61e:	1855      	adds	r5, r2, r1
 800a620:	42a5      	cmp	r5, r4
 800a622:	d10b      	bne.n	800a63c <_free_r+0x70>
 800a624:	6824      	ldr	r4, [r4, #0]
 800a626:	4421      	add	r1, r4
 800a628:	1854      	adds	r4, r2, r1
 800a62a:	42a3      	cmp	r3, r4
 800a62c:	6011      	str	r1, [r2, #0]
 800a62e:	d1e0      	bne.n	800a5f2 <_free_r+0x26>
 800a630:	681c      	ldr	r4, [r3, #0]
 800a632:	685b      	ldr	r3, [r3, #4]
 800a634:	6053      	str	r3, [r2, #4]
 800a636:	4421      	add	r1, r4
 800a638:	6011      	str	r1, [r2, #0]
 800a63a:	e7da      	b.n	800a5f2 <_free_r+0x26>
 800a63c:	d902      	bls.n	800a644 <_free_r+0x78>
 800a63e:	230c      	movs	r3, #12
 800a640:	6003      	str	r3, [r0, #0]
 800a642:	e7d6      	b.n	800a5f2 <_free_r+0x26>
 800a644:	6825      	ldr	r5, [r4, #0]
 800a646:	1961      	adds	r1, r4, r5
 800a648:	428b      	cmp	r3, r1
 800a64a:	bf04      	itt	eq
 800a64c:	6819      	ldreq	r1, [r3, #0]
 800a64e:	685b      	ldreq	r3, [r3, #4]
 800a650:	6063      	str	r3, [r4, #4]
 800a652:	bf04      	itt	eq
 800a654:	1949      	addeq	r1, r1, r5
 800a656:	6021      	streq	r1, [r4, #0]
 800a658:	6054      	str	r4, [r2, #4]
 800a65a:	e7ca      	b.n	800a5f2 <_free_r+0x26>
 800a65c:	b003      	add	sp, #12
 800a65e:	bd30      	pop	{r4, r5, pc}
 800a660:	2000055c 	.word	0x2000055c

0800a664 <sbrk_aligned>:
 800a664:	b570      	push	{r4, r5, r6, lr}
 800a666:	4e0e      	ldr	r6, [pc, #56]	; (800a6a0 <sbrk_aligned+0x3c>)
 800a668:	460c      	mov	r4, r1
 800a66a:	6831      	ldr	r1, [r6, #0]
 800a66c:	4605      	mov	r5, r0
 800a66e:	b911      	cbnz	r1, 800a676 <sbrk_aligned+0x12>
 800a670:	f000 fcf6 	bl	800b060 <_sbrk_r>
 800a674:	6030      	str	r0, [r6, #0]
 800a676:	4621      	mov	r1, r4
 800a678:	4628      	mov	r0, r5
 800a67a:	f000 fcf1 	bl	800b060 <_sbrk_r>
 800a67e:	1c43      	adds	r3, r0, #1
 800a680:	d00a      	beq.n	800a698 <sbrk_aligned+0x34>
 800a682:	1cc4      	adds	r4, r0, #3
 800a684:	f024 0403 	bic.w	r4, r4, #3
 800a688:	42a0      	cmp	r0, r4
 800a68a:	d007      	beq.n	800a69c <sbrk_aligned+0x38>
 800a68c:	1a21      	subs	r1, r4, r0
 800a68e:	4628      	mov	r0, r5
 800a690:	f000 fce6 	bl	800b060 <_sbrk_r>
 800a694:	3001      	adds	r0, #1
 800a696:	d101      	bne.n	800a69c <sbrk_aligned+0x38>
 800a698:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800a69c:	4620      	mov	r0, r4
 800a69e:	bd70      	pop	{r4, r5, r6, pc}
 800a6a0:	20000560 	.word	0x20000560

0800a6a4 <_malloc_r>:
 800a6a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6a8:	1ccd      	adds	r5, r1, #3
 800a6aa:	f025 0503 	bic.w	r5, r5, #3
 800a6ae:	3508      	adds	r5, #8
 800a6b0:	2d0c      	cmp	r5, #12
 800a6b2:	bf38      	it	cc
 800a6b4:	250c      	movcc	r5, #12
 800a6b6:	2d00      	cmp	r5, #0
 800a6b8:	4607      	mov	r7, r0
 800a6ba:	db01      	blt.n	800a6c0 <_malloc_r+0x1c>
 800a6bc:	42a9      	cmp	r1, r5
 800a6be:	d905      	bls.n	800a6cc <_malloc_r+0x28>
 800a6c0:	230c      	movs	r3, #12
 800a6c2:	603b      	str	r3, [r7, #0]
 800a6c4:	2600      	movs	r6, #0
 800a6c6:	4630      	mov	r0, r6
 800a6c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6cc:	4e2e      	ldr	r6, [pc, #184]	; (800a788 <_malloc_r+0xe4>)
 800a6ce:	f001 fb83 	bl	800bdd8 <__malloc_lock>
 800a6d2:	6833      	ldr	r3, [r6, #0]
 800a6d4:	461c      	mov	r4, r3
 800a6d6:	bb34      	cbnz	r4, 800a726 <_malloc_r+0x82>
 800a6d8:	4629      	mov	r1, r5
 800a6da:	4638      	mov	r0, r7
 800a6dc:	f7ff ffc2 	bl	800a664 <sbrk_aligned>
 800a6e0:	1c43      	adds	r3, r0, #1
 800a6e2:	4604      	mov	r4, r0
 800a6e4:	d14d      	bne.n	800a782 <_malloc_r+0xde>
 800a6e6:	6834      	ldr	r4, [r6, #0]
 800a6e8:	4626      	mov	r6, r4
 800a6ea:	2e00      	cmp	r6, #0
 800a6ec:	d140      	bne.n	800a770 <_malloc_r+0xcc>
 800a6ee:	6823      	ldr	r3, [r4, #0]
 800a6f0:	4631      	mov	r1, r6
 800a6f2:	4638      	mov	r0, r7
 800a6f4:	eb04 0803 	add.w	r8, r4, r3
 800a6f8:	f000 fcb2 	bl	800b060 <_sbrk_r>
 800a6fc:	4580      	cmp	r8, r0
 800a6fe:	d13a      	bne.n	800a776 <_malloc_r+0xd2>
 800a700:	6821      	ldr	r1, [r4, #0]
 800a702:	3503      	adds	r5, #3
 800a704:	1a6d      	subs	r5, r5, r1
 800a706:	f025 0503 	bic.w	r5, r5, #3
 800a70a:	3508      	adds	r5, #8
 800a70c:	2d0c      	cmp	r5, #12
 800a70e:	bf38      	it	cc
 800a710:	250c      	movcc	r5, #12
 800a712:	4629      	mov	r1, r5
 800a714:	4638      	mov	r0, r7
 800a716:	f7ff ffa5 	bl	800a664 <sbrk_aligned>
 800a71a:	3001      	adds	r0, #1
 800a71c:	d02b      	beq.n	800a776 <_malloc_r+0xd2>
 800a71e:	6823      	ldr	r3, [r4, #0]
 800a720:	442b      	add	r3, r5
 800a722:	6023      	str	r3, [r4, #0]
 800a724:	e00e      	b.n	800a744 <_malloc_r+0xa0>
 800a726:	6822      	ldr	r2, [r4, #0]
 800a728:	1b52      	subs	r2, r2, r5
 800a72a:	d41e      	bmi.n	800a76a <_malloc_r+0xc6>
 800a72c:	2a0b      	cmp	r2, #11
 800a72e:	d916      	bls.n	800a75e <_malloc_r+0xba>
 800a730:	1961      	adds	r1, r4, r5
 800a732:	42a3      	cmp	r3, r4
 800a734:	6025      	str	r5, [r4, #0]
 800a736:	bf18      	it	ne
 800a738:	6059      	strne	r1, [r3, #4]
 800a73a:	6863      	ldr	r3, [r4, #4]
 800a73c:	bf08      	it	eq
 800a73e:	6031      	streq	r1, [r6, #0]
 800a740:	5162      	str	r2, [r4, r5]
 800a742:	604b      	str	r3, [r1, #4]
 800a744:	4638      	mov	r0, r7
 800a746:	f104 060b 	add.w	r6, r4, #11
 800a74a:	f001 fb4b 	bl	800bde4 <__malloc_unlock>
 800a74e:	f026 0607 	bic.w	r6, r6, #7
 800a752:	1d23      	adds	r3, r4, #4
 800a754:	1af2      	subs	r2, r6, r3
 800a756:	d0b6      	beq.n	800a6c6 <_malloc_r+0x22>
 800a758:	1b9b      	subs	r3, r3, r6
 800a75a:	50a3      	str	r3, [r4, r2]
 800a75c:	e7b3      	b.n	800a6c6 <_malloc_r+0x22>
 800a75e:	6862      	ldr	r2, [r4, #4]
 800a760:	42a3      	cmp	r3, r4
 800a762:	bf0c      	ite	eq
 800a764:	6032      	streq	r2, [r6, #0]
 800a766:	605a      	strne	r2, [r3, #4]
 800a768:	e7ec      	b.n	800a744 <_malloc_r+0xa0>
 800a76a:	4623      	mov	r3, r4
 800a76c:	6864      	ldr	r4, [r4, #4]
 800a76e:	e7b2      	b.n	800a6d6 <_malloc_r+0x32>
 800a770:	4634      	mov	r4, r6
 800a772:	6876      	ldr	r6, [r6, #4]
 800a774:	e7b9      	b.n	800a6ea <_malloc_r+0x46>
 800a776:	230c      	movs	r3, #12
 800a778:	603b      	str	r3, [r7, #0]
 800a77a:	4638      	mov	r0, r7
 800a77c:	f001 fb32 	bl	800bde4 <__malloc_unlock>
 800a780:	e7a1      	b.n	800a6c6 <_malloc_r+0x22>
 800a782:	6025      	str	r5, [r4, #0]
 800a784:	e7de      	b.n	800a744 <_malloc_r+0xa0>
 800a786:	bf00      	nop
 800a788:	2000055c 	.word	0x2000055c

0800a78c <__cvt>:
 800a78c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a790:	ec55 4b10 	vmov	r4, r5, d0
 800a794:	2d00      	cmp	r5, #0
 800a796:	460e      	mov	r6, r1
 800a798:	4619      	mov	r1, r3
 800a79a:	462b      	mov	r3, r5
 800a79c:	bfbb      	ittet	lt
 800a79e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a7a2:	461d      	movlt	r5, r3
 800a7a4:	2300      	movge	r3, #0
 800a7a6:	232d      	movlt	r3, #45	; 0x2d
 800a7a8:	700b      	strb	r3, [r1, #0]
 800a7aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a7ac:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a7b0:	4691      	mov	r9, r2
 800a7b2:	f023 0820 	bic.w	r8, r3, #32
 800a7b6:	bfbc      	itt	lt
 800a7b8:	4622      	movlt	r2, r4
 800a7ba:	4614      	movlt	r4, r2
 800a7bc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a7c0:	d005      	beq.n	800a7ce <__cvt+0x42>
 800a7c2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a7c6:	d100      	bne.n	800a7ca <__cvt+0x3e>
 800a7c8:	3601      	adds	r6, #1
 800a7ca:	2102      	movs	r1, #2
 800a7cc:	e000      	b.n	800a7d0 <__cvt+0x44>
 800a7ce:	2103      	movs	r1, #3
 800a7d0:	ab03      	add	r3, sp, #12
 800a7d2:	9301      	str	r3, [sp, #4]
 800a7d4:	ab02      	add	r3, sp, #8
 800a7d6:	9300      	str	r3, [sp, #0]
 800a7d8:	ec45 4b10 	vmov	d0, r4, r5
 800a7dc:	4653      	mov	r3, sl
 800a7de:	4632      	mov	r2, r6
 800a7e0:	f000 fcfa 	bl	800b1d8 <_dtoa_r>
 800a7e4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a7e8:	4607      	mov	r7, r0
 800a7ea:	d102      	bne.n	800a7f2 <__cvt+0x66>
 800a7ec:	f019 0f01 	tst.w	r9, #1
 800a7f0:	d022      	beq.n	800a838 <__cvt+0xac>
 800a7f2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a7f6:	eb07 0906 	add.w	r9, r7, r6
 800a7fa:	d110      	bne.n	800a81e <__cvt+0x92>
 800a7fc:	783b      	ldrb	r3, [r7, #0]
 800a7fe:	2b30      	cmp	r3, #48	; 0x30
 800a800:	d10a      	bne.n	800a818 <__cvt+0x8c>
 800a802:	2200      	movs	r2, #0
 800a804:	2300      	movs	r3, #0
 800a806:	4620      	mov	r0, r4
 800a808:	4629      	mov	r1, r5
 800a80a:	f7f6 f95d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a80e:	b918      	cbnz	r0, 800a818 <__cvt+0x8c>
 800a810:	f1c6 0601 	rsb	r6, r6, #1
 800a814:	f8ca 6000 	str.w	r6, [sl]
 800a818:	f8da 3000 	ldr.w	r3, [sl]
 800a81c:	4499      	add	r9, r3
 800a81e:	2200      	movs	r2, #0
 800a820:	2300      	movs	r3, #0
 800a822:	4620      	mov	r0, r4
 800a824:	4629      	mov	r1, r5
 800a826:	f7f6 f94f 	bl	8000ac8 <__aeabi_dcmpeq>
 800a82a:	b108      	cbz	r0, 800a830 <__cvt+0xa4>
 800a82c:	f8cd 900c 	str.w	r9, [sp, #12]
 800a830:	2230      	movs	r2, #48	; 0x30
 800a832:	9b03      	ldr	r3, [sp, #12]
 800a834:	454b      	cmp	r3, r9
 800a836:	d307      	bcc.n	800a848 <__cvt+0xbc>
 800a838:	9b03      	ldr	r3, [sp, #12]
 800a83a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a83c:	1bdb      	subs	r3, r3, r7
 800a83e:	4638      	mov	r0, r7
 800a840:	6013      	str	r3, [r2, #0]
 800a842:	b004      	add	sp, #16
 800a844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a848:	1c59      	adds	r1, r3, #1
 800a84a:	9103      	str	r1, [sp, #12]
 800a84c:	701a      	strb	r2, [r3, #0]
 800a84e:	e7f0      	b.n	800a832 <__cvt+0xa6>

0800a850 <__exponent>:
 800a850:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a852:	4603      	mov	r3, r0
 800a854:	2900      	cmp	r1, #0
 800a856:	bfb8      	it	lt
 800a858:	4249      	neglt	r1, r1
 800a85a:	f803 2b02 	strb.w	r2, [r3], #2
 800a85e:	bfb4      	ite	lt
 800a860:	222d      	movlt	r2, #45	; 0x2d
 800a862:	222b      	movge	r2, #43	; 0x2b
 800a864:	2909      	cmp	r1, #9
 800a866:	7042      	strb	r2, [r0, #1]
 800a868:	dd2a      	ble.n	800a8c0 <__exponent+0x70>
 800a86a:	f10d 0407 	add.w	r4, sp, #7
 800a86e:	46a4      	mov	ip, r4
 800a870:	270a      	movs	r7, #10
 800a872:	46a6      	mov	lr, r4
 800a874:	460a      	mov	r2, r1
 800a876:	fb91 f6f7 	sdiv	r6, r1, r7
 800a87a:	fb07 1516 	mls	r5, r7, r6, r1
 800a87e:	3530      	adds	r5, #48	; 0x30
 800a880:	2a63      	cmp	r2, #99	; 0x63
 800a882:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800a886:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a88a:	4631      	mov	r1, r6
 800a88c:	dcf1      	bgt.n	800a872 <__exponent+0x22>
 800a88e:	3130      	adds	r1, #48	; 0x30
 800a890:	f1ae 0502 	sub.w	r5, lr, #2
 800a894:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a898:	1c44      	adds	r4, r0, #1
 800a89a:	4629      	mov	r1, r5
 800a89c:	4561      	cmp	r1, ip
 800a89e:	d30a      	bcc.n	800a8b6 <__exponent+0x66>
 800a8a0:	f10d 0209 	add.w	r2, sp, #9
 800a8a4:	eba2 020e 	sub.w	r2, r2, lr
 800a8a8:	4565      	cmp	r5, ip
 800a8aa:	bf88      	it	hi
 800a8ac:	2200      	movhi	r2, #0
 800a8ae:	4413      	add	r3, r2
 800a8b0:	1a18      	subs	r0, r3, r0
 800a8b2:	b003      	add	sp, #12
 800a8b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a8b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a8ba:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a8be:	e7ed      	b.n	800a89c <__exponent+0x4c>
 800a8c0:	2330      	movs	r3, #48	; 0x30
 800a8c2:	3130      	adds	r1, #48	; 0x30
 800a8c4:	7083      	strb	r3, [r0, #2]
 800a8c6:	70c1      	strb	r1, [r0, #3]
 800a8c8:	1d03      	adds	r3, r0, #4
 800a8ca:	e7f1      	b.n	800a8b0 <__exponent+0x60>

0800a8cc <_printf_float>:
 800a8cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8d0:	ed2d 8b02 	vpush	{d8}
 800a8d4:	b08d      	sub	sp, #52	; 0x34
 800a8d6:	460c      	mov	r4, r1
 800a8d8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a8dc:	4616      	mov	r6, r2
 800a8de:	461f      	mov	r7, r3
 800a8e0:	4605      	mov	r5, r0
 800a8e2:	f001 fa67 	bl	800bdb4 <_localeconv_r>
 800a8e6:	f8d0 a000 	ldr.w	sl, [r0]
 800a8ea:	4650      	mov	r0, sl
 800a8ec:	f7f5 fc70 	bl	80001d0 <strlen>
 800a8f0:	2300      	movs	r3, #0
 800a8f2:	930a      	str	r3, [sp, #40]	; 0x28
 800a8f4:	6823      	ldr	r3, [r4, #0]
 800a8f6:	9305      	str	r3, [sp, #20]
 800a8f8:	f8d8 3000 	ldr.w	r3, [r8]
 800a8fc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a900:	3307      	adds	r3, #7
 800a902:	f023 0307 	bic.w	r3, r3, #7
 800a906:	f103 0208 	add.w	r2, r3, #8
 800a90a:	f8c8 2000 	str.w	r2, [r8]
 800a90e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a912:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a916:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a91a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a91e:	9307      	str	r3, [sp, #28]
 800a920:	f8cd 8018 	str.w	r8, [sp, #24]
 800a924:	ee08 0a10 	vmov	s16, r0
 800a928:	4b9f      	ldr	r3, [pc, #636]	; (800aba8 <_printf_float+0x2dc>)
 800a92a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a92e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a932:	f7f6 f8fb 	bl	8000b2c <__aeabi_dcmpun>
 800a936:	bb88      	cbnz	r0, 800a99c <_printf_float+0xd0>
 800a938:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a93c:	4b9a      	ldr	r3, [pc, #616]	; (800aba8 <_printf_float+0x2dc>)
 800a93e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a942:	f7f6 f8d5 	bl	8000af0 <__aeabi_dcmple>
 800a946:	bb48      	cbnz	r0, 800a99c <_printf_float+0xd0>
 800a948:	2200      	movs	r2, #0
 800a94a:	2300      	movs	r3, #0
 800a94c:	4640      	mov	r0, r8
 800a94e:	4649      	mov	r1, r9
 800a950:	f7f6 f8c4 	bl	8000adc <__aeabi_dcmplt>
 800a954:	b110      	cbz	r0, 800a95c <_printf_float+0x90>
 800a956:	232d      	movs	r3, #45	; 0x2d
 800a958:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a95c:	4b93      	ldr	r3, [pc, #588]	; (800abac <_printf_float+0x2e0>)
 800a95e:	4894      	ldr	r0, [pc, #592]	; (800abb0 <_printf_float+0x2e4>)
 800a960:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a964:	bf94      	ite	ls
 800a966:	4698      	movls	r8, r3
 800a968:	4680      	movhi	r8, r0
 800a96a:	2303      	movs	r3, #3
 800a96c:	6123      	str	r3, [r4, #16]
 800a96e:	9b05      	ldr	r3, [sp, #20]
 800a970:	f023 0204 	bic.w	r2, r3, #4
 800a974:	6022      	str	r2, [r4, #0]
 800a976:	f04f 0900 	mov.w	r9, #0
 800a97a:	9700      	str	r7, [sp, #0]
 800a97c:	4633      	mov	r3, r6
 800a97e:	aa0b      	add	r2, sp, #44	; 0x2c
 800a980:	4621      	mov	r1, r4
 800a982:	4628      	mov	r0, r5
 800a984:	f000 f9d8 	bl	800ad38 <_printf_common>
 800a988:	3001      	adds	r0, #1
 800a98a:	f040 8090 	bne.w	800aaae <_printf_float+0x1e2>
 800a98e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a992:	b00d      	add	sp, #52	; 0x34
 800a994:	ecbd 8b02 	vpop	{d8}
 800a998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a99c:	4642      	mov	r2, r8
 800a99e:	464b      	mov	r3, r9
 800a9a0:	4640      	mov	r0, r8
 800a9a2:	4649      	mov	r1, r9
 800a9a4:	f7f6 f8c2 	bl	8000b2c <__aeabi_dcmpun>
 800a9a8:	b140      	cbz	r0, 800a9bc <_printf_float+0xf0>
 800a9aa:	464b      	mov	r3, r9
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	bfbc      	itt	lt
 800a9b0:	232d      	movlt	r3, #45	; 0x2d
 800a9b2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a9b6:	487f      	ldr	r0, [pc, #508]	; (800abb4 <_printf_float+0x2e8>)
 800a9b8:	4b7f      	ldr	r3, [pc, #508]	; (800abb8 <_printf_float+0x2ec>)
 800a9ba:	e7d1      	b.n	800a960 <_printf_float+0x94>
 800a9bc:	6863      	ldr	r3, [r4, #4]
 800a9be:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a9c2:	9206      	str	r2, [sp, #24]
 800a9c4:	1c5a      	adds	r2, r3, #1
 800a9c6:	d13f      	bne.n	800aa48 <_printf_float+0x17c>
 800a9c8:	2306      	movs	r3, #6
 800a9ca:	6063      	str	r3, [r4, #4]
 800a9cc:	9b05      	ldr	r3, [sp, #20]
 800a9ce:	6861      	ldr	r1, [r4, #4]
 800a9d0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a9d4:	2300      	movs	r3, #0
 800a9d6:	9303      	str	r3, [sp, #12]
 800a9d8:	ab0a      	add	r3, sp, #40	; 0x28
 800a9da:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a9de:	ab09      	add	r3, sp, #36	; 0x24
 800a9e0:	ec49 8b10 	vmov	d0, r8, r9
 800a9e4:	9300      	str	r3, [sp, #0]
 800a9e6:	6022      	str	r2, [r4, #0]
 800a9e8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a9ec:	4628      	mov	r0, r5
 800a9ee:	f7ff fecd 	bl	800a78c <__cvt>
 800a9f2:	9b06      	ldr	r3, [sp, #24]
 800a9f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a9f6:	2b47      	cmp	r3, #71	; 0x47
 800a9f8:	4680      	mov	r8, r0
 800a9fa:	d108      	bne.n	800aa0e <_printf_float+0x142>
 800a9fc:	1cc8      	adds	r0, r1, #3
 800a9fe:	db02      	blt.n	800aa06 <_printf_float+0x13a>
 800aa00:	6863      	ldr	r3, [r4, #4]
 800aa02:	4299      	cmp	r1, r3
 800aa04:	dd41      	ble.n	800aa8a <_printf_float+0x1be>
 800aa06:	f1ab 0b02 	sub.w	fp, fp, #2
 800aa0a:	fa5f fb8b 	uxtb.w	fp, fp
 800aa0e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800aa12:	d820      	bhi.n	800aa56 <_printf_float+0x18a>
 800aa14:	3901      	subs	r1, #1
 800aa16:	465a      	mov	r2, fp
 800aa18:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800aa1c:	9109      	str	r1, [sp, #36]	; 0x24
 800aa1e:	f7ff ff17 	bl	800a850 <__exponent>
 800aa22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800aa24:	1813      	adds	r3, r2, r0
 800aa26:	2a01      	cmp	r2, #1
 800aa28:	4681      	mov	r9, r0
 800aa2a:	6123      	str	r3, [r4, #16]
 800aa2c:	dc02      	bgt.n	800aa34 <_printf_float+0x168>
 800aa2e:	6822      	ldr	r2, [r4, #0]
 800aa30:	07d2      	lsls	r2, r2, #31
 800aa32:	d501      	bpl.n	800aa38 <_printf_float+0x16c>
 800aa34:	3301      	adds	r3, #1
 800aa36:	6123      	str	r3, [r4, #16]
 800aa38:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d09c      	beq.n	800a97a <_printf_float+0xae>
 800aa40:	232d      	movs	r3, #45	; 0x2d
 800aa42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa46:	e798      	b.n	800a97a <_printf_float+0xae>
 800aa48:	9a06      	ldr	r2, [sp, #24]
 800aa4a:	2a47      	cmp	r2, #71	; 0x47
 800aa4c:	d1be      	bne.n	800a9cc <_printf_float+0x100>
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d1bc      	bne.n	800a9cc <_printf_float+0x100>
 800aa52:	2301      	movs	r3, #1
 800aa54:	e7b9      	b.n	800a9ca <_printf_float+0xfe>
 800aa56:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800aa5a:	d118      	bne.n	800aa8e <_printf_float+0x1c2>
 800aa5c:	2900      	cmp	r1, #0
 800aa5e:	6863      	ldr	r3, [r4, #4]
 800aa60:	dd0b      	ble.n	800aa7a <_printf_float+0x1ae>
 800aa62:	6121      	str	r1, [r4, #16]
 800aa64:	b913      	cbnz	r3, 800aa6c <_printf_float+0x1a0>
 800aa66:	6822      	ldr	r2, [r4, #0]
 800aa68:	07d0      	lsls	r0, r2, #31
 800aa6a:	d502      	bpl.n	800aa72 <_printf_float+0x1a6>
 800aa6c:	3301      	adds	r3, #1
 800aa6e:	440b      	add	r3, r1
 800aa70:	6123      	str	r3, [r4, #16]
 800aa72:	65a1      	str	r1, [r4, #88]	; 0x58
 800aa74:	f04f 0900 	mov.w	r9, #0
 800aa78:	e7de      	b.n	800aa38 <_printf_float+0x16c>
 800aa7a:	b913      	cbnz	r3, 800aa82 <_printf_float+0x1b6>
 800aa7c:	6822      	ldr	r2, [r4, #0]
 800aa7e:	07d2      	lsls	r2, r2, #31
 800aa80:	d501      	bpl.n	800aa86 <_printf_float+0x1ba>
 800aa82:	3302      	adds	r3, #2
 800aa84:	e7f4      	b.n	800aa70 <_printf_float+0x1a4>
 800aa86:	2301      	movs	r3, #1
 800aa88:	e7f2      	b.n	800aa70 <_printf_float+0x1a4>
 800aa8a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800aa8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aa90:	4299      	cmp	r1, r3
 800aa92:	db05      	blt.n	800aaa0 <_printf_float+0x1d4>
 800aa94:	6823      	ldr	r3, [r4, #0]
 800aa96:	6121      	str	r1, [r4, #16]
 800aa98:	07d8      	lsls	r0, r3, #31
 800aa9a:	d5ea      	bpl.n	800aa72 <_printf_float+0x1a6>
 800aa9c:	1c4b      	adds	r3, r1, #1
 800aa9e:	e7e7      	b.n	800aa70 <_printf_float+0x1a4>
 800aaa0:	2900      	cmp	r1, #0
 800aaa2:	bfd4      	ite	le
 800aaa4:	f1c1 0202 	rsble	r2, r1, #2
 800aaa8:	2201      	movgt	r2, #1
 800aaaa:	4413      	add	r3, r2
 800aaac:	e7e0      	b.n	800aa70 <_printf_float+0x1a4>
 800aaae:	6823      	ldr	r3, [r4, #0]
 800aab0:	055a      	lsls	r2, r3, #21
 800aab2:	d407      	bmi.n	800aac4 <_printf_float+0x1f8>
 800aab4:	6923      	ldr	r3, [r4, #16]
 800aab6:	4642      	mov	r2, r8
 800aab8:	4631      	mov	r1, r6
 800aaba:	4628      	mov	r0, r5
 800aabc:	47b8      	blx	r7
 800aabe:	3001      	adds	r0, #1
 800aac0:	d12c      	bne.n	800ab1c <_printf_float+0x250>
 800aac2:	e764      	b.n	800a98e <_printf_float+0xc2>
 800aac4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800aac8:	f240 80e0 	bls.w	800ac8c <_printf_float+0x3c0>
 800aacc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800aad0:	2200      	movs	r2, #0
 800aad2:	2300      	movs	r3, #0
 800aad4:	f7f5 fff8 	bl	8000ac8 <__aeabi_dcmpeq>
 800aad8:	2800      	cmp	r0, #0
 800aada:	d034      	beq.n	800ab46 <_printf_float+0x27a>
 800aadc:	4a37      	ldr	r2, [pc, #220]	; (800abbc <_printf_float+0x2f0>)
 800aade:	2301      	movs	r3, #1
 800aae0:	4631      	mov	r1, r6
 800aae2:	4628      	mov	r0, r5
 800aae4:	47b8      	blx	r7
 800aae6:	3001      	adds	r0, #1
 800aae8:	f43f af51 	beq.w	800a98e <_printf_float+0xc2>
 800aaec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aaf0:	429a      	cmp	r2, r3
 800aaf2:	db02      	blt.n	800aafa <_printf_float+0x22e>
 800aaf4:	6823      	ldr	r3, [r4, #0]
 800aaf6:	07d8      	lsls	r0, r3, #31
 800aaf8:	d510      	bpl.n	800ab1c <_printf_float+0x250>
 800aafa:	ee18 3a10 	vmov	r3, s16
 800aafe:	4652      	mov	r2, sl
 800ab00:	4631      	mov	r1, r6
 800ab02:	4628      	mov	r0, r5
 800ab04:	47b8      	blx	r7
 800ab06:	3001      	adds	r0, #1
 800ab08:	f43f af41 	beq.w	800a98e <_printf_float+0xc2>
 800ab0c:	f04f 0800 	mov.w	r8, #0
 800ab10:	f104 091a 	add.w	r9, r4, #26
 800ab14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab16:	3b01      	subs	r3, #1
 800ab18:	4543      	cmp	r3, r8
 800ab1a:	dc09      	bgt.n	800ab30 <_printf_float+0x264>
 800ab1c:	6823      	ldr	r3, [r4, #0]
 800ab1e:	079b      	lsls	r3, r3, #30
 800ab20:	f100 8105 	bmi.w	800ad2e <_printf_float+0x462>
 800ab24:	68e0      	ldr	r0, [r4, #12]
 800ab26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab28:	4298      	cmp	r0, r3
 800ab2a:	bfb8      	it	lt
 800ab2c:	4618      	movlt	r0, r3
 800ab2e:	e730      	b.n	800a992 <_printf_float+0xc6>
 800ab30:	2301      	movs	r3, #1
 800ab32:	464a      	mov	r2, r9
 800ab34:	4631      	mov	r1, r6
 800ab36:	4628      	mov	r0, r5
 800ab38:	47b8      	blx	r7
 800ab3a:	3001      	adds	r0, #1
 800ab3c:	f43f af27 	beq.w	800a98e <_printf_float+0xc2>
 800ab40:	f108 0801 	add.w	r8, r8, #1
 800ab44:	e7e6      	b.n	800ab14 <_printf_float+0x248>
 800ab46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	dc39      	bgt.n	800abc0 <_printf_float+0x2f4>
 800ab4c:	4a1b      	ldr	r2, [pc, #108]	; (800abbc <_printf_float+0x2f0>)
 800ab4e:	2301      	movs	r3, #1
 800ab50:	4631      	mov	r1, r6
 800ab52:	4628      	mov	r0, r5
 800ab54:	47b8      	blx	r7
 800ab56:	3001      	adds	r0, #1
 800ab58:	f43f af19 	beq.w	800a98e <_printf_float+0xc2>
 800ab5c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ab60:	4313      	orrs	r3, r2
 800ab62:	d102      	bne.n	800ab6a <_printf_float+0x29e>
 800ab64:	6823      	ldr	r3, [r4, #0]
 800ab66:	07d9      	lsls	r1, r3, #31
 800ab68:	d5d8      	bpl.n	800ab1c <_printf_float+0x250>
 800ab6a:	ee18 3a10 	vmov	r3, s16
 800ab6e:	4652      	mov	r2, sl
 800ab70:	4631      	mov	r1, r6
 800ab72:	4628      	mov	r0, r5
 800ab74:	47b8      	blx	r7
 800ab76:	3001      	adds	r0, #1
 800ab78:	f43f af09 	beq.w	800a98e <_printf_float+0xc2>
 800ab7c:	f04f 0900 	mov.w	r9, #0
 800ab80:	f104 0a1a 	add.w	sl, r4, #26
 800ab84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ab86:	425b      	negs	r3, r3
 800ab88:	454b      	cmp	r3, r9
 800ab8a:	dc01      	bgt.n	800ab90 <_printf_float+0x2c4>
 800ab8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab8e:	e792      	b.n	800aab6 <_printf_float+0x1ea>
 800ab90:	2301      	movs	r3, #1
 800ab92:	4652      	mov	r2, sl
 800ab94:	4631      	mov	r1, r6
 800ab96:	4628      	mov	r0, r5
 800ab98:	47b8      	blx	r7
 800ab9a:	3001      	adds	r0, #1
 800ab9c:	f43f aef7 	beq.w	800a98e <_printf_float+0xc2>
 800aba0:	f109 0901 	add.w	r9, r9, #1
 800aba4:	e7ee      	b.n	800ab84 <_printf_float+0x2b8>
 800aba6:	bf00      	nop
 800aba8:	7fefffff 	.word	0x7fefffff
 800abac:	0800deb0 	.word	0x0800deb0
 800abb0:	0800deb4 	.word	0x0800deb4
 800abb4:	0800debc 	.word	0x0800debc
 800abb8:	0800deb8 	.word	0x0800deb8
 800abbc:	0800dec0 	.word	0x0800dec0
 800abc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800abc2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800abc4:	429a      	cmp	r2, r3
 800abc6:	bfa8      	it	ge
 800abc8:	461a      	movge	r2, r3
 800abca:	2a00      	cmp	r2, #0
 800abcc:	4691      	mov	r9, r2
 800abce:	dc37      	bgt.n	800ac40 <_printf_float+0x374>
 800abd0:	f04f 0b00 	mov.w	fp, #0
 800abd4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800abd8:	f104 021a 	add.w	r2, r4, #26
 800abdc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800abde:	9305      	str	r3, [sp, #20]
 800abe0:	eba3 0309 	sub.w	r3, r3, r9
 800abe4:	455b      	cmp	r3, fp
 800abe6:	dc33      	bgt.n	800ac50 <_printf_float+0x384>
 800abe8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800abec:	429a      	cmp	r2, r3
 800abee:	db3b      	blt.n	800ac68 <_printf_float+0x39c>
 800abf0:	6823      	ldr	r3, [r4, #0]
 800abf2:	07da      	lsls	r2, r3, #31
 800abf4:	d438      	bmi.n	800ac68 <_printf_float+0x39c>
 800abf6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abf8:	9a05      	ldr	r2, [sp, #20]
 800abfa:	9909      	ldr	r1, [sp, #36]	; 0x24
 800abfc:	1a9a      	subs	r2, r3, r2
 800abfe:	eba3 0901 	sub.w	r9, r3, r1
 800ac02:	4591      	cmp	r9, r2
 800ac04:	bfa8      	it	ge
 800ac06:	4691      	movge	r9, r2
 800ac08:	f1b9 0f00 	cmp.w	r9, #0
 800ac0c:	dc35      	bgt.n	800ac7a <_printf_float+0x3ae>
 800ac0e:	f04f 0800 	mov.w	r8, #0
 800ac12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ac16:	f104 0a1a 	add.w	sl, r4, #26
 800ac1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ac1e:	1a9b      	subs	r3, r3, r2
 800ac20:	eba3 0309 	sub.w	r3, r3, r9
 800ac24:	4543      	cmp	r3, r8
 800ac26:	f77f af79 	ble.w	800ab1c <_printf_float+0x250>
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	4652      	mov	r2, sl
 800ac2e:	4631      	mov	r1, r6
 800ac30:	4628      	mov	r0, r5
 800ac32:	47b8      	blx	r7
 800ac34:	3001      	adds	r0, #1
 800ac36:	f43f aeaa 	beq.w	800a98e <_printf_float+0xc2>
 800ac3a:	f108 0801 	add.w	r8, r8, #1
 800ac3e:	e7ec      	b.n	800ac1a <_printf_float+0x34e>
 800ac40:	4613      	mov	r3, r2
 800ac42:	4631      	mov	r1, r6
 800ac44:	4642      	mov	r2, r8
 800ac46:	4628      	mov	r0, r5
 800ac48:	47b8      	blx	r7
 800ac4a:	3001      	adds	r0, #1
 800ac4c:	d1c0      	bne.n	800abd0 <_printf_float+0x304>
 800ac4e:	e69e      	b.n	800a98e <_printf_float+0xc2>
 800ac50:	2301      	movs	r3, #1
 800ac52:	4631      	mov	r1, r6
 800ac54:	4628      	mov	r0, r5
 800ac56:	9205      	str	r2, [sp, #20]
 800ac58:	47b8      	blx	r7
 800ac5a:	3001      	adds	r0, #1
 800ac5c:	f43f ae97 	beq.w	800a98e <_printf_float+0xc2>
 800ac60:	9a05      	ldr	r2, [sp, #20]
 800ac62:	f10b 0b01 	add.w	fp, fp, #1
 800ac66:	e7b9      	b.n	800abdc <_printf_float+0x310>
 800ac68:	ee18 3a10 	vmov	r3, s16
 800ac6c:	4652      	mov	r2, sl
 800ac6e:	4631      	mov	r1, r6
 800ac70:	4628      	mov	r0, r5
 800ac72:	47b8      	blx	r7
 800ac74:	3001      	adds	r0, #1
 800ac76:	d1be      	bne.n	800abf6 <_printf_float+0x32a>
 800ac78:	e689      	b.n	800a98e <_printf_float+0xc2>
 800ac7a:	9a05      	ldr	r2, [sp, #20]
 800ac7c:	464b      	mov	r3, r9
 800ac7e:	4442      	add	r2, r8
 800ac80:	4631      	mov	r1, r6
 800ac82:	4628      	mov	r0, r5
 800ac84:	47b8      	blx	r7
 800ac86:	3001      	adds	r0, #1
 800ac88:	d1c1      	bne.n	800ac0e <_printf_float+0x342>
 800ac8a:	e680      	b.n	800a98e <_printf_float+0xc2>
 800ac8c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ac8e:	2a01      	cmp	r2, #1
 800ac90:	dc01      	bgt.n	800ac96 <_printf_float+0x3ca>
 800ac92:	07db      	lsls	r3, r3, #31
 800ac94:	d538      	bpl.n	800ad08 <_printf_float+0x43c>
 800ac96:	2301      	movs	r3, #1
 800ac98:	4642      	mov	r2, r8
 800ac9a:	4631      	mov	r1, r6
 800ac9c:	4628      	mov	r0, r5
 800ac9e:	47b8      	blx	r7
 800aca0:	3001      	adds	r0, #1
 800aca2:	f43f ae74 	beq.w	800a98e <_printf_float+0xc2>
 800aca6:	ee18 3a10 	vmov	r3, s16
 800acaa:	4652      	mov	r2, sl
 800acac:	4631      	mov	r1, r6
 800acae:	4628      	mov	r0, r5
 800acb0:	47b8      	blx	r7
 800acb2:	3001      	adds	r0, #1
 800acb4:	f43f ae6b 	beq.w	800a98e <_printf_float+0xc2>
 800acb8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800acbc:	2200      	movs	r2, #0
 800acbe:	2300      	movs	r3, #0
 800acc0:	f7f5 ff02 	bl	8000ac8 <__aeabi_dcmpeq>
 800acc4:	b9d8      	cbnz	r0, 800acfe <_printf_float+0x432>
 800acc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800acc8:	f108 0201 	add.w	r2, r8, #1
 800accc:	3b01      	subs	r3, #1
 800acce:	4631      	mov	r1, r6
 800acd0:	4628      	mov	r0, r5
 800acd2:	47b8      	blx	r7
 800acd4:	3001      	adds	r0, #1
 800acd6:	d10e      	bne.n	800acf6 <_printf_float+0x42a>
 800acd8:	e659      	b.n	800a98e <_printf_float+0xc2>
 800acda:	2301      	movs	r3, #1
 800acdc:	4652      	mov	r2, sl
 800acde:	4631      	mov	r1, r6
 800ace0:	4628      	mov	r0, r5
 800ace2:	47b8      	blx	r7
 800ace4:	3001      	adds	r0, #1
 800ace6:	f43f ae52 	beq.w	800a98e <_printf_float+0xc2>
 800acea:	f108 0801 	add.w	r8, r8, #1
 800acee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800acf0:	3b01      	subs	r3, #1
 800acf2:	4543      	cmp	r3, r8
 800acf4:	dcf1      	bgt.n	800acda <_printf_float+0x40e>
 800acf6:	464b      	mov	r3, r9
 800acf8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800acfc:	e6dc      	b.n	800aab8 <_printf_float+0x1ec>
 800acfe:	f04f 0800 	mov.w	r8, #0
 800ad02:	f104 0a1a 	add.w	sl, r4, #26
 800ad06:	e7f2      	b.n	800acee <_printf_float+0x422>
 800ad08:	2301      	movs	r3, #1
 800ad0a:	4642      	mov	r2, r8
 800ad0c:	e7df      	b.n	800acce <_printf_float+0x402>
 800ad0e:	2301      	movs	r3, #1
 800ad10:	464a      	mov	r2, r9
 800ad12:	4631      	mov	r1, r6
 800ad14:	4628      	mov	r0, r5
 800ad16:	47b8      	blx	r7
 800ad18:	3001      	adds	r0, #1
 800ad1a:	f43f ae38 	beq.w	800a98e <_printf_float+0xc2>
 800ad1e:	f108 0801 	add.w	r8, r8, #1
 800ad22:	68e3      	ldr	r3, [r4, #12]
 800ad24:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ad26:	1a5b      	subs	r3, r3, r1
 800ad28:	4543      	cmp	r3, r8
 800ad2a:	dcf0      	bgt.n	800ad0e <_printf_float+0x442>
 800ad2c:	e6fa      	b.n	800ab24 <_printf_float+0x258>
 800ad2e:	f04f 0800 	mov.w	r8, #0
 800ad32:	f104 0919 	add.w	r9, r4, #25
 800ad36:	e7f4      	b.n	800ad22 <_printf_float+0x456>

0800ad38 <_printf_common>:
 800ad38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad3c:	4616      	mov	r6, r2
 800ad3e:	4699      	mov	r9, r3
 800ad40:	688a      	ldr	r2, [r1, #8]
 800ad42:	690b      	ldr	r3, [r1, #16]
 800ad44:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ad48:	4293      	cmp	r3, r2
 800ad4a:	bfb8      	it	lt
 800ad4c:	4613      	movlt	r3, r2
 800ad4e:	6033      	str	r3, [r6, #0]
 800ad50:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ad54:	4607      	mov	r7, r0
 800ad56:	460c      	mov	r4, r1
 800ad58:	b10a      	cbz	r2, 800ad5e <_printf_common+0x26>
 800ad5a:	3301      	adds	r3, #1
 800ad5c:	6033      	str	r3, [r6, #0]
 800ad5e:	6823      	ldr	r3, [r4, #0]
 800ad60:	0699      	lsls	r1, r3, #26
 800ad62:	bf42      	ittt	mi
 800ad64:	6833      	ldrmi	r3, [r6, #0]
 800ad66:	3302      	addmi	r3, #2
 800ad68:	6033      	strmi	r3, [r6, #0]
 800ad6a:	6825      	ldr	r5, [r4, #0]
 800ad6c:	f015 0506 	ands.w	r5, r5, #6
 800ad70:	d106      	bne.n	800ad80 <_printf_common+0x48>
 800ad72:	f104 0a19 	add.w	sl, r4, #25
 800ad76:	68e3      	ldr	r3, [r4, #12]
 800ad78:	6832      	ldr	r2, [r6, #0]
 800ad7a:	1a9b      	subs	r3, r3, r2
 800ad7c:	42ab      	cmp	r3, r5
 800ad7e:	dc26      	bgt.n	800adce <_printf_common+0x96>
 800ad80:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ad84:	1e13      	subs	r3, r2, #0
 800ad86:	6822      	ldr	r2, [r4, #0]
 800ad88:	bf18      	it	ne
 800ad8a:	2301      	movne	r3, #1
 800ad8c:	0692      	lsls	r2, r2, #26
 800ad8e:	d42b      	bmi.n	800ade8 <_printf_common+0xb0>
 800ad90:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ad94:	4649      	mov	r1, r9
 800ad96:	4638      	mov	r0, r7
 800ad98:	47c0      	blx	r8
 800ad9a:	3001      	adds	r0, #1
 800ad9c:	d01e      	beq.n	800addc <_printf_common+0xa4>
 800ad9e:	6823      	ldr	r3, [r4, #0]
 800ada0:	68e5      	ldr	r5, [r4, #12]
 800ada2:	6832      	ldr	r2, [r6, #0]
 800ada4:	f003 0306 	and.w	r3, r3, #6
 800ada8:	2b04      	cmp	r3, #4
 800adaa:	bf08      	it	eq
 800adac:	1aad      	subeq	r5, r5, r2
 800adae:	68a3      	ldr	r3, [r4, #8]
 800adb0:	6922      	ldr	r2, [r4, #16]
 800adb2:	bf0c      	ite	eq
 800adb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800adb8:	2500      	movne	r5, #0
 800adba:	4293      	cmp	r3, r2
 800adbc:	bfc4      	itt	gt
 800adbe:	1a9b      	subgt	r3, r3, r2
 800adc0:	18ed      	addgt	r5, r5, r3
 800adc2:	2600      	movs	r6, #0
 800adc4:	341a      	adds	r4, #26
 800adc6:	42b5      	cmp	r5, r6
 800adc8:	d11a      	bne.n	800ae00 <_printf_common+0xc8>
 800adca:	2000      	movs	r0, #0
 800adcc:	e008      	b.n	800ade0 <_printf_common+0xa8>
 800adce:	2301      	movs	r3, #1
 800add0:	4652      	mov	r2, sl
 800add2:	4649      	mov	r1, r9
 800add4:	4638      	mov	r0, r7
 800add6:	47c0      	blx	r8
 800add8:	3001      	adds	r0, #1
 800adda:	d103      	bne.n	800ade4 <_printf_common+0xac>
 800addc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ade0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ade4:	3501      	adds	r5, #1
 800ade6:	e7c6      	b.n	800ad76 <_printf_common+0x3e>
 800ade8:	18e1      	adds	r1, r4, r3
 800adea:	1c5a      	adds	r2, r3, #1
 800adec:	2030      	movs	r0, #48	; 0x30
 800adee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800adf2:	4422      	add	r2, r4
 800adf4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800adf8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800adfc:	3302      	adds	r3, #2
 800adfe:	e7c7      	b.n	800ad90 <_printf_common+0x58>
 800ae00:	2301      	movs	r3, #1
 800ae02:	4622      	mov	r2, r4
 800ae04:	4649      	mov	r1, r9
 800ae06:	4638      	mov	r0, r7
 800ae08:	47c0      	blx	r8
 800ae0a:	3001      	adds	r0, #1
 800ae0c:	d0e6      	beq.n	800addc <_printf_common+0xa4>
 800ae0e:	3601      	adds	r6, #1
 800ae10:	e7d9      	b.n	800adc6 <_printf_common+0x8e>
	...

0800ae14 <_printf_i>:
 800ae14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ae18:	7e0f      	ldrb	r7, [r1, #24]
 800ae1a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ae1c:	2f78      	cmp	r7, #120	; 0x78
 800ae1e:	4691      	mov	r9, r2
 800ae20:	4680      	mov	r8, r0
 800ae22:	460c      	mov	r4, r1
 800ae24:	469a      	mov	sl, r3
 800ae26:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ae2a:	d807      	bhi.n	800ae3c <_printf_i+0x28>
 800ae2c:	2f62      	cmp	r7, #98	; 0x62
 800ae2e:	d80a      	bhi.n	800ae46 <_printf_i+0x32>
 800ae30:	2f00      	cmp	r7, #0
 800ae32:	f000 80d8 	beq.w	800afe6 <_printf_i+0x1d2>
 800ae36:	2f58      	cmp	r7, #88	; 0x58
 800ae38:	f000 80a3 	beq.w	800af82 <_printf_i+0x16e>
 800ae3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ae40:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ae44:	e03a      	b.n	800aebc <_printf_i+0xa8>
 800ae46:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ae4a:	2b15      	cmp	r3, #21
 800ae4c:	d8f6      	bhi.n	800ae3c <_printf_i+0x28>
 800ae4e:	a101      	add	r1, pc, #4	; (adr r1, 800ae54 <_printf_i+0x40>)
 800ae50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae54:	0800aead 	.word	0x0800aead
 800ae58:	0800aec1 	.word	0x0800aec1
 800ae5c:	0800ae3d 	.word	0x0800ae3d
 800ae60:	0800ae3d 	.word	0x0800ae3d
 800ae64:	0800ae3d 	.word	0x0800ae3d
 800ae68:	0800ae3d 	.word	0x0800ae3d
 800ae6c:	0800aec1 	.word	0x0800aec1
 800ae70:	0800ae3d 	.word	0x0800ae3d
 800ae74:	0800ae3d 	.word	0x0800ae3d
 800ae78:	0800ae3d 	.word	0x0800ae3d
 800ae7c:	0800ae3d 	.word	0x0800ae3d
 800ae80:	0800afcd 	.word	0x0800afcd
 800ae84:	0800aef1 	.word	0x0800aef1
 800ae88:	0800afaf 	.word	0x0800afaf
 800ae8c:	0800ae3d 	.word	0x0800ae3d
 800ae90:	0800ae3d 	.word	0x0800ae3d
 800ae94:	0800afef 	.word	0x0800afef
 800ae98:	0800ae3d 	.word	0x0800ae3d
 800ae9c:	0800aef1 	.word	0x0800aef1
 800aea0:	0800ae3d 	.word	0x0800ae3d
 800aea4:	0800ae3d 	.word	0x0800ae3d
 800aea8:	0800afb7 	.word	0x0800afb7
 800aeac:	682b      	ldr	r3, [r5, #0]
 800aeae:	1d1a      	adds	r2, r3, #4
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	602a      	str	r2, [r5, #0]
 800aeb4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aeb8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aebc:	2301      	movs	r3, #1
 800aebe:	e0a3      	b.n	800b008 <_printf_i+0x1f4>
 800aec0:	6820      	ldr	r0, [r4, #0]
 800aec2:	6829      	ldr	r1, [r5, #0]
 800aec4:	0606      	lsls	r6, r0, #24
 800aec6:	f101 0304 	add.w	r3, r1, #4
 800aeca:	d50a      	bpl.n	800aee2 <_printf_i+0xce>
 800aecc:	680e      	ldr	r6, [r1, #0]
 800aece:	602b      	str	r3, [r5, #0]
 800aed0:	2e00      	cmp	r6, #0
 800aed2:	da03      	bge.n	800aedc <_printf_i+0xc8>
 800aed4:	232d      	movs	r3, #45	; 0x2d
 800aed6:	4276      	negs	r6, r6
 800aed8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aedc:	485e      	ldr	r0, [pc, #376]	; (800b058 <_printf_i+0x244>)
 800aede:	230a      	movs	r3, #10
 800aee0:	e019      	b.n	800af16 <_printf_i+0x102>
 800aee2:	680e      	ldr	r6, [r1, #0]
 800aee4:	602b      	str	r3, [r5, #0]
 800aee6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800aeea:	bf18      	it	ne
 800aeec:	b236      	sxthne	r6, r6
 800aeee:	e7ef      	b.n	800aed0 <_printf_i+0xbc>
 800aef0:	682b      	ldr	r3, [r5, #0]
 800aef2:	6820      	ldr	r0, [r4, #0]
 800aef4:	1d19      	adds	r1, r3, #4
 800aef6:	6029      	str	r1, [r5, #0]
 800aef8:	0601      	lsls	r1, r0, #24
 800aefa:	d501      	bpl.n	800af00 <_printf_i+0xec>
 800aefc:	681e      	ldr	r6, [r3, #0]
 800aefe:	e002      	b.n	800af06 <_printf_i+0xf2>
 800af00:	0646      	lsls	r6, r0, #25
 800af02:	d5fb      	bpl.n	800aefc <_printf_i+0xe8>
 800af04:	881e      	ldrh	r6, [r3, #0]
 800af06:	4854      	ldr	r0, [pc, #336]	; (800b058 <_printf_i+0x244>)
 800af08:	2f6f      	cmp	r7, #111	; 0x6f
 800af0a:	bf0c      	ite	eq
 800af0c:	2308      	moveq	r3, #8
 800af0e:	230a      	movne	r3, #10
 800af10:	2100      	movs	r1, #0
 800af12:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800af16:	6865      	ldr	r5, [r4, #4]
 800af18:	60a5      	str	r5, [r4, #8]
 800af1a:	2d00      	cmp	r5, #0
 800af1c:	bfa2      	ittt	ge
 800af1e:	6821      	ldrge	r1, [r4, #0]
 800af20:	f021 0104 	bicge.w	r1, r1, #4
 800af24:	6021      	strge	r1, [r4, #0]
 800af26:	b90e      	cbnz	r6, 800af2c <_printf_i+0x118>
 800af28:	2d00      	cmp	r5, #0
 800af2a:	d04d      	beq.n	800afc8 <_printf_i+0x1b4>
 800af2c:	4615      	mov	r5, r2
 800af2e:	fbb6 f1f3 	udiv	r1, r6, r3
 800af32:	fb03 6711 	mls	r7, r3, r1, r6
 800af36:	5dc7      	ldrb	r7, [r0, r7]
 800af38:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800af3c:	4637      	mov	r7, r6
 800af3e:	42bb      	cmp	r3, r7
 800af40:	460e      	mov	r6, r1
 800af42:	d9f4      	bls.n	800af2e <_printf_i+0x11a>
 800af44:	2b08      	cmp	r3, #8
 800af46:	d10b      	bne.n	800af60 <_printf_i+0x14c>
 800af48:	6823      	ldr	r3, [r4, #0]
 800af4a:	07de      	lsls	r6, r3, #31
 800af4c:	d508      	bpl.n	800af60 <_printf_i+0x14c>
 800af4e:	6923      	ldr	r3, [r4, #16]
 800af50:	6861      	ldr	r1, [r4, #4]
 800af52:	4299      	cmp	r1, r3
 800af54:	bfde      	ittt	le
 800af56:	2330      	movle	r3, #48	; 0x30
 800af58:	f805 3c01 	strble.w	r3, [r5, #-1]
 800af5c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800af60:	1b52      	subs	r2, r2, r5
 800af62:	6122      	str	r2, [r4, #16]
 800af64:	f8cd a000 	str.w	sl, [sp]
 800af68:	464b      	mov	r3, r9
 800af6a:	aa03      	add	r2, sp, #12
 800af6c:	4621      	mov	r1, r4
 800af6e:	4640      	mov	r0, r8
 800af70:	f7ff fee2 	bl	800ad38 <_printf_common>
 800af74:	3001      	adds	r0, #1
 800af76:	d14c      	bne.n	800b012 <_printf_i+0x1fe>
 800af78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800af7c:	b004      	add	sp, #16
 800af7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af82:	4835      	ldr	r0, [pc, #212]	; (800b058 <_printf_i+0x244>)
 800af84:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800af88:	6829      	ldr	r1, [r5, #0]
 800af8a:	6823      	ldr	r3, [r4, #0]
 800af8c:	f851 6b04 	ldr.w	r6, [r1], #4
 800af90:	6029      	str	r1, [r5, #0]
 800af92:	061d      	lsls	r5, r3, #24
 800af94:	d514      	bpl.n	800afc0 <_printf_i+0x1ac>
 800af96:	07df      	lsls	r7, r3, #31
 800af98:	bf44      	itt	mi
 800af9a:	f043 0320 	orrmi.w	r3, r3, #32
 800af9e:	6023      	strmi	r3, [r4, #0]
 800afa0:	b91e      	cbnz	r6, 800afaa <_printf_i+0x196>
 800afa2:	6823      	ldr	r3, [r4, #0]
 800afa4:	f023 0320 	bic.w	r3, r3, #32
 800afa8:	6023      	str	r3, [r4, #0]
 800afaa:	2310      	movs	r3, #16
 800afac:	e7b0      	b.n	800af10 <_printf_i+0xfc>
 800afae:	6823      	ldr	r3, [r4, #0]
 800afb0:	f043 0320 	orr.w	r3, r3, #32
 800afb4:	6023      	str	r3, [r4, #0]
 800afb6:	2378      	movs	r3, #120	; 0x78
 800afb8:	4828      	ldr	r0, [pc, #160]	; (800b05c <_printf_i+0x248>)
 800afba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800afbe:	e7e3      	b.n	800af88 <_printf_i+0x174>
 800afc0:	0659      	lsls	r1, r3, #25
 800afc2:	bf48      	it	mi
 800afc4:	b2b6      	uxthmi	r6, r6
 800afc6:	e7e6      	b.n	800af96 <_printf_i+0x182>
 800afc8:	4615      	mov	r5, r2
 800afca:	e7bb      	b.n	800af44 <_printf_i+0x130>
 800afcc:	682b      	ldr	r3, [r5, #0]
 800afce:	6826      	ldr	r6, [r4, #0]
 800afd0:	6961      	ldr	r1, [r4, #20]
 800afd2:	1d18      	adds	r0, r3, #4
 800afd4:	6028      	str	r0, [r5, #0]
 800afd6:	0635      	lsls	r5, r6, #24
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	d501      	bpl.n	800afe0 <_printf_i+0x1cc>
 800afdc:	6019      	str	r1, [r3, #0]
 800afde:	e002      	b.n	800afe6 <_printf_i+0x1d2>
 800afe0:	0670      	lsls	r0, r6, #25
 800afe2:	d5fb      	bpl.n	800afdc <_printf_i+0x1c8>
 800afe4:	8019      	strh	r1, [r3, #0]
 800afe6:	2300      	movs	r3, #0
 800afe8:	6123      	str	r3, [r4, #16]
 800afea:	4615      	mov	r5, r2
 800afec:	e7ba      	b.n	800af64 <_printf_i+0x150>
 800afee:	682b      	ldr	r3, [r5, #0]
 800aff0:	1d1a      	adds	r2, r3, #4
 800aff2:	602a      	str	r2, [r5, #0]
 800aff4:	681d      	ldr	r5, [r3, #0]
 800aff6:	6862      	ldr	r2, [r4, #4]
 800aff8:	2100      	movs	r1, #0
 800affa:	4628      	mov	r0, r5
 800affc:	f7f5 f8f0 	bl	80001e0 <memchr>
 800b000:	b108      	cbz	r0, 800b006 <_printf_i+0x1f2>
 800b002:	1b40      	subs	r0, r0, r5
 800b004:	6060      	str	r0, [r4, #4]
 800b006:	6863      	ldr	r3, [r4, #4]
 800b008:	6123      	str	r3, [r4, #16]
 800b00a:	2300      	movs	r3, #0
 800b00c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b010:	e7a8      	b.n	800af64 <_printf_i+0x150>
 800b012:	6923      	ldr	r3, [r4, #16]
 800b014:	462a      	mov	r2, r5
 800b016:	4649      	mov	r1, r9
 800b018:	4640      	mov	r0, r8
 800b01a:	47d0      	blx	sl
 800b01c:	3001      	adds	r0, #1
 800b01e:	d0ab      	beq.n	800af78 <_printf_i+0x164>
 800b020:	6823      	ldr	r3, [r4, #0]
 800b022:	079b      	lsls	r3, r3, #30
 800b024:	d413      	bmi.n	800b04e <_printf_i+0x23a>
 800b026:	68e0      	ldr	r0, [r4, #12]
 800b028:	9b03      	ldr	r3, [sp, #12]
 800b02a:	4298      	cmp	r0, r3
 800b02c:	bfb8      	it	lt
 800b02e:	4618      	movlt	r0, r3
 800b030:	e7a4      	b.n	800af7c <_printf_i+0x168>
 800b032:	2301      	movs	r3, #1
 800b034:	4632      	mov	r2, r6
 800b036:	4649      	mov	r1, r9
 800b038:	4640      	mov	r0, r8
 800b03a:	47d0      	blx	sl
 800b03c:	3001      	adds	r0, #1
 800b03e:	d09b      	beq.n	800af78 <_printf_i+0x164>
 800b040:	3501      	adds	r5, #1
 800b042:	68e3      	ldr	r3, [r4, #12]
 800b044:	9903      	ldr	r1, [sp, #12]
 800b046:	1a5b      	subs	r3, r3, r1
 800b048:	42ab      	cmp	r3, r5
 800b04a:	dcf2      	bgt.n	800b032 <_printf_i+0x21e>
 800b04c:	e7eb      	b.n	800b026 <_printf_i+0x212>
 800b04e:	2500      	movs	r5, #0
 800b050:	f104 0619 	add.w	r6, r4, #25
 800b054:	e7f5      	b.n	800b042 <_printf_i+0x22e>
 800b056:	bf00      	nop
 800b058:	0800dec2 	.word	0x0800dec2
 800b05c:	0800ded3 	.word	0x0800ded3

0800b060 <_sbrk_r>:
 800b060:	b538      	push	{r3, r4, r5, lr}
 800b062:	4d06      	ldr	r5, [pc, #24]	; (800b07c <_sbrk_r+0x1c>)
 800b064:	2300      	movs	r3, #0
 800b066:	4604      	mov	r4, r0
 800b068:	4608      	mov	r0, r1
 800b06a:	602b      	str	r3, [r5, #0]
 800b06c:	f7f8 fd74 	bl	8003b58 <_sbrk>
 800b070:	1c43      	adds	r3, r0, #1
 800b072:	d102      	bne.n	800b07a <_sbrk_r+0x1a>
 800b074:	682b      	ldr	r3, [r5, #0]
 800b076:	b103      	cbz	r3, 800b07a <_sbrk_r+0x1a>
 800b078:	6023      	str	r3, [r4, #0]
 800b07a:	bd38      	pop	{r3, r4, r5, pc}
 800b07c:	20000564 	.word	0x20000564

0800b080 <siprintf>:
 800b080:	b40e      	push	{r1, r2, r3}
 800b082:	b500      	push	{lr}
 800b084:	b09c      	sub	sp, #112	; 0x70
 800b086:	ab1d      	add	r3, sp, #116	; 0x74
 800b088:	9002      	str	r0, [sp, #8]
 800b08a:	9006      	str	r0, [sp, #24]
 800b08c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b090:	4809      	ldr	r0, [pc, #36]	; (800b0b8 <siprintf+0x38>)
 800b092:	9107      	str	r1, [sp, #28]
 800b094:	9104      	str	r1, [sp, #16]
 800b096:	4909      	ldr	r1, [pc, #36]	; (800b0bc <siprintf+0x3c>)
 800b098:	f853 2b04 	ldr.w	r2, [r3], #4
 800b09c:	9105      	str	r1, [sp, #20]
 800b09e:	6800      	ldr	r0, [r0, #0]
 800b0a0:	9301      	str	r3, [sp, #4]
 800b0a2:	a902      	add	r1, sp, #8
 800b0a4:	f001 fa9a 	bl	800c5dc <_svfiprintf_r>
 800b0a8:	9b02      	ldr	r3, [sp, #8]
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	701a      	strb	r2, [r3, #0]
 800b0ae:	b01c      	add	sp, #112	; 0x70
 800b0b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800b0b4:	b003      	add	sp, #12
 800b0b6:	4770      	bx	lr
 800b0b8:	2000001c 	.word	0x2000001c
 800b0bc:	ffff0208 	.word	0xffff0208

0800b0c0 <quorem>:
 800b0c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0c4:	6903      	ldr	r3, [r0, #16]
 800b0c6:	690c      	ldr	r4, [r1, #16]
 800b0c8:	42a3      	cmp	r3, r4
 800b0ca:	4607      	mov	r7, r0
 800b0cc:	f2c0 8081 	blt.w	800b1d2 <quorem+0x112>
 800b0d0:	3c01      	subs	r4, #1
 800b0d2:	f101 0814 	add.w	r8, r1, #20
 800b0d6:	f100 0514 	add.w	r5, r0, #20
 800b0da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b0de:	9301      	str	r3, [sp, #4]
 800b0e0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b0e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b0e8:	3301      	adds	r3, #1
 800b0ea:	429a      	cmp	r2, r3
 800b0ec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b0f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b0f4:	fbb2 f6f3 	udiv	r6, r2, r3
 800b0f8:	d331      	bcc.n	800b15e <quorem+0x9e>
 800b0fa:	f04f 0e00 	mov.w	lr, #0
 800b0fe:	4640      	mov	r0, r8
 800b100:	46ac      	mov	ip, r5
 800b102:	46f2      	mov	sl, lr
 800b104:	f850 2b04 	ldr.w	r2, [r0], #4
 800b108:	b293      	uxth	r3, r2
 800b10a:	fb06 e303 	mla	r3, r6, r3, lr
 800b10e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b112:	b29b      	uxth	r3, r3
 800b114:	ebaa 0303 	sub.w	r3, sl, r3
 800b118:	f8dc a000 	ldr.w	sl, [ip]
 800b11c:	0c12      	lsrs	r2, r2, #16
 800b11e:	fa13 f38a 	uxtah	r3, r3, sl
 800b122:	fb06 e202 	mla	r2, r6, r2, lr
 800b126:	9300      	str	r3, [sp, #0]
 800b128:	9b00      	ldr	r3, [sp, #0]
 800b12a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b12e:	b292      	uxth	r2, r2
 800b130:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b134:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b138:	f8bd 3000 	ldrh.w	r3, [sp]
 800b13c:	4581      	cmp	r9, r0
 800b13e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b142:	f84c 3b04 	str.w	r3, [ip], #4
 800b146:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b14a:	d2db      	bcs.n	800b104 <quorem+0x44>
 800b14c:	f855 300b 	ldr.w	r3, [r5, fp]
 800b150:	b92b      	cbnz	r3, 800b15e <quorem+0x9e>
 800b152:	9b01      	ldr	r3, [sp, #4]
 800b154:	3b04      	subs	r3, #4
 800b156:	429d      	cmp	r5, r3
 800b158:	461a      	mov	r2, r3
 800b15a:	d32e      	bcc.n	800b1ba <quorem+0xfa>
 800b15c:	613c      	str	r4, [r7, #16]
 800b15e:	4638      	mov	r0, r7
 800b160:	f001 f8c8 	bl	800c2f4 <__mcmp>
 800b164:	2800      	cmp	r0, #0
 800b166:	db24      	blt.n	800b1b2 <quorem+0xf2>
 800b168:	3601      	adds	r6, #1
 800b16a:	4628      	mov	r0, r5
 800b16c:	f04f 0c00 	mov.w	ip, #0
 800b170:	f858 2b04 	ldr.w	r2, [r8], #4
 800b174:	f8d0 e000 	ldr.w	lr, [r0]
 800b178:	b293      	uxth	r3, r2
 800b17a:	ebac 0303 	sub.w	r3, ip, r3
 800b17e:	0c12      	lsrs	r2, r2, #16
 800b180:	fa13 f38e 	uxtah	r3, r3, lr
 800b184:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b188:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b18c:	b29b      	uxth	r3, r3
 800b18e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b192:	45c1      	cmp	r9, r8
 800b194:	f840 3b04 	str.w	r3, [r0], #4
 800b198:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b19c:	d2e8      	bcs.n	800b170 <quorem+0xb0>
 800b19e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b1a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b1a6:	b922      	cbnz	r2, 800b1b2 <quorem+0xf2>
 800b1a8:	3b04      	subs	r3, #4
 800b1aa:	429d      	cmp	r5, r3
 800b1ac:	461a      	mov	r2, r3
 800b1ae:	d30a      	bcc.n	800b1c6 <quorem+0x106>
 800b1b0:	613c      	str	r4, [r7, #16]
 800b1b2:	4630      	mov	r0, r6
 800b1b4:	b003      	add	sp, #12
 800b1b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1ba:	6812      	ldr	r2, [r2, #0]
 800b1bc:	3b04      	subs	r3, #4
 800b1be:	2a00      	cmp	r2, #0
 800b1c0:	d1cc      	bne.n	800b15c <quorem+0x9c>
 800b1c2:	3c01      	subs	r4, #1
 800b1c4:	e7c7      	b.n	800b156 <quorem+0x96>
 800b1c6:	6812      	ldr	r2, [r2, #0]
 800b1c8:	3b04      	subs	r3, #4
 800b1ca:	2a00      	cmp	r2, #0
 800b1cc:	d1f0      	bne.n	800b1b0 <quorem+0xf0>
 800b1ce:	3c01      	subs	r4, #1
 800b1d0:	e7eb      	b.n	800b1aa <quorem+0xea>
 800b1d2:	2000      	movs	r0, #0
 800b1d4:	e7ee      	b.n	800b1b4 <quorem+0xf4>
	...

0800b1d8 <_dtoa_r>:
 800b1d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1dc:	ed2d 8b04 	vpush	{d8-d9}
 800b1e0:	ec57 6b10 	vmov	r6, r7, d0
 800b1e4:	b093      	sub	sp, #76	; 0x4c
 800b1e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b1e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b1ec:	9106      	str	r1, [sp, #24]
 800b1ee:	ee10 aa10 	vmov	sl, s0
 800b1f2:	4604      	mov	r4, r0
 800b1f4:	9209      	str	r2, [sp, #36]	; 0x24
 800b1f6:	930c      	str	r3, [sp, #48]	; 0x30
 800b1f8:	46bb      	mov	fp, r7
 800b1fa:	b975      	cbnz	r5, 800b21a <_dtoa_r+0x42>
 800b1fc:	2010      	movs	r0, #16
 800b1fe:	f7ff f9d5 	bl	800a5ac <malloc>
 800b202:	4602      	mov	r2, r0
 800b204:	6260      	str	r0, [r4, #36]	; 0x24
 800b206:	b920      	cbnz	r0, 800b212 <_dtoa_r+0x3a>
 800b208:	4ba7      	ldr	r3, [pc, #668]	; (800b4a8 <_dtoa_r+0x2d0>)
 800b20a:	21ea      	movs	r1, #234	; 0xea
 800b20c:	48a7      	ldr	r0, [pc, #668]	; (800b4ac <_dtoa_r+0x2d4>)
 800b20e:	f001 fae5 	bl	800c7dc <__assert_func>
 800b212:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b216:	6005      	str	r5, [r0, #0]
 800b218:	60c5      	str	r5, [r0, #12]
 800b21a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b21c:	6819      	ldr	r1, [r3, #0]
 800b21e:	b151      	cbz	r1, 800b236 <_dtoa_r+0x5e>
 800b220:	685a      	ldr	r2, [r3, #4]
 800b222:	604a      	str	r2, [r1, #4]
 800b224:	2301      	movs	r3, #1
 800b226:	4093      	lsls	r3, r2
 800b228:	608b      	str	r3, [r1, #8]
 800b22a:	4620      	mov	r0, r4
 800b22c:	f000 fe20 	bl	800be70 <_Bfree>
 800b230:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b232:	2200      	movs	r2, #0
 800b234:	601a      	str	r2, [r3, #0]
 800b236:	1e3b      	subs	r3, r7, #0
 800b238:	bfaa      	itet	ge
 800b23a:	2300      	movge	r3, #0
 800b23c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b240:	f8c8 3000 	strge.w	r3, [r8]
 800b244:	4b9a      	ldr	r3, [pc, #616]	; (800b4b0 <_dtoa_r+0x2d8>)
 800b246:	bfbc      	itt	lt
 800b248:	2201      	movlt	r2, #1
 800b24a:	f8c8 2000 	strlt.w	r2, [r8]
 800b24e:	ea33 030b 	bics.w	r3, r3, fp
 800b252:	d11b      	bne.n	800b28c <_dtoa_r+0xb4>
 800b254:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b256:	f242 730f 	movw	r3, #9999	; 0x270f
 800b25a:	6013      	str	r3, [r2, #0]
 800b25c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b260:	4333      	orrs	r3, r6
 800b262:	f000 8592 	beq.w	800bd8a <_dtoa_r+0xbb2>
 800b266:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b268:	b963      	cbnz	r3, 800b284 <_dtoa_r+0xac>
 800b26a:	4b92      	ldr	r3, [pc, #584]	; (800b4b4 <_dtoa_r+0x2dc>)
 800b26c:	e022      	b.n	800b2b4 <_dtoa_r+0xdc>
 800b26e:	4b92      	ldr	r3, [pc, #584]	; (800b4b8 <_dtoa_r+0x2e0>)
 800b270:	9301      	str	r3, [sp, #4]
 800b272:	3308      	adds	r3, #8
 800b274:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b276:	6013      	str	r3, [r2, #0]
 800b278:	9801      	ldr	r0, [sp, #4]
 800b27a:	b013      	add	sp, #76	; 0x4c
 800b27c:	ecbd 8b04 	vpop	{d8-d9}
 800b280:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b284:	4b8b      	ldr	r3, [pc, #556]	; (800b4b4 <_dtoa_r+0x2dc>)
 800b286:	9301      	str	r3, [sp, #4]
 800b288:	3303      	adds	r3, #3
 800b28a:	e7f3      	b.n	800b274 <_dtoa_r+0x9c>
 800b28c:	2200      	movs	r2, #0
 800b28e:	2300      	movs	r3, #0
 800b290:	4650      	mov	r0, sl
 800b292:	4659      	mov	r1, fp
 800b294:	f7f5 fc18 	bl	8000ac8 <__aeabi_dcmpeq>
 800b298:	ec4b ab19 	vmov	d9, sl, fp
 800b29c:	4680      	mov	r8, r0
 800b29e:	b158      	cbz	r0, 800b2b8 <_dtoa_r+0xe0>
 800b2a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b2a2:	2301      	movs	r3, #1
 800b2a4:	6013      	str	r3, [r2, #0]
 800b2a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	f000 856b 	beq.w	800bd84 <_dtoa_r+0xbac>
 800b2ae:	4883      	ldr	r0, [pc, #524]	; (800b4bc <_dtoa_r+0x2e4>)
 800b2b0:	6018      	str	r0, [r3, #0]
 800b2b2:	1e43      	subs	r3, r0, #1
 800b2b4:	9301      	str	r3, [sp, #4]
 800b2b6:	e7df      	b.n	800b278 <_dtoa_r+0xa0>
 800b2b8:	ec4b ab10 	vmov	d0, sl, fp
 800b2bc:	aa10      	add	r2, sp, #64	; 0x40
 800b2be:	a911      	add	r1, sp, #68	; 0x44
 800b2c0:	4620      	mov	r0, r4
 800b2c2:	f001 f8bd 	bl	800c440 <__d2b>
 800b2c6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800b2ca:	ee08 0a10 	vmov	s16, r0
 800b2ce:	2d00      	cmp	r5, #0
 800b2d0:	f000 8084 	beq.w	800b3dc <_dtoa_r+0x204>
 800b2d4:	ee19 3a90 	vmov	r3, s19
 800b2d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b2dc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b2e0:	4656      	mov	r6, sl
 800b2e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b2e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b2ea:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800b2ee:	4b74      	ldr	r3, [pc, #464]	; (800b4c0 <_dtoa_r+0x2e8>)
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	4630      	mov	r0, r6
 800b2f4:	4639      	mov	r1, r7
 800b2f6:	f7f4 ffc7 	bl	8000288 <__aeabi_dsub>
 800b2fa:	a365      	add	r3, pc, #404	; (adr r3, 800b490 <_dtoa_r+0x2b8>)
 800b2fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b300:	f7f5 f97a 	bl	80005f8 <__aeabi_dmul>
 800b304:	a364      	add	r3, pc, #400	; (adr r3, 800b498 <_dtoa_r+0x2c0>)
 800b306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b30a:	f7f4 ffbf 	bl	800028c <__adddf3>
 800b30e:	4606      	mov	r6, r0
 800b310:	4628      	mov	r0, r5
 800b312:	460f      	mov	r7, r1
 800b314:	f7f5 f906 	bl	8000524 <__aeabi_i2d>
 800b318:	a361      	add	r3, pc, #388	; (adr r3, 800b4a0 <_dtoa_r+0x2c8>)
 800b31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b31e:	f7f5 f96b 	bl	80005f8 <__aeabi_dmul>
 800b322:	4602      	mov	r2, r0
 800b324:	460b      	mov	r3, r1
 800b326:	4630      	mov	r0, r6
 800b328:	4639      	mov	r1, r7
 800b32a:	f7f4 ffaf 	bl	800028c <__adddf3>
 800b32e:	4606      	mov	r6, r0
 800b330:	460f      	mov	r7, r1
 800b332:	f7f5 fc11 	bl	8000b58 <__aeabi_d2iz>
 800b336:	2200      	movs	r2, #0
 800b338:	9000      	str	r0, [sp, #0]
 800b33a:	2300      	movs	r3, #0
 800b33c:	4630      	mov	r0, r6
 800b33e:	4639      	mov	r1, r7
 800b340:	f7f5 fbcc 	bl	8000adc <__aeabi_dcmplt>
 800b344:	b150      	cbz	r0, 800b35c <_dtoa_r+0x184>
 800b346:	9800      	ldr	r0, [sp, #0]
 800b348:	f7f5 f8ec 	bl	8000524 <__aeabi_i2d>
 800b34c:	4632      	mov	r2, r6
 800b34e:	463b      	mov	r3, r7
 800b350:	f7f5 fbba 	bl	8000ac8 <__aeabi_dcmpeq>
 800b354:	b910      	cbnz	r0, 800b35c <_dtoa_r+0x184>
 800b356:	9b00      	ldr	r3, [sp, #0]
 800b358:	3b01      	subs	r3, #1
 800b35a:	9300      	str	r3, [sp, #0]
 800b35c:	9b00      	ldr	r3, [sp, #0]
 800b35e:	2b16      	cmp	r3, #22
 800b360:	d85a      	bhi.n	800b418 <_dtoa_r+0x240>
 800b362:	9a00      	ldr	r2, [sp, #0]
 800b364:	4b57      	ldr	r3, [pc, #348]	; (800b4c4 <_dtoa_r+0x2ec>)
 800b366:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b36a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b36e:	ec51 0b19 	vmov	r0, r1, d9
 800b372:	f7f5 fbb3 	bl	8000adc <__aeabi_dcmplt>
 800b376:	2800      	cmp	r0, #0
 800b378:	d050      	beq.n	800b41c <_dtoa_r+0x244>
 800b37a:	9b00      	ldr	r3, [sp, #0]
 800b37c:	3b01      	subs	r3, #1
 800b37e:	9300      	str	r3, [sp, #0]
 800b380:	2300      	movs	r3, #0
 800b382:	930b      	str	r3, [sp, #44]	; 0x2c
 800b384:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b386:	1b5d      	subs	r5, r3, r5
 800b388:	1e6b      	subs	r3, r5, #1
 800b38a:	9305      	str	r3, [sp, #20]
 800b38c:	bf45      	ittet	mi
 800b38e:	f1c5 0301 	rsbmi	r3, r5, #1
 800b392:	9304      	strmi	r3, [sp, #16]
 800b394:	2300      	movpl	r3, #0
 800b396:	2300      	movmi	r3, #0
 800b398:	bf4c      	ite	mi
 800b39a:	9305      	strmi	r3, [sp, #20]
 800b39c:	9304      	strpl	r3, [sp, #16]
 800b39e:	9b00      	ldr	r3, [sp, #0]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	db3d      	blt.n	800b420 <_dtoa_r+0x248>
 800b3a4:	9b05      	ldr	r3, [sp, #20]
 800b3a6:	9a00      	ldr	r2, [sp, #0]
 800b3a8:	920a      	str	r2, [sp, #40]	; 0x28
 800b3aa:	4413      	add	r3, r2
 800b3ac:	9305      	str	r3, [sp, #20]
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	9307      	str	r3, [sp, #28]
 800b3b2:	9b06      	ldr	r3, [sp, #24]
 800b3b4:	2b09      	cmp	r3, #9
 800b3b6:	f200 8089 	bhi.w	800b4cc <_dtoa_r+0x2f4>
 800b3ba:	2b05      	cmp	r3, #5
 800b3bc:	bfc4      	itt	gt
 800b3be:	3b04      	subgt	r3, #4
 800b3c0:	9306      	strgt	r3, [sp, #24]
 800b3c2:	9b06      	ldr	r3, [sp, #24]
 800b3c4:	f1a3 0302 	sub.w	r3, r3, #2
 800b3c8:	bfcc      	ite	gt
 800b3ca:	2500      	movgt	r5, #0
 800b3cc:	2501      	movle	r5, #1
 800b3ce:	2b03      	cmp	r3, #3
 800b3d0:	f200 8087 	bhi.w	800b4e2 <_dtoa_r+0x30a>
 800b3d4:	e8df f003 	tbb	[pc, r3]
 800b3d8:	59383a2d 	.word	0x59383a2d
 800b3dc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b3e0:	441d      	add	r5, r3
 800b3e2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b3e6:	2b20      	cmp	r3, #32
 800b3e8:	bfc1      	itttt	gt
 800b3ea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b3ee:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b3f2:	fa0b f303 	lslgt.w	r3, fp, r3
 800b3f6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b3fa:	bfda      	itte	le
 800b3fc:	f1c3 0320 	rsble	r3, r3, #32
 800b400:	fa06 f003 	lslle.w	r0, r6, r3
 800b404:	4318      	orrgt	r0, r3
 800b406:	f7f5 f87d 	bl	8000504 <__aeabi_ui2d>
 800b40a:	2301      	movs	r3, #1
 800b40c:	4606      	mov	r6, r0
 800b40e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b412:	3d01      	subs	r5, #1
 800b414:	930e      	str	r3, [sp, #56]	; 0x38
 800b416:	e76a      	b.n	800b2ee <_dtoa_r+0x116>
 800b418:	2301      	movs	r3, #1
 800b41a:	e7b2      	b.n	800b382 <_dtoa_r+0x1aa>
 800b41c:	900b      	str	r0, [sp, #44]	; 0x2c
 800b41e:	e7b1      	b.n	800b384 <_dtoa_r+0x1ac>
 800b420:	9b04      	ldr	r3, [sp, #16]
 800b422:	9a00      	ldr	r2, [sp, #0]
 800b424:	1a9b      	subs	r3, r3, r2
 800b426:	9304      	str	r3, [sp, #16]
 800b428:	4253      	negs	r3, r2
 800b42a:	9307      	str	r3, [sp, #28]
 800b42c:	2300      	movs	r3, #0
 800b42e:	930a      	str	r3, [sp, #40]	; 0x28
 800b430:	e7bf      	b.n	800b3b2 <_dtoa_r+0x1da>
 800b432:	2300      	movs	r3, #0
 800b434:	9308      	str	r3, [sp, #32]
 800b436:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b438:	2b00      	cmp	r3, #0
 800b43a:	dc55      	bgt.n	800b4e8 <_dtoa_r+0x310>
 800b43c:	2301      	movs	r3, #1
 800b43e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b442:	461a      	mov	r2, r3
 800b444:	9209      	str	r2, [sp, #36]	; 0x24
 800b446:	e00c      	b.n	800b462 <_dtoa_r+0x28a>
 800b448:	2301      	movs	r3, #1
 800b44a:	e7f3      	b.n	800b434 <_dtoa_r+0x25c>
 800b44c:	2300      	movs	r3, #0
 800b44e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b450:	9308      	str	r3, [sp, #32]
 800b452:	9b00      	ldr	r3, [sp, #0]
 800b454:	4413      	add	r3, r2
 800b456:	9302      	str	r3, [sp, #8]
 800b458:	3301      	adds	r3, #1
 800b45a:	2b01      	cmp	r3, #1
 800b45c:	9303      	str	r3, [sp, #12]
 800b45e:	bfb8      	it	lt
 800b460:	2301      	movlt	r3, #1
 800b462:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b464:	2200      	movs	r2, #0
 800b466:	6042      	str	r2, [r0, #4]
 800b468:	2204      	movs	r2, #4
 800b46a:	f102 0614 	add.w	r6, r2, #20
 800b46e:	429e      	cmp	r6, r3
 800b470:	6841      	ldr	r1, [r0, #4]
 800b472:	d93d      	bls.n	800b4f0 <_dtoa_r+0x318>
 800b474:	4620      	mov	r0, r4
 800b476:	f000 fcbb 	bl	800bdf0 <_Balloc>
 800b47a:	9001      	str	r0, [sp, #4]
 800b47c:	2800      	cmp	r0, #0
 800b47e:	d13b      	bne.n	800b4f8 <_dtoa_r+0x320>
 800b480:	4b11      	ldr	r3, [pc, #68]	; (800b4c8 <_dtoa_r+0x2f0>)
 800b482:	4602      	mov	r2, r0
 800b484:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b488:	e6c0      	b.n	800b20c <_dtoa_r+0x34>
 800b48a:	2301      	movs	r3, #1
 800b48c:	e7df      	b.n	800b44e <_dtoa_r+0x276>
 800b48e:	bf00      	nop
 800b490:	636f4361 	.word	0x636f4361
 800b494:	3fd287a7 	.word	0x3fd287a7
 800b498:	8b60c8b3 	.word	0x8b60c8b3
 800b49c:	3fc68a28 	.word	0x3fc68a28
 800b4a0:	509f79fb 	.word	0x509f79fb
 800b4a4:	3fd34413 	.word	0x3fd34413
 800b4a8:	0800def1 	.word	0x0800def1
 800b4ac:	0800df08 	.word	0x0800df08
 800b4b0:	7ff00000 	.word	0x7ff00000
 800b4b4:	0800deed 	.word	0x0800deed
 800b4b8:	0800dee4 	.word	0x0800dee4
 800b4bc:	0800dec1 	.word	0x0800dec1
 800b4c0:	3ff80000 	.word	0x3ff80000
 800b4c4:	0800dff8 	.word	0x0800dff8
 800b4c8:	0800df63 	.word	0x0800df63
 800b4cc:	2501      	movs	r5, #1
 800b4ce:	2300      	movs	r3, #0
 800b4d0:	9306      	str	r3, [sp, #24]
 800b4d2:	9508      	str	r5, [sp, #32]
 800b4d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b4d8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b4dc:	2200      	movs	r2, #0
 800b4de:	2312      	movs	r3, #18
 800b4e0:	e7b0      	b.n	800b444 <_dtoa_r+0x26c>
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	9308      	str	r3, [sp, #32]
 800b4e6:	e7f5      	b.n	800b4d4 <_dtoa_r+0x2fc>
 800b4e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4ea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b4ee:	e7b8      	b.n	800b462 <_dtoa_r+0x28a>
 800b4f0:	3101      	adds	r1, #1
 800b4f2:	6041      	str	r1, [r0, #4]
 800b4f4:	0052      	lsls	r2, r2, #1
 800b4f6:	e7b8      	b.n	800b46a <_dtoa_r+0x292>
 800b4f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b4fa:	9a01      	ldr	r2, [sp, #4]
 800b4fc:	601a      	str	r2, [r3, #0]
 800b4fe:	9b03      	ldr	r3, [sp, #12]
 800b500:	2b0e      	cmp	r3, #14
 800b502:	f200 809d 	bhi.w	800b640 <_dtoa_r+0x468>
 800b506:	2d00      	cmp	r5, #0
 800b508:	f000 809a 	beq.w	800b640 <_dtoa_r+0x468>
 800b50c:	9b00      	ldr	r3, [sp, #0]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	dd32      	ble.n	800b578 <_dtoa_r+0x3a0>
 800b512:	4ab7      	ldr	r2, [pc, #732]	; (800b7f0 <_dtoa_r+0x618>)
 800b514:	f003 030f 	and.w	r3, r3, #15
 800b518:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b51c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b520:	9b00      	ldr	r3, [sp, #0]
 800b522:	05d8      	lsls	r0, r3, #23
 800b524:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b528:	d516      	bpl.n	800b558 <_dtoa_r+0x380>
 800b52a:	4bb2      	ldr	r3, [pc, #712]	; (800b7f4 <_dtoa_r+0x61c>)
 800b52c:	ec51 0b19 	vmov	r0, r1, d9
 800b530:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b534:	f7f5 f98a 	bl	800084c <__aeabi_ddiv>
 800b538:	f007 070f 	and.w	r7, r7, #15
 800b53c:	4682      	mov	sl, r0
 800b53e:	468b      	mov	fp, r1
 800b540:	2503      	movs	r5, #3
 800b542:	4eac      	ldr	r6, [pc, #688]	; (800b7f4 <_dtoa_r+0x61c>)
 800b544:	b957      	cbnz	r7, 800b55c <_dtoa_r+0x384>
 800b546:	4642      	mov	r2, r8
 800b548:	464b      	mov	r3, r9
 800b54a:	4650      	mov	r0, sl
 800b54c:	4659      	mov	r1, fp
 800b54e:	f7f5 f97d 	bl	800084c <__aeabi_ddiv>
 800b552:	4682      	mov	sl, r0
 800b554:	468b      	mov	fp, r1
 800b556:	e028      	b.n	800b5aa <_dtoa_r+0x3d2>
 800b558:	2502      	movs	r5, #2
 800b55a:	e7f2      	b.n	800b542 <_dtoa_r+0x36a>
 800b55c:	07f9      	lsls	r1, r7, #31
 800b55e:	d508      	bpl.n	800b572 <_dtoa_r+0x39a>
 800b560:	4640      	mov	r0, r8
 800b562:	4649      	mov	r1, r9
 800b564:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b568:	f7f5 f846 	bl	80005f8 <__aeabi_dmul>
 800b56c:	3501      	adds	r5, #1
 800b56e:	4680      	mov	r8, r0
 800b570:	4689      	mov	r9, r1
 800b572:	107f      	asrs	r7, r7, #1
 800b574:	3608      	adds	r6, #8
 800b576:	e7e5      	b.n	800b544 <_dtoa_r+0x36c>
 800b578:	f000 809b 	beq.w	800b6b2 <_dtoa_r+0x4da>
 800b57c:	9b00      	ldr	r3, [sp, #0]
 800b57e:	4f9d      	ldr	r7, [pc, #628]	; (800b7f4 <_dtoa_r+0x61c>)
 800b580:	425e      	negs	r6, r3
 800b582:	4b9b      	ldr	r3, [pc, #620]	; (800b7f0 <_dtoa_r+0x618>)
 800b584:	f006 020f 	and.w	r2, r6, #15
 800b588:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b58c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b590:	ec51 0b19 	vmov	r0, r1, d9
 800b594:	f7f5 f830 	bl	80005f8 <__aeabi_dmul>
 800b598:	1136      	asrs	r6, r6, #4
 800b59a:	4682      	mov	sl, r0
 800b59c:	468b      	mov	fp, r1
 800b59e:	2300      	movs	r3, #0
 800b5a0:	2502      	movs	r5, #2
 800b5a2:	2e00      	cmp	r6, #0
 800b5a4:	d17a      	bne.n	800b69c <_dtoa_r+0x4c4>
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d1d3      	bne.n	800b552 <_dtoa_r+0x37a>
 800b5aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	f000 8082 	beq.w	800b6b6 <_dtoa_r+0x4de>
 800b5b2:	4b91      	ldr	r3, [pc, #580]	; (800b7f8 <_dtoa_r+0x620>)
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	4650      	mov	r0, sl
 800b5b8:	4659      	mov	r1, fp
 800b5ba:	f7f5 fa8f 	bl	8000adc <__aeabi_dcmplt>
 800b5be:	2800      	cmp	r0, #0
 800b5c0:	d079      	beq.n	800b6b6 <_dtoa_r+0x4de>
 800b5c2:	9b03      	ldr	r3, [sp, #12]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d076      	beq.n	800b6b6 <_dtoa_r+0x4de>
 800b5c8:	9b02      	ldr	r3, [sp, #8]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	dd36      	ble.n	800b63c <_dtoa_r+0x464>
 800b5ce:	9b00      	ldr	r3, [sp, #0]
 800b5d0:	4650      	mov	r0, sl
 800b5d2:	4659      	mov	r1, fp
 800b5d4:	1e5f      	subs	r7, r3, #1
 800b5d6:	2200      	movs	r2, #0
 800b5d8:	4b88      	ldr	r3, [pc, #544]	; (800b7fc <_dtoa_r+0x624>)
 800b5da:	f7f5 f80d 	bl	80005f8 <__aeabi_dmul>
 800b5de:	9e02      	ldr	r6, [sp, #8]
 800b5e0:	4682      	mov	sl, r0
 800b5e2:	468b      	mov	fp, r1
 800b5e4:	3501      	adds	r5, #1
 800b5e6:	4628      	mov	r0, r5
 800b5e8:	f7f4 ff9c 	bl	8000524 <__aeabi_i2d>
 800b5ec:	4652      	mov	r2, sl
 800b5ee:	465b      	mov	r3, fp
 800b5f0:	f7f5 f802 	bl	80005f8 <__aeabi_dmul>
 800b5f4:	4b82      	ldr	r3, [pc, #520]	; (800b800 <_dtoa_r+0x628>)
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	f7f4 fe48 	bl	800028c <__adddf3>
 800b5fc:	46d0      	mov	r8, sl
 800b5fe:	46d9      	mov	r9, fp
 800b600:	4682      	mov	sl, r0
 800b602:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b606:	2e00      	cmp	r6, #0
 800b608:	d158      	bne.n	800b6bc <_dtoa_r+0x4e4>
 800b60a:	4b7e      	ldr	r3, [pc, #504]	; (800b804 <_dtoa_r+0x62c>)
 800b60c:	2200      	movs	r2, #0
 800b60e:	4640      	mov	r0, r8
 800b610:	4649      	mov	r1, r9
 800b612:	f7f4 fe39 	bl	8000288 <__aeabi_dsub>
 800b616:	4652      	mov	r2, sl
 800b618:	465b      	mov	r3, fp
 800b61a:	4680      	mov	r8, r0
 800b61c:	4689      	mov	r9, r1
 800b61e:	f7f5 fa7b 	bl	8000b18 <__aeabi_dcmpgt>
 800b622:	2800      	cmp	r0, #0
 800b624:	f040 8295 	bne.w	800bb52 <_dtoa_r+0x97a>
 800b628:	4652      	mov	r2, sl
 800b62a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b62e:	4640      	mov	r0, r8
 800b630:	4649      	mov	r1, r9
 800b632:	f7f5 fa53 	bl	8000adc <__aeabi_dcmplt>
 800b636:	2800      	cmp	r0, #0
 800b638:	f040 8289 	bne.w	800bb4e <_dtoa_r+0x976>
 800b63c:	ec5b ab19 	vmov	sl, fp, d9
 800b640:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b642:	2b00      	cmp	r3, #0
 800b644:	f2c0 8148 	blt.w	800b8d8 <_dtoa_r+0x700>
 800b648:	9a00      	ldr	r2, [sp, #0]
 800b64a:	2a0e      	cmp	r2, #14
 800b64c:	f300 8144 	bgt.w	800b8d8 <_dtoa_r+0x700>
 800b650:	4b67      	ldr	r3, [pc, #412]	; (800b7f0 <_dtoa_r+0x618>)
 800b652:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b656:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b65a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	f280 80d5 	bge.w	800b80c <_dtoa_r+0x634>
 800b662:	9b03      	ldr	r3, [sp, #12]
 800b664:	2b00      	cmp	r3, #0
 800b666:	f300 80d1 	bgt.w	800b80c <_dtoa_r+0x634>
 800b66a:	f040 826f 	bne.w	800bb4c <_dtoa_r+0x974>
 800b66e:	4b65      	ldr	r3, [pc, #404]	; (800b804 <_dtoa_r+0x62c>)
 800b670:	2200      	movs	r2, #0
 800b672:	4640      	mov	r0, r8
 800b674:	4649      	mov	r1, r9
 800b676:	f7f4 ffbf 	bl	80005f8 <__aeabi_dmul>
 800b67a:	4652      	mov	r2, sl
 800b67c:	465b      	mov	r3, fp
 800b67e:	f7f5 fa41 	bl	8000b04 <__aeabi_dcmpge>
 800b682:	9e03      	ldr	r6, [sp, #12]
 800b684:	4637      	mov	r7, r6
 800b686:	2800      	cmp	r0, #0
 800b688:	f040 8245 	bne.w	800bb16 <_dtoa_r+0x93e>
 800b68c:	9d01      	ldr	r5, [sp, #4]
 800b68e:	2331      	movs	r3, #49	; 0x31
 800b690:	f805 3b01 	strb.w	r3, [r5], #1
 800b694:	9b00      	ldr	r3, [sp, #0]
 800b696:	3301      	adds	r3, #1
 800b698:	9300      	str	r3, [sp, #0]
 800b69a:	e240      	b.n	800bb1e <_dtoa_r+0x946>
 800b69c:	07f2      	lsls	r2, r6, #31
 800b69e:	d505      	bpl.n	800b6ac <_dtoa_r+0x4d4>
 800b6a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b6a4:	f7f4 ffa8 	bl	80005f8 <__aeabi_dmul>
 800b6a8:	3501      	adds	r5, #1
 800b6aa:	2301      	movs	r3, #1
 800b6ac:	1076      	asrs	r6, r6, #1
 800b6ae:	3708      	adds	r7, #8
 800b6b0:	e777      	b.n	800b5a2 <_dtoa_r+0x3ca>
 800b6b2:	2502      	movs	r5, #2
 800b6b4:	e779      	b.n	800b5aa <_dtoa_r+0x3d2>
 800b6b6:	9f00      	ldr	r7, [sp, #0]
 800b6b8:	9e03      	ldr	r6, [sp, #12]
 800b6ba:	e794      	b.n	800b5e6 <_dtoa_r+0x40e>
 800b6bc:	9901      	ldr	r1, [sp, #4]
 800b6be:	4b4c      	ldr	r3, [pc, #304]	; (800b7f0 <_dtoa_r+0x618>)
 800b6c0:	4431      	add	r1, r6
 800b6c2:	910d      	str	r1, [sp, #52]	; 0x34
 800b6c4:	9908      	ldr	r1, [sp, #32]
 800b6c6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b6ca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b6ce:	2900      	cmp	r1, #0
 800b6d0:	d043      	beq.n	800b75a <_dtoa_r+0x582>
 800b6d2:	494d      	ldr	r1, [pc, #308]	; (800b808 <_dtoa_r+0x630>)
 800b6d4:	2000      	movs	r0, #0
 800b6d6:	f7f5 f8b9 	bl	800084c <__aeabi_ddiv>
 800b6da:	4652      	mov	r2, sl
 800b6dc:	465b      	mov	r3, fp
 800b6de:	f7f4 fdd3 	bl	8000288 <__aeabi_dsub>
 800b6e2:	9d01      	ldr	r5, [sp, #4]
 800b6e4:	4682      	mov	sl, r0
 800b6e6:	468b      	mov	fp, r1
 800b6e8:	4649      	mov	r1, r9
 800b6ea:	4640      	mov	r0, r8
 800b6ec:	f7f5 fa34 	bl	8000b58 <__aeabi_d2iz>
 800b6f0:	4606      	mov	r6, r0
 800b6f2:	f7f4 ff17 	bl	8000524 <__aeabi_i2d>
 800b6f6:	4602      	mov	r2, r0
 800b6f8:	460b      	mov	r3, r1
 800b6fa:	4640      	mov	r0, r8
 800b6fc:	4649      	mov	r1, r9
 800b6fe:	f7f4 fdc3 	bl	8000288 <__aeabi_dsub>
 800b702:	3630      	adds	r6, #48	; 0x30
 800b704:	f805 6b01 	strb.w	r6, [r5], #1
 800b708:	4652      	mov	r2, sl
 800b70a:	465b      	mov	r3, fp
 800b70c:	4680      	mov	r8, r0
 800b70e:	4689      	mov	r9, r1
 800b710:	f7f5 f9e4 	bl	8000adc <__aeabi_dcmplt>
 800b714:	2800      	cmp	r0, #0
 800b716:	d163      	bne.n	800b7e0 <_dtoa_r+0x608>
 800b718:	4642      	mov	r2, r8
 800b71a:	464b      	mov	r3, r9
 800b71c:	4936      	ldr	r1, [pc, #216]	; (800b7f8 <_dtoa_r+0x620>)
 800b71e:	2000      	movs	r0, #0
 800b720:	f7f4 fdb2 	bl	8000288 <__aeabi_dsub>
 800b724:	4652      	mov	r2, sl
 800b726:	465b      	mov	r3, fp
 800b728:	f7f5 f9d8 	bl	8000adc <__aeabi_dcmplt>
 800b72c:	2800      	cmp	r0, #0
 800b72e:	f040 80b5 	bne.w	800b89c <_dtoa_r+0x6c4>
 800b732:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b734:	429d      	cmp	r5, r3
 800b736:	d081      	beq.n	800b63c <_dtoa_r+0x464>
 800b738:	4b30      	ldr	r3, [pc, #192]	; (800b7fc <_dtoa_r+0x624>)
 800b73a:	2200      	movs	r2, #0
 800b73c:	4650      	mov	r0, sl
 800b73e:	4659      	mov	r1, fp
 800b740:	f7f4 ff5a 	bl	80005f8 <__aeabi_dmul>
 800b744:	4b2d      	ldr	r3, [pc, #180]	; (800b7fc <_dtoa_r+0x624>)
 800b746:	4682      	mov	sl, r0
 800b748:	468b      	mov	fp, r1
 800b74a:	4640      	mov	r0, r8
 800b74c:	4649      	mov	r1, r9
 800b74e:	2200      	movs	r2, #0
 800b750:	f7f4 ff52 	bl	80005f8 <__aeabi_dmul>
 800b754:	4680      	mov	r8, r0
 800b756:	4689      	mov	r9, r1
 800b758:	e7c6      	b.n	800b6e8 <_dtoa_r+0x510>
 800b75a:	4650      	mov	r0, sl
 800b75c:	4659      	mov	r1, fp
 800b75e:	f7f4 ff4b 	bl	80005f8 <__aeabi_dmul>
 800b762:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b764:	9d01      	ldr	r5, [sp, #4]
 800b766:	930f      	str	r3, [sp, #60]	; 0x3c
 800b768:	4682      	mov	sl, r0
 800b76a:	468b      	mov	fp, r1
 800b76c:	4649      	mov	r1, r9
 800b76e:	4640      	mov	r0, r8
 800b770:	f7f5 f9f2 	bl	8000b58 <__aeabi_d2iz>
 800b774:	4606      	mov	r6, r0
 800b776:	f7f4 fed5 	bl	8000524 <__aeabi_i2d>
 800b77a:	3630      	adds	r6, #48	; 0x30
 800b77c:	4602      	mov	r2, r0
 800b77e:	460b      	mov	r3, r1
 800b780:	4640      	mov	r0, r8
 800b782:	4649      	mov	r1, r9
 800b784:	f7f4 fd80 	bl	8000288 <__aeabi_dsub>
 800b788:	f805 6b01 	strb.w	r6, [r5], #1
 800b78c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b78e:	429d      	cmp	r5, r3
 800b790:	4680      	mov	r8, r0
 800b792:	4689      	mov	r9, r1
 800b794:	f04f 0200 	mov.w	r2, #0
 800b798:	d124      	bne.n	800b7e4 <_dtoa_r+0x60c>
 800b79a:	4b1b      	ldr	r3, [pc, #108]	; (800b808 <_dtoa_r+0x630>)
 800b79c:	4650      	mov	r0, sl
 800b79e:	4659      	mov	r1, fp
 800b7a0:	f7f4 fd74 	bl	800028c <__adddf3>
 800b7a4:	4602      	mov	r2, r0
 800b7a6:	460b      	mov	r3, r1
 800b7a8:	4640      	mov	r0, r8
 800b7aa:	4649      	mov	r1, r9
 800b7ac:	f7f5 f9b4 	bl	8000b18 <__aeabi_dcmpgt>
 800b7b0:	2800      	cmp	r0, #0
 800b7b2:	d173      	bne.n	800b89c <_dtoa_r+0x6c4>
 800b7b4:	4652      	mov	r2, sl
 800b7b6:	465b      	mov	r3, fp
 800b7b8:	4913      	ldr	r1, [pc, #76]	; (800b808 <_dtoa_r+0x630>)
 800b7ba:	2000      	movs	r0, #0
 800b7bc:	f7f4 fd64 	bl	8000288 <__aeabi_dsub>
 800b7c0:	4602      	mov	r2, r0
 800b7c2:	460b      	mov	r3, r1
 800b7c4:	4640      	mov	r0, r8
 800b7c6:	4649      	mov	r1, r9
 800b7c8:	f7f5 f988 	bl	8000adc <__aeabi_dcmplt>
 800b7cc:	2800      	cmp	r0, #0
 800b7ce:	f43f af35 	beq.w	800b63c <_dtoa_r+0x464>
 800b7d2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b7d4:	1e6b      	subs	r3, r5, #1
 800b7d6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b7d8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b7dc:	2b30      	cmp	r3, #48	; 0x30
 800b7de:	d0f8      	beq.n	800b7d2 <_dtoa_r+0x5fa>
 800b7e0:	9700      	str	r7, [sp, #0]
 800b7e2:	e049      	b.n	800b878 <_dtoa_r+0x6a0>
 800b7e4:	4b05      	ldr	r3, [pc, #20]	; (800b7fc <_dtoa_r+0x624>)
 800b7e6:	f7f4 ff07 	bl	80005f8 <__aeabi_dmul>
 800b7ea:	4680      	mov	r8, r0
 800b7ec:	4689      	mov	r9, r1
 800b7ee:	e7bd      	b.n	800b76c <_dtoa_r+0x594>
 800b7f0:	0800dff8 	.word	0x0800dff8
 800b7f4:	0800dfd0 	.word	0x0800dfd0
 800b7f8:	3ff00000 	.word	0x3ff00000
 800b7fc:	40240000 	.word	0x40240000
 800b800:	401c0000 	.word	0x401c0000
 800b804:	40140000 	.word	0x40140000
 800b808:	3fe00000 	.word	0x3fe00000
 800b80c:	9d01      	ldr	r5, [sp, #4]
 800b80e:	4656      	mov	r6, sl
 800b810:	465f      	mov	r7, fp
 800b812:	4642      	mov	r2, r8
 800b814:	464b      	mov	r3, r9
 800b816:	4630      	mov	r0, r6
 800b818:	4639      	mov	r1, r7
 800b81a:	f7f5 f817 	bl	800084c <__aeabi_ddiv>
 800b81e:	f7f5 f99b 	bl	8000b58 <__aeabi_d2iz>
 800b822:	4682      	mov	sl, r0
 800b824:	f7f4 fe7e 	bl	8000524 <__aeabi_i2d>
 800b828:	4642      	mov	r2, r8
 800b82a:	464b      	mov	r3, r9
 800b82c:	f7f4 fee4 	bl	80005f8 <__aeabi_dmul>
 800b830:	4602      	mov	r2, r0
 800b832:	460b      	mov	r3, r1
 800b834:	4630      	mov	r0, r6
 800b836:	4639      	mov	r1, r7
 800b838:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b83c:	f7f4 fd24 	bl	8000288 <__aeabi_dsub>
 800b840:	f805 6b01 	strb.w	r6, [r5], #1
 800b844:	9e01      	ldr	r6, [sp, #4]
 800b846:	9f03      	ldr	r7, [sp, #12]
 800b848:	1bae      	subs	r6, r5, r6
 800b84a:	42b7      	cmp	r7, r6
 800b84c:	4602      	mov	r2, r0
 800b84e:	460b      	mov	r3, r1
 800b850:	d135      	bne.n	800b8be <_dtoa_r+0x6e6>
 800b852:	f7f4 fd1b 	bl	800028c <__adddf3>
 800b856:	4642      	mov	r2, r8
 800b858:	464b      	mov	r3, r9
 800b85a:	4606      	mov	r6, r0
 800b85c:	460f      	mov	r7, r1
 800b85e:	f7f5 f95b 	bl	8000b18 <__aeabi_dcmpgt>
 800b862:	b9d0      	cbnz	r0, 800b89a <_dtoa_r+0x6c2>
 800b864:	4642      	mov	r2, r8
 800b866:	464b      	mov	r3, r9
 800b868:	4630      	mov	r0, r6
 800b86a:	4639      	mov	r1, r7
 800b86c:	f7f5 f92c 	bl	8000ac8 <__aeabi_dcmpeq>
 800b870:	b110      	cbz	r0, 800b878 <_dtoa_r+0x6a0>
 800b872:	f01a 0f01 	tst.w	sl, #1
 800b876:	d110      	bne.n	800b89a <_dtoa_r+0x6c2>
 800b878:	4620      	mov	r0, r4
 800b87a:	ee18 1a10 	vmov	r1, s16
 800b87e:	f000 faf7 	bl	800be70 <_Bfree>
 800b882:	2300      	movs	r3, #0
 800b884:	9800      	ldr	r0, [sp, #0]
 800b886:	702b      	strb	r3, [r5, #0]
 800b888:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b88a:	3001      	adds	r0, #1
 800b88c:	6018      	str	r0, [r3, #0]
 800b88e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b890:	2b00      	cmp	r3, #0
 800b892:	f43f acf1 	beq.w	800b278 <_dtoa_r+0xa0>
 800b896:	601d      	str	r5, [r3, #0]
 800b898:	e4ee      	b.n	800b278 <_dtoa_r+0xa0>
 800b89a:	9f00      	ldr	r7, [sp, #0]
 800b89c:	462b      	mov	r3, r5
 800b89e:	461d      	mov	r5, r3
 800b8a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b8a4:	2a39      	cmp	r2, #57	; 0x39
 800b8a6:	d106      	bne.n	800b8b6 <_dtoa_r+0x6de>
 800b8a8:	9a01      	ldr	r2, [sp, #4]
 800b8aa:	429a      	cmp	r2, r3
 800b8ac:	d1f7      	bne.n	800b89e <_dtoa_r+0x6c6>
 800b8ae:	9901      	ldr	r1, [sp, #4]
 800b8b0:	2230      	movs	r2, #48	; 0x30
 800b8b2:	3701      	adds	r7, #1
 800b8b4:	700a      	strb	r2, [r1, #0]
 800b8b6:	781a      	ldrb	r2, [r3, #0]
 800b8b8:	3201      	adds	r2, #1
 800b8ba:	701a      	strb	r2, [r3, #0]
 800b8bc:	e790      	b.n	800b7e0 <_dtoa_r+0x608>
 800b8be:	4ba6      	ldr	r3, [pc, #664]	; (800bb58 <_dtoa_r+0x980>)
 800b8c0:	2200      	movs	r2, #0
 800b8c2:	f7f4 fe99 	bl	80005f8 <__aeabi_dmul>
 800b8c6:	2200      	movs	r2, #0
 800b8c8:	2300      	movs	r3, #0
 800b8ca:	4606      	mov	r6, r0
 800b8cc:	460f      	mov	r7, r1
 800b8ce:	f7f5 f8fb 	bl	8000ac8 <__aeabi_dcmpeq>
 800b8d2:	2800      	cmp	r0, #0
 800b8d4:	d09d      	beq.n	800b812 <_dtoa_r+0x63a>
 800b8d6:	e7cf      	b.n	800b878 <_dtoa_r+0x6a0>
 800b8d8:	9a08      	ldr	r2, [sp, #32]
 800b8da:	2a00      	cmp	r2, #0
 800b8dc:	f000 80d7 	beq.w	800ba8e <_dtoa_r+0x8b6>
 800b8e0:	9a06      	ldr	r2, [sp, #24]
 800b8e2:	2a01      	cmp	r2, #1
 800b8e4:	f300 80ba 	bgt.w	800ba5c <_dtoa_r+0x884>
 800b8e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b8ea:	2a00      	cmp	r2, #0
 800b8ec:	f000 80b2 	beq.w	800ba54 <_dtoa_r+0x87c>
 800b8f0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b8f4:	9e07      	ldr	r6, [sp, #28]
 800b8f6:	9d04      	ldr	r5, [sp, #16]
 800b8f8:	9a04      	ldr	r2, [sp, #16]
 800b8fa:	441a      	add	r2, r3
 800b8fc:	9204      	str	r2, [sp, #16]
 800b8fe:	9a05      	ldr	r2, [sp, #20]
 800b900:	2101      	movs	r1, #1
 800b902:	441a      	add	r2, r3
 800b904:	4620      	mov	r0, r4
 800b906:	9205      	str	r2, [sp, #20]
 800b908:	f000 fb6a 	bl	800bfe0 <__i2b>
 800b90c:	4607      	mov	r7, r0
 800b90e:	2d00      	cmp	r5, #0
 800b910:	dd0c      	ble.n	800b92c <_dtoa_r+0x754>
 800b912:	9b05      	ldr	r3, [sp, #20]
 800b914:	2b00      	cmp	r3, #0
 800b916:	dd09      	ble.n	800b92c <_dtoa_r+0x754>
 800b918:	42ab      	cmp	r3, r5
 800b91a:	9a04      	ldr	r2, [sp, #16]
 800b91c:	bfa8      	it	ge
 800b91e:	462b      	movge	r3, r5
 800b920:	1ad2      	subs	r2, r2, r3
 800b922:	9204      	str	r2, [sp, #16]
 800b924:	9a05      	ldr	r2, [sp, #20]
 800b926:	1aed      	subs	r5, r5, r3
 800b928:	1ad3      	subs	r3, r2, r3
 800b92a:	9305      	str	r3, [sp, #20]
 800b92c:	9b07      	ldr	r3, [sp, #28]
 800b92e:	b31b      	cbz	r3, 800b978 <_dtoa_r+0x7a0>
 800b930:	9b08      	ldr	r3, [sp, #32]
 800b932:	2b00      	cmp	r3, #0
 800b934:	f000 80af 	beq.w	800ba96 <_dtoa_r+0x8be>
 800b938:	2e00      	cmp	r6, #0
 800b93a:	dd13      	ble.n	800b964 <_dtoa_r+0x78c>
 800b93c:	4639      	mov	r1, r7
 800b93e:	4632      	mov	r2, r6
 800b940:	4620      	mov	r0, r4
 800b942:	f000 fc0d 	bl	800c160 <__pow5mult>
 800b946:	ee18 2a10 	vmov	r2, s16
 800b94a:	4601      	mov	r1, r0
 800b94c:	4607      	mov	r7, r0
 800b94e:	4620      	mov	r0, r4
 800b950:	f000 fb5c 	bl	800c00c <__multiply>
 800b954:	ee18 1a10 	vmov	r1, s16
 800b958:	4680      	mov	r8, r0
 800b95a:	4620      	mov	r0, r4
 800b95c:	f000 fa88 	bl	800be70 <_Bfree>
 800b960:	ee08 8a10 	vmov	s16, r8
 800b964:	9b07      	ldr	r3, [sp, #28]
 800b966:	1b9a      	subs	r2, r3, r6
 800b968:	d006      	beq.n	800b978 <_dtoa_r+0x7a0>
 800b96a:	ee18 1a10 	vmov	r1, s16
 800b96e:	4620      	mov	r0, r4
 800b970:	f000 fbf6 	bl	800c160 <__pow5mult>
 800b974:	ee08 0a10 	vmov	s16, r0
 800b978:	2101      	movs	r1, #1
 800b97a:	4620      	mov	r0, r4
 800b97c:	f000 fb30 	bl	800bfe0 <__i2b>
 800b980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b982:	2b00      	cmp	r3, #0
 800b984:	4606      	mov	r6, r0
 800b986:	f340 8088 	ble.w	800ba9a <_dtoa_r+0x8c2>
 800b98a:	461a      	mov	r2, r3
 800b98c:	4601      	mov	r1, r0
 800b98e:	4620      	mov	r0, r4
 800b990:	f000 fbe6 	bl	800c160 <__pow5mult>
 800b994:	9b06      	ldr	r3, [sp, #24]
 800b996:	2b01      	cmp	r3, #1
 800b998:	4606      	mov	r6, r0
 800b99a:	f340 8081 	ble.w	800baa0 <_dtoa_r+0x8c8>
 800b99e:	f04f 0800 	mov.w	r8, #0
 800b9a2:	6933      	ldr	r3, [r6, #16]
 800b9a4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b9a8:	6918      	ldr	r0, [r3, #16]
 800b9aa:	f000 fac9 	bl	800bf40 <__hi0bits>
 800b9ae:	f1c0 0020 	rsb	r0, r0, #32
 800b9b2:	9b05      	ldr	r3, [sp, #20]
 800b9b4:	4418      	add	r0, r3
 800b9b6:	f010 001f 	ands.w	r0, r0, #31
 800b9ba:	f000 8092 	beq.w	800bae2 <_dtoa_r+0x90a>
 800b9be:	f1c0 0320 	rsb	r3, r0, #32
 800b9c2:	2b04      	cmp	r3, #4
 800b9c4:	f340 808a 	ble.w	800badc <_dtoa_r+0x904>
 800b9c8:	f1c0 001c 	rsb	r0, r0, #28
 800b9cc:	9b04      	ldr	r3, [sp, #16]
 800b9ce:	4403      	add	r3, r0
 800b9d0:	9304      	str	r3, [sp, #16]
 800b9d2:	9b05      	ldr	r3, [sp, #20]
 800b9d4:	4403      	add	r3, r0
 800b9d6:	4405      	add	r5, r0
 800b9d8:	9305      	str	r3, [sp, #20]
 800b9da:	9b04      	ldr	r3, [sp, #16]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	dd07      	ble.n	800b9f0 <_dtoa_r+0x818>
 800b9e0:	ee18 1a10 	vmov	r1, s16
 800b9e4:	461a      	mov	r2, r3
 800b9e6:	4620      	mov	r0, r4
 800b9e8:	f000 fc14 	bl	800c214 <__lshift>
 800b9ec:	ee08 0a10 	vmov	s16, r0
 800b9f0:	9b05      	ldr	r3, [sp, #20]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	dd05      	ble.n	800ba02 <_dtoa_r+0x82a>
 800b9f6:	4631      	mov	r1, r6
 800b9f8:	461a      	mov	r2, r3
 800b9fa:	4620      	mov	r0, r4
 800b9fc:	f000 fc0a 	bl	800c214 <__lshift>
 800ba00:	4606      	mov	r6, r0
 800ba02:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba04:	2b00      	cmp	r3, #0
 800ba06:	d06e      	beq.n	800bae6 <_dtoa_r+0x90e>
 800ba08:	ee18 0a10 	vmov	r0, s16
 800ba0c:	4631      	mov	r1, r6
 800ba0e:	f000 fc71 	bl	800c2f4 <__mcmp>
 800ba12:	2800      	cmp	r0, #0
 800ba14:	da67      	bge.n	800bae6 <_dtoa_r+0x90e>
 800ba16:	9b00      	ldr	r3, [sp, #0]
 800ba18:	3b01      	subs	r3, #1
 800ba1a:	ee18 1a10 	vmov	r1, s16
 800ba1e:	9300      	str	r3, [sp, #0]
 800ba20:	220a      	movs	r2, #10
 800ba22:	2300      	movs	r3, #0
 800ba24:	4620      	mov	r0, r4
 800ba26:	f000 fa45 	bl	800beb4 <__multadd>
 800ba2a:	9b08      	ldr	r3, [sp, #32]
 800ba2c:	ee08 0a10 	vmov	s16, r0
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	f000 81b1 	beq.w	800bd98 <_dtoa_r+0xbc0>
 800ba36:	2300      	movs	r3, #0
 800ba38:	4639      	mov	r1, r7
 800ba3a:	220a      	movs	r2, #10
 800ba3c:	4620      	mov	r0, r4
 800ba3e:	f000 fa39 	bl	800beb4 <__multadd>
 800ba42:	9b02      	ldr	r3, [sp, #8]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	4607      	mov	r7, r0
 800ba48:	f300 808e 	bgt.w	800bb68 <_dtoa_r+0x990>
 800ba4c:	9b06      	ldr	r3, [sp, #24]
 800ba4e:	2b02      	cmp	r3, #2
 800ba50:	dc51      	bgt.n	800baf6 <_dtoa_r+0x91e>
 800ba52:	e089      	b.n	800bb68 <_dtoa_r+0x990>
 800ba54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ba56:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ba5a:	e74b      	b.n	800b8f4 <_dtoa_r+0x71c>
 800ba5c:	9b03      	ldr	r3, [sp, #12]
 800ba5e:	1e5e      	subs	r6, r3, #1
 800ba60:	9b07      	ldr	r3, [sp, #28]
 800ba62:	42b3      	cmp	r3, r6
 800ba64:	bfbf      	itttt	lt
 800ba66:	9b07      	ldrlt	r3, [sp, #28]
 800ba68:	9607      	strlt	r6, [sp, #28]
 800ba6a:	1af2      	sublt	r2, r6, r3
 800ba6c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ba6e:	bfb6      	itet	lt
 800ba70:	189b      	addlt	r3, r3, r2
 800ba72:	1b9e      	subge	r6, r3, r6
 800ba74:	930a      	strlt	r3, [sp, #40]	; 0x28
 800ba76:	9b03      	ldr	r3, [sp, #12]
 800ba78:	bfb8      	it	lt
 800ba7a:	2600      	movlt	r6, #0
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	bfb7      	itett	lt
 800ba80:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800ba84:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800ba88:	1a9d      	sublt	r5, r3, r2
 800ba8a:	2300      	movlt	r3, #0
 800ba8c:	e734      	b.n	800b8f8 <_dtoa_r+0x720>
 800ba8e:	9e07      	ldr	r6, [sp, #28]
 800ba90:	9d04      	ldr	r5, [sp, #16]
 800ba92:	9f08      	ldr	r7, [sp, #32]
 800ba94:	e73b      	b.n	800b90e <_dtoa_r+0x736>
 800ba96:	9a07      	ldr	r2, [sp, #28]
 800ba98:	e767      	b.n	800b96a <_dtoa_r+0x792>
 800ba9a:	9b06      	ldr	r3, [sp, #24]
 800ba9c:	2b01      	cmp	r3, #1
 800ba9e:	dc18      	bgt.n	800bad2 <_dtoa_r+0x8fa>
 800baa0:	f1ba 0f00 	cmp.w	sl, #0
 800baa4:	d115      	bne.n	800bad2 <_dtoa_r+0x8fa>
 800baa6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800baaa:	b993      	cbnz	r3, 800bad2 <_dtoa_r+0x8fa>
 800baac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bab0:	0d1b      	lsrs	r3, r3, #20
 800bab2:	051b      	lsls	r3, r3, #20
 800bab4:	b183      	cbz	r3, 800bad8 <_dtoa_r+0x900>
 800bab6:	9b04      	ldr	r3, [sp, #16]
 800bab8:	3301      	adds	r3, #1
 800baba:	9304      	str	r3, [sp, #16]
 800babc:	9b05      	ldr	r3, [sp, #20]
 800babe:	3301      	adds	r3, #1
 800bac0:	9305      	str	r3, [sp, #20]
 800bac2:	f04f 0801 	mov.w	r8, #1
 800bac6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bac8:	2b00      	cmp	r3, #0
 800baca:	f47f af6a 	bne.w	800b9a2 <_dtoa_r+0x7ca>
 800bace:	2001      	movs	r0, #1
 800bad0:	e76f      	b.n	800b9b2 <_dtoa_r+0x7da>
 800bad2:	f04f 0800 	mov.w	r8, #0
 800bad6:	e7f6      	b.n	800bac6 <_dtoa_r+0x8ee>
 800bad8:	4698      	mov	r8, r3
 800bada:	e7f4      	b.n	800bac6 <_dtoa_r+0x8ee>
 800badc:	f43f af7d 	beq.w	800b9da <_dtoa_r+0x802>
 800bae0:	4618      	mov	r0, r3
 800bae2:	301c      	adds	r0, #28
 800bae4:	e772      	b.n	800b9cc <_dtoa_r+0x7f4>
 800bae6:	9b03      	ldr	r3, [sp, #12]
 800bae8:	2b00      	cmp	r3, #0
 800baea:	dc37      	bgt.n	800bb5c <_dtoa_r+0x984>
 800baec:	9b06      	ldr	r3, [sp, #24]
 800baee:	2b02      	cmp	r3, #2
 800baf0:	dd34      	ble.n	800bb5c <_dtoa_r+0x984>
 800baf2:	9b03      	ldr	r3, [sp, #12]
 800baf4:	9302      	str	r3, [sp, #8]
 800baf6:	9b02      	ldr	r3, [sp, #8]
 800baf8:	b96b      	cbnz	r3, 800bb16 <_dtoa_r+0x93e>
 800bafa:	4631      	mov	r1, r6
 800bafc:	2205      	movs	r2, #5
 800bafe:	4620      	mov	r0, r4
 800bb00:	f000 f9d8 	bl	800beb4 <__multadd>
 800bb04:	4601      	mov	r1, r0
 800bb06:	4606      	mov	r6, r0
 800bb08:	ee18 0a10 	vmov	r0, s16
 800bb0c:	f000 fbf2 	bl	800c2f4 <__mcmp>
 800bb10:	2800      	cmp	r0, #0
 800bb12:	f73f adbb 	bgt.w	800b68c <_dtoa_r+0x4b4>
 800bb16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb18:	9d01      	ldr	r5, [sp, #4]
 800bb1a:	43db      	mvns	r3, r3
 800bb1c:	9300      	str	r3, [sp, #0]
 800bb1e:	f04f 0800 	mov.w	r8, #0
 800bb22:	4631      	mov	r1, r6
 800bb24:	4620      	mov	r0, r4
 800bb26:	f000 f9a3 	bl	800be70 <_Bfree>
 800bb2a:	2f00      	cmp	r7, #0
 800bb2c:	f43f aea4 	beq.w	800b878 <_dtoa_r+0x6a0>
 800bb30:	f1b8 0f00 	cmp.w	r8, #0
 800bb34:	d005      	beq.n	800bb42 <_dtoa_r+0x96a>
 800bb36:	45b8      	cmp	r8, r7
 800bb38:	d003      	beq.n	800bb42 <_dtoa_r+0x96a>
 800bb3a:	4641      	mov	r1, r8
 800bb3c:	4620      	mov	r0, r4
 800bb3e:	f000 f997 	bl	800be70 <_Bfree>
 800bb42:	4639      	mov	r1, r7
 800bb44:	4620      	mov	r0, r4
 800bb46:	f000 f993 	bl	800be70 <_Bfree>
 800bb4a:	e695      	b.n	800b878 <_dtoa_r+0x6a0>
 800bb4c:	2600      	movs	r6, #0
 800bb4e:	4637      	mov	r7, r6
 800bb50:	e7e1      	b.n	800bb16 <_dtoa_r+0x93e>
 800bb52:	9700      	str	r7, [sp, #0]
 800bb54:	4637      	mov	r7, r6
 800bb56:	e599      	b.n	800b68c <_dtoa_r+0x4b4>
 800bb58:	40240000 	.word	0x40240000
 800bb5c:	9b08      	ldr	r3, [sp, #32]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	f000 80ca 	beq.w	800bcf8 <_dtoa_r+0xb20>
 800bb64:	9b03      	ldr	r3, [sp, #12]
 800bb66:	9302      	str	r3, [sp, #8]
 800bb68:	2d00      	cmp	r5, #0
 800bb6a:	dd05      	ble.n	800bb78 <_dtoa_r+0x9a0>
 800bb6c:	4639      	mov	r1, r7
 800bb6e:	462a      	mov	r2, r5
 800bb70:	4620      	mov	r0, r4
 800bb72:	f000 fb4f 	bl	800c214 <__lshift>
 800bb76:	4607      	mov	r7, r0
 800bb78:	f1b8 0f00 	cmp.w	r8, #0
 800bb7c:	d05b      	beq.n	800bc36 <_dtoa_r+0xa5e>
 800bb7e:	6879      	ldr	r1, [r7, #4]
 800bb80:	4620      	mov	r0, r4
 800bb82:	f000 f935 	bl	800bdf0 <_Balloc>
 800bb86:	4605      	mov	r5, r0
 800bb88:	b928      	cbnz	r0, 800bb96 <_dtoa_r+0x9be>
 800bb8a:	4b87      	ldr	r3, [pc, #540]	; (800bda8 <_dtoa_r+0xbd0>)
 800bb8c:	4602      	mov	r2, r0
 800bb8e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800bb92:	f7ff bb3b 	b.w	800b20c <_dtoa_r+0x34>
 800bb96:	693a      	ldr	r2, [r7, #16]
 800bb98:	3202      	adds	r2, #2
 800bb9a:	0092      	lsls	r2, r2, #2
 800bb9c:	f107 010c 	add.w	r1, r7, #12
 800bba0:	300c      	adds	r0, #12
 800bba2:	f000 f90b 	bl	800bdbc <memcpy>
 800bba6:	2201      	movs	r2, #1
 800bba8:	4629      	mov	r1, r5
 800bbaa:	4620      	mov	r0, r4
 800bbac:	f000 fb32 	bl	800c214 <__lshift>
 800bbb0:	9b01      	ldr	r3, [sp, #4]
 800bbb2:	f103 0901 	add.w	r9, r3, #1
 800bbb6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800bbba:	4413      	add	r3, r2
 800bbbc:	9305      	str	r3, [sp, #20]
 800bbbe:	f00a 0301 	and.w	r3, sl, #1
 800bbc2:	46b8      	mov	r8, r7
 800bbc4:	9304      	str	r3, [sp, #16]
 800bbc6:	4607      	mov	r7, r0
 800bbc8:	4631      	mov	r1, r6
 800bbca:	ee18 0a10 	vmov	r0, s16
 800bbce:	f7ff fa77 	bl	800b0c0 <quorem>
 800bbd2:	4641      	mov	r1, r8
 800bbd4:	9002      	str	r0, [sp, #8]
 800bbd6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800bbda:	ee18 0a10 	vmov	r0, s16
 800bbde:	f000 fb89 	bl	800c2f4 <__mcmp>
 800bbe2:	463a      	mov	r2, r7
 800bbe4:	9003      	str	r0, [sp, #12]
 800bbe6:	4631      	mov	r1, r6
 800bbe8:	4620      	mov	r0, r4
 800bbea:	f000 fb9f 	bl	800c32c <__mdiff>
 800bbee:	68c2      	ldr	r2, [r0, #12]
 800bbf0:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800bbf4:	4605      	mov	r5, r0
 800bbf6:	bb02      	cbnz	r2, 800bc3a <_dtoa_r+0xa62>
 800bbf8:	4601      	mov	r1, r0
 800bbfa:	ee18 0a10 	vmov	r0, s16
 800bbfe:	f000 fb79 	bl	800c2f4 <__mcmp>
 800bc02:	4602      	mov	r2, r0
 800bc04:	4629      	mov	r1, r5
 800bc06:	4620      	mov	r0, r4
 800bc08:	9207      	str	r2, [sp, #28]
 800bc0a:	f000 f931 	bl	800be70 <_Bfree>
 800bc0e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800bc12:	ea43 0102 	orr.w	r1, r3, r2
 800bc16:	9b04      	ldr	r3, [sp, #16]
 800bc18:	430b      	orrs	r3, r1
 800bc1a:	464d      	mov	r5, r9
 800bc1c:	d10f      	bne.n	800bc3e <_dtoa_r+0xa66>
 800bc1e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bc22:	d02a      	beq.n	800bc7a <_dtoa_r+0xaa2>
 800bc24:	9b03      	ldr	r3, [sp, #12]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	dd02      	ble.n	800bc30 <_dtoa_r+0xa58>
 800bc2a:	9b02      	ldr	r3, [sp, #8]
 800bc2c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800bc30:	f88b a000 	strb.w	sl, [fp]
 800bc34:	e775      	b.n	800bb22 <_dtoa_r+0x94a>
 800bc36:	4638      	mov	r0, r7
 800bc38:	e7ba      	b.n	800bbb0 <_dtoa_r+0x9d8>
 800bc3a:	2201      	movs	r2, #1
 800bc3c:	e7e2      	b.n	800bc04 <_dtoa_r+0xa2c>
 800bc3e:	9b03      	ldr	r3, [sp, #12]
 800bc40:	2b00      	cmp	r3, #0
 800bc42:	db04      	blt.n	800bc4e <_dtoa_r+0xa76>
 800bc44:	9906      	ldr	r1, [sp, #24]
 800bc46:	430b      	orrs	r3, r1
 800bc48:	9904      	ldr	r1, [sp, #16]
 800bc4a:	430b      	orrs	r3, r1
 800bc4c:	d122      	bne.n	800bc94 <_dtoa_r+0xabc>
 800bc4e:	2a00      	cmp	r2, #0
 800bc50:	ddee      	ble.n	800bc30 <_dtoa_r+0xa58>
 800bc52:	ee18 1a10 	vmov	r1, s16
 800bc56:	2201      	movs	r2, #1
 800bc58:	4620      	mov	r0, r4
 800bc5a:	f000 fadb 	bl	800c214 <__lshift>
 800bc5e:	4631      	mov	r1, r6
 800bc60:	ee08 0a10 	vmov	s16, r0
 800bc64:	f000 fb46 	bl	800c2f4 <__mcmp>
 800bc68:	2800      	cmp	r0, #0
 800bc6a:	dc03      	bgt.n	800bc74 <_dtoa_r+0xa9c>
 800bc6c:	d1e0      	bne.n	800bc30 <_dtoa_r+0xa58>
 800bc6e:	f01a 0f01 	tst.w	sl, #1
 800bc72:	d0dd      	beq.n	800bc30 <_dtoa_r+0xa58>
 800bc74:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bc78:	d1d7      	bne.n	800bc2a <_dtoa_r+0xa52>
 800bc7a:	2339      	movs	r3, #57	; 0x39
 800bc7c:	f88b 3000 	strb.w	r3, [fp]
 800bc80:	462b      	mov	r3, r5
 800bc82:	461d      	mov	r5, r3
 800bc84:	3b01      	subs	r3, #1
 800bc86:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800bc8a:	2a39      	cmp	r2, #57	; 0x39
 800bc8c:	d071      	beq.n	800bd72 <_dtoa_r+0xb9a>
 800bc8e:	3201      	adds	r2, #1
 800bc90:	701a      	strb	r2, [r3, #0]
 800bc92:	e746      	b.n	800bb22 <_dtoa_r+0x94a>
 800bc94:	2a00      	cmp	r2, #0
 800bc96:	dd07      	ble.n	800bca8 <_dtoa_r+0xad0>
 800bc98:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bc9c:	d0ed      	beq.n	800bc7a <_dtoa_r+0xaa2>
 800bc9e:	f10a 0301 	add.w	r3, sl, #1
 800bca2:	f88b 3000 	strb.w	r3, [fp]
 800bca6:	e73c      	b.n	800bb22 <_dtoa_r+0x94a>
 800bca8:	9b05      	ldr	r3, [sp, #20]
 800bcaa:	f809 ac01 	strb.w	sl, [r9, #-1]
 800bcae:	4599      	cmp	r9, r3
 800bcb0:	d047      	beq.n	800bd42 <_dtoa_r+0xb6a>
 800bcb2:	ee18 1a10 	vmov	r1, s16
 800bcb6:	2300      	movs	r3, #0
 800bcb8:	220a      	movs	r2, #10
 800bcba:	4620      	mov	r0, r4
 800bcbc:	f000 f8fa 	bl	800beb4 <__multadd>
 800bcc0:	45b8      	cmp	r8, r7
 800bcc2:	ee08 0a10 	vmov	s16, r0
 800bcc6:	f04f 0300 	mov.w	r3, #0
 800bcca:	f04f 020a 	mov.w	r2, #10
 800bcce:	4641      	mov	r1, r8
 800bcd0:	4620      	mov	r0, r4
 800bcd2:	d106      	bne.n	800bce2 <_dtoa_r+0xb0a>
 800bcd4:	f000 f8ee 	bl	800beb4 <__multadd>
 800bcd8:	4680      	mov	r8, r0
 800bcda:	4607      	mov	r7, r0
 800bcdc:	f109 0901 	add.w	r9, r9, #1
 800bce0:	e772      	b.n	800bbc8 <_dtoa_r+0x9f0>
 800bce2:	f000 f8e7 	bl	800beb4 <__multadd>
 800bce6:	4639      	mov	r1, r7
 800bce8:	4680      	mov	r8, r0
 800bcea:	2300      	movs	r3, #0
 800bcec:	220a      	movs	r2, #10
 800bcee:	4620      	mov	r0, r4
 800bcf0:	f000 f8e0 	bl	800beb4 <__multadd>
 800bcf4:	4607      	mov	r7, r0
 800bcf6:	e7f1      	b.n	800bcdc <_dtoa_r+0xb04>
 800bcf8:	9b03      	ldr	r3, [sp, #12]
 800bcfa:	9302      	str	r3, [sp, #8]
 800bcfc:	9d01      	ldr	r5, [sp, #4]
 800bcfe:	ee18 0a10 	vmov	r0, s16
 800bd02:	4631      	mov	r1, r6
 800bd04:	f7ff f9dc 	bl	800b0c0 <quorem>
 800bd08:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800bd0c:	9b01      	ldr	r3, [sp, #4]
 800bd0e:	f805 ab01 	strb.w	sl, [r5], #1
 800bd12:	1aea      	subs	r2, r5, r3
 800bd14:	9b02      	ldr	r3, [sp, #8]
 800bd16:	4293      	cmp	r3, r2
 800bd18:	dd09      	ble.n	800bd2e <_dtoa_r+0xb56>
 800bd1a:	ee18 1a10 	vmov	r1, s16
 800bd1e:	2300      	movs	r3, #0
 800bd20:	220a      	movs	r2, #10
 800bd22:	4620      	mov	r0, r4
 800bd24:	f000 f8c6 	bl	800beb4 <__multadd>
 800bd28:	ee08 0a10 	vmov	s16, r0
 800bd2c:	e7e7      	b.n	800bcfe <_dtoa_r+0xb26>
 800bd2e:	9b02      	ldr	r3, [sp, #8]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	bfc8      	it	gt
 800bd34:	461d      	movgt	r5, r3
 800bd36:	9b01      	ldr	r3, [sp, #4]
 800bd38:	bfd8      	it	le
 800bd3a:	2501      	movle	r5, #1
 800bd3c:	441d      	add	r5, r3
 800bd3e:	f04f 0800 	mov.w	r8, #0
 800bd42:	ee18 1a10 	vmov	r1, s16
 800bd46:	2201      	movs	r2, #1
 800bd48:	4620      	mov	r0, r4
 800bd4a:	f000 fa63 	bl	800c214 <__lshift>
 800bd4e:	4631      	mov	r1, r6
 800bd50:	ee08 0a10 	vmov	s16, r0
 800bd54:	f000 face 	bl	800c2f4 <__mcmp>
 800bd58:	2800      	cmp	r0, #0
 800bd5a:	dc91      	bgt.n	800bc80 <_dtoa_r+0xaa8>
 800bd5c:	d102      	bne.n	800bd64 <_dtoa_r+0xb8c>
 800bd5e:	f01a 0f01 	tst.w	sl, #1
 800bd62:	d18d      	bne.n	800bc80 <_dtoa_r+0xaa8>
 800bd64:	462b      	mov	r3, r5
 800bd66:	461d      	mov	r5, r3
 800bd68:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bd6c:	2a30      	cmp	r2, #48	; 0x30
 800bd6e:	d0fa      	beq.n	800bd66 <_dtoa_r+0xb8e>
 800bd70:	e6d7      	b.n	800bb22 <_dtoa_r+0x94a>
 800bd72:	9a01      	ldr	r2, [sp, #4]
 800bd74:	429a      	cmp	r2, r3
 800bd76:	d184      	bne.n	800bc82 <_dtoa_r+0xaaa>
 800bd78:	9b00      	ldr	r3, [sp, #0]
 800bd7a:	3301      	adds	r3, #1
 800bd7c:	9300      	str	r3, [sp, #0]
 800bd7e:	2331      	movs	r3, #49	; 0x31
 800bd80:	7013      	strb	r3, [r2, #0]
 800bd82:	e6ce      	b.n	800bb22 <_dtoa_r+0x94a>
 800bd84:	4b09      	ldr	r3, [pc, #36]	; (800bdac <_dtoa_r+0xbd4>)
 800bd86:	f7ff ba95 	b.w	800b2b4 <_dtoa_r+0xdc>
 800bd8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd8c:	2b00      	cmp	r3, #0
 800bd8e:	f47f aa6e 	bne.w	800b26e <_dtoa_r+0x96>
 800bd92:	4b07      	ldr	r3, [pc, #28]	; (800bdb0 <_dtoa_r+0xbd8>)
 800bd94:	f7ff ba8e 	b.w	800b2b4 <_dtoa_r+0xdc>
 800bd98:	9b02      	ldr	r3, [sp, #8]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	dcae      	bgt.n	800bcfc <_dtoa_r+0xb24>
 800bd9e:	9b06      	ldr	r3, [sp, #24]
 800bda0:	2b02      	cmp	r3, #2
 800bda2:	f73f aea8 	bgt.w	800baf6 <_dtoa_r+0x91e>
 800bda6:	e7a9      	b.n	800bcfc <_dtoa_r+0xb24>
 800bda8:	0800df63 	.word	0x0800df63
 800bdac:	0800dec0 	.word	0x0800dec0
 800bdb0:	0800dee4 	.word	0x0800dee4

0800bdb4 <_localeconv_r>:
 800bdb4:	4800      	ldr	r0, [pc, #0]	; (800bdb8 <_localeconv_r+0x4>)
 800bdb6:	4770      	bx	lr
 800bdb8:	20000170 	.word	0x20000170

0800bdbc <memcpy>:
 800bdbc:	440a      	add	r2, r1
 800bdbe:	4291      	cmp	r1, r2
 800bdc0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800bdc4:	d100      	bne.n	800bdc8 <memcpy+0xc>
 800bdc6:	4770      	bx	lr
 800bdc8:	b510      	push	{r4, lr}
 800bdca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bdce:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bdd2:	4291      	cmp	r1, r2
 800bdd4:	d1f9      	bne.n	800bdca <memcpy+0xe>
 800bdd6:	bd10      	pop	{r4, pc}

0800bdd8 <__malloc_lock>:
 800bdd8:	4801      	ldr	r0, [pc, #4]	; (800bde0 <__malloc_lock+0x8>)
 800bdda:	f000 bd30 	b.w	800c83e <__retarget_lock_acquire_recursive>
 800bdde:	bf00      	nop
 800bde0:	20000568 	.word	0x20000568

0800bde4 <__malloc_unlock>:
 800bde4:	4801      	ldr	r0, [pc, #4]	; (800bdec <__malloc_unlock+0x8>)
 800bde6:	f000 bd2b 	b.w	800c840 <__retarget_lock_release_recursive>
 800bdea:	bf00      	nop
 800bdec:	20000568 	.word	0x20000568

0800bdf0 <_Balloc>:
 800bdf0:	b570      	push	{r4, r5, r6, lr}
 800bdf2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bdf4:	4604      	mov	r4, r0
 800bdf6:	460d      	mov	r5, r1
 800bdf8:	b976      	cbnz	r6, 800be18 <_Balloc+0x28>
 800bdfa:	2010      	movs	r0, #16
 800bdfc:	f7fe fbd6 	bl	800a5ac <malloc>
 800be00:	4602      	mov	r2, r0
 800be02:	6260      	str	r0, [r4, #36]	; 0x24
 800be04:	b920      	cbnz	r0, 800be10 <_Balloc+0x20>
 800be06:	4b18      	ldr	r3, [pc, #96]	; (800be68 <_Balloc+0x78>)
 800be08:	4818      	ldr	r0, [pc, #96]	; (800be6c <_Balloc+0x7c>)
 800be0a:	2166      	movs	r1, #102	; 0x66
 800be0c:	f000 fce6 	bl	800c7dc <__assert_func>
 800be10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be14:	6006      	str	r6, [r0, #0]
 800be16:	60c6      	str	r6, [r0, #12]
 800be18:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800be1a:	68f3      	ldr	r3, [r6, #12]
 800be1c:	b183      	cbz	r3, 800be40 <_Balloc+0x50>
 800be1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be20:	68db      	ldr	r3, [r3, #12]
 800be22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800be26:	b9b8      	cbnz	r0, 800be58 <_Balloc+0x68>
 800be28:	2101      	movs	r1, #1
 800be2a:	fa01 f605 	lsl.w	r6, r1, r5
 800be2e:	1d72      	adds	r2, r6, #5
 800be30:	0092      	lsls	r2, r2, #2
 800be32:	4620      	mov	r0, r4
 800be34:	f000 fb60 	bl	800c4f8 <_calloc_r>
 800be38:	b160      	cbz	r0, 800be54 <_Balloc+0x64>
 800be3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800be3e:	e00e      	b.n	800be5e <_Balloc+0x6e>
 800be40:	2221      	movs	r2, #33	; 0x21
 800be42:	2104      	movs	r1, #4
 800be44:	4620      	mov	r0, r4
 800be46:	f000 fb57 	bl	800c4f8 <_calloc_r>
 800be4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800be4c:	60f0      	str	r0, [r6, #12]
 800be4e:	68db      	ldr	r3, [r3, #12]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d1e4      	bne.n	800be1e <_Balloc+0x2e>
 800be54:	2000      	movs	r0, #0
 800be56:	bd70      	pop	{r4, r5, r6, pc}
 800be58:	6802      	ldr	r2, [r0, #0]
 800be5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800be5e:	2300      	movs	r3, #0
 800be60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800be64:	e7f7      	b.n	800be56 <_Balloc+0x66>
 800be66:	bf00      	nop
 800be68:	0800def1 	.word	0x0800def1
 800be6c:	0800df74 	.word	0x0800df74

0800be70 <_Bfree>:
 800be70:	b570      	push	{r4, r5, r6, lr}
 800be72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800be74:	4605      	mov	r5, r0
 800be76:	460c      	mov	r4, r1
 800be78:	b976      	cbnz	r6, 800be98 <_Bfree+0x28>
 800be7a:	2010      	movs	r0, #16
 800be7c:	f7fe fb96 	bl	800a5ac <malloc>
 800be80:	4602      	mov	r2, r0
 800be82:	6268      	str	r0, [r5, #36]	; 0x24
 800be84:	b920      	cbnz	r0, 800be90 <_Bfree+0x20>
 800be86:	4b09      	ldr	r3, [pc, #36]	; (800beac <_Bfree+0x3c>)
 800be88:	4809      	ldr	r0, [pc, #36]	; (800beb0 <_Bfree+0x40>)
 800be8a:	218a      	movs	r1, #138	; 0x8a
 800be8c:	f000 fca6 	bl	800c7dc <__assert_func>
 800be90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800be94:	6006      	str	r6, [r0, #0]
 800be96:	60c6      	str	r6, [r0, #12]
 800be98:	b13c      	cbz	r4, 800beaa <_Bfree+0x3a>
 800be9a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800be9c:	6862      	ldr	r2, [r4, #4]
 800be9e:	68db      	ldr	r3, [r3, #12]
 800bea0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bea4:	6021      	str	r1, [r4, #0]
 800bea6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800beaa:	bd70      	pop	{r4, r5, r6, pc}
 800beac:	0800def1 	.word	0x0800def1
 800beb0:	0800df74 	.word	0x0800df74

0800beb4 <__multadd>:
 800beb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800beb8:	690d      	ldr	r5, [r1, #16]
 800beba:	4607      	mov	r7, r0
 800bebc:	460c      	mov	r4, r1
 800bebe:	461e      	mov	r6, r3
 800bec0:	f101 0c14 	add.w	ip, r1, #20
 800bec4:	2000      	movs	r0, #0
 800bec6:	f8dc 3000 	ldr.w	r3, [ip]
 800beca:	b299      	uxth	r1, r3
 800becc:	fb02 6101 	mla	r1, r2, r1, r6
 800bed0:	0c1e      	lsrs	r6, r3, #16
 800bed2:	0c0b      	lsrs	r3, r1, #16
 800bed4:	fb02 3306 	mla	r3, r2, r6, r3
 800bed8:	b289      	uxth	r1, r1
 800beda:	3001      	adds	r0, #1
 800bedc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bee0:	4285      	cmp	r5, r0
 800bee2:	f84c 1b04 	str.w	r1, [ip], #4
 800bee6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800beea:	dcec      	bgt.n	800bec6 <__multadd+0x12>
 800beec:	b30e      	cbz	r6, 800bf32 <__multadd+0x7e>
 800beee:	68a3      	ldr	r3, [r4, #8]
 800bef0:	42ab      	cmp	r3, r5
 800bef2:	dc19      	bgt.n	800bf28 <__multadd+0x74>
 800bef4:	6861      	ldr	r1, [r4, #4]
 800bef6:	4638      	mov	r0, r7
 800bef8:	3101      	adds	r1, #1
 800befa:	f7ff ff79 	bl	800bdf0 <_Balloc>
 800befe:	4680      	mov	r8, r0
 800bf00:	b928      	cbnz	r0, 800bf0e <__multadd+0x5a>
 800bf02:	4602      	mov	r2, r0
 800bf04:	4b0c      	ldr	r3, [pc, #48]	; (800bf38 <__multadd+0x84>)
 800bf06:	480d      	ldr	r0, [pc, #52]	; (800bf3c <__multadd+0x88>)
 800bf08:	21b5      	movs	r1, #181	; 0xb5
 800bf0a:	f000 fc67 	bl	800c7dc <__assert_func>
 800bf0e:	6922      	ldr	r2, [r4, #16]
 800bf10:	3202      	adds	r2, #2
 800bf12:	f104 010c 	add.w	r1, r4, #12
 800bf16:	0092      	lsls	r2, r2, #2
 800bf18:	300c      	adds	r0, #12
 800bf1a:	f7ff ff4f 	bl	800bdbc <memcpy>
 800bf1e:	4621      	mov	r1, r4
 800bf20:	4638      	mov	r0, r7
 800bf22:	f7ff ffa5 	bl	800be70 <_Bfree>
 800bf26:	4644      	mov	r4, r8
 800bf28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bf2c:	3501      	adds	r5, #1
 800bf2e:	615e      	str	r6, [r3, #20]
 800bf30:	6125      	str	r5, [r4, #16]
 800bf32:	4620      	mov	r0, r4
 800bf34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf38:	0800df63 	.word	0x0800df63
 800bf3c:	0800df74 	.word	0x0800df74

0800bf40 <__hi0bits>:
 800bf40:	0c03      	lsrs	r3, r0, #16
 800bf42:	041b      	lsls	r3, r3, #16
 800bf44:	b9d3      	cbnz	r3, 800bf7c <__hi0bits+0x3c>
 800bf46:	0400      	lsls	r0, r0, #16
 800bf48:	2310      	movs	r3, #16
 800bf4a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bf4e:	bf04      	itt	eq
 800bf50:	0200      	lsleq	r0, r0, #8
 800bf52:	3308      	addeq	r3, #8
 800bf54:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bf58:	bf04      	itt	eq
 800bf5a:	0100      	lsleq	r0, r0, #4
 800bf5c:	3304      	addeq	r3, #4
 800bf5e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bf62:	bf04      	itt	eq
 800bf64:	0080      	lsleq	r0, r0, #2
 800bf66:	3302      	addeq	r3, #2
 800bf68:	2800      	cmp	r0, #0
 800bf6a:	db05      	blt.n	800bf78 <__hi0bits+0x38>
 800bf6c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bf70:	f103 0301 	add.w	r3, r3, #1
 800bf74:	bf08      	it	eq
 800bf76:	2320      	moveq	r3, #32
 800bf78:	4618      	mov	r0, r3
 800bf7a:	4770      	bx	lr
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	e7e4      	b.n	800bf4a <__hi0bits+0xa>

0800bf80 <__lo0bits>:
 800bf80:	6803      	ldr	r3, [r0, #0]
 800bf82:	f013 0207 	ands.w	r2, r3, #7
 800bf86:	4601      	mov	r1, r0
 800bf88:	d00b      	beq.n	800bfa2 <__lo0bits+0x22>
 800bf8a:	07da      	lsls	r2, r3, #31
 800bf8c:	d423      	bmi.n	800bfd6 <__lo0bits+0x56>
 800bf8e:	0798      	lsls	r0, r3, #30
 800bf90:	bf49      	itett	mi
 800bf92:	085b      	lsrmi	r3, r3, #1
 800bf94:	089b      	lsrpl	r3, r3, #2
 800bf96:	2001      	movmi	r0, #1
 800bf98:	600b      	strmi	r3, [r1, #0]
 800bf9a:	bf5c      	itt	pl
 800bf9c:	600b      	strpl	r3, [r1, #0]
 800bf9e:	2002      	movpl	r0, #2
 800bfa0:	4770      	bx	lr
 800bfa2:	b298      	uxth	r0, r3
 800bfa4:	b9a8      	cbnz	r0, 800bfd2 <__lo0bits+0x52>
 800bfa6:	0c1b      	lsrs	r3, r3, #16
 800bfa8:	2010      	movs	r0, #16
 800bfaa:	b2da      	uxtb	r2, r3
 800bfac:	b90a      	cbnz	r2, 800bfb2 <__lo0bits+0x32>
 800bfae:	3008      	adds	r0, #8
 800bfb0:	0a1b      	lsrs	r3, r3, #8
 800bfb2:	071a      	lsls	r2, r3, #28
 800bfb4:	bf04      	itt	eq
 800bfb6:	091b      	lsreq	r3, r3, #4
 800bfb8:	3004      	addeq	r0, #4
 800bfba:	079a      	lsls	r2, r3, #30
 800bfbc:	bf04      	itt	eq
 800bfbe:	089b      	lsreq	r3, r3, #2
 800bfc0:	3002      	addeq	r0, #2
 800bfc2:	07da      	lsls	r2, r3, #31
 800bfc4:	d403      	bmi.n	800bfce <__lo0bits+0x4e>
 800bfc6:	085b      	lsrs	r3, r3, #1
 800bfc8:	f100 0001 	add.w	r0, r0, #1
 800bfcc:	d005      	beq.n	800bfda <__lo0bits+0x5a>
 800bfce:	600b      	str	r3, [r1, #0]
 800bfd0:	4770      	bx	lr
 800bfd2:	4610      	mov	r0, r2
 800bfd4:	e7e9      	b.n	800bfaa <__lo0bits+0x2a>
 800bfd6:	2000      	movs	r0, #0
 800bfd8:	4770      	bx	lr
 800bfda:	2020      	movs	r0, #32
 800bfdc:	4770      	bx	lr
	...

0800bfe0 <__i2b>:
 800bfe0:	b510      	push	{r4, lr}
 800bfe2:	460c      	mov	r4, r1
 800bfe4:	2101      	movs	r1, #1
 800bfe6:	f7ff ff03 	bl	800bdf0 <_Balloc>
 800bfea:	4602      	mov	r2, r0
 800bfec:	b928      	cbnz	r0, 800bffa <__i2b+0x1a>
 800bfee:	4b05      	ldr	r3, [pc, #20]	; (800c004 <__i2b+0x24>)
 800bff0:	4805      	ldr	r0, [pc, #20]	; (800c008 <__i2b+0x28>)
 800bff2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bff6:	f000 fbf1 	bl	800c7dc <__assert_func>
 800bffa:	2301      	movs	r3, #1
 800bffc:	6144      	str	r4, [r0, #20]
 800bffe:	6103      	str	r3, [r0, #16]
 800c000:	bd10      	pop	{r4, pc}
 800c002:	bf00      	nop
 800c004:	0800df63 	.word	0x0800df63
 800c008:	0800df74 	.word	0x0800df74

0800c00c <__multiply>:
 800c00c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c010:	4691      	mov	r9, r2
 800c012:	690a      	ldr	r2, [r1, #16]
 800c014:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c018:	429a      	cmp	r2, r3
 800c01a:	bfb8      	it	lt
 800c01c:	460b      	movlt	r3, r1
 800c01e:	460c      	mov	r4, r1
 800c020:	bfbc      	itt	lt
 800c022:	464c      	movlt	r4, r9
 800c024:	4699      	movlt	r9, r3
 800c026:	6927      	ldr	r7, [r4, #16]
 800c028:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c02c:	68a3      	ldr	r3, [r4, #8]
 800c02e:	6861      	ldr	r1, [r4, #4]
 800c030:	eb07 060a 	add.w	r6, r7, sl
 800c034:	42b3      	cmp	r3, r6
 800c036:	b085      	sub	sp, #20
 800c038:	bfb8      	it	lt
 800c03a:	3101      	addlt	r1, #1
 800c03c:	f7ff fed8 	bl	800bdf0 <_Balloc>
 800c040:	b930      	cbnz	r0, 800c050 <__multiply+0x44>
 800c042:	4602      	mov	r2, r0
 800c044:	4b44      	ldr	r3, [pc, #272]	; (800c158 <__multiply+0x14c>)
 800c046:	4845      	ldr	r0, [pc, #276]	; (800c15c <__multiply+0x150>)
 800c048:	f240 115d 	movw	r1, #349	; 0x15d
 800c04c:	f000 fbc6 	bl	800c7dc <__assert_func>
 800c050:	f100 0514 	add.w	r5, r0, #20
 800c054:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c058:	462b      	mov	r3, r5
 800c05a:	2200      	movs	r2, #0
 800c05c:	4543      	cmp	r3, r8
 800c05e:	d321      	bcc.n	800c0a4 <__multiply+0x98>
 800c060:	f104 0314 	add.w	r3, r4, #20
 800c064:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c068:	f109 0314 	add.w	r3, r9, #20
 800c06c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c070:	9202      	str	r2, [sp, #8]
 800c072:	1b3a      	subs	r2, r7, r4
 800c074:	3a15      	subs	r2, #21
 800c076:	f022 0203 	bic.w	r2, r2, #3
 800c07a:	3204      	adds	r2, #4
 800c07c:	f104 0115 	add.w	r1, r4, #21
 800c080:	428f      	cmp	r7, r1
 800c082:	bf38      	it	cc
 800c084:	2204      	movcc	r2, #4
 800c086:	9201      	str	r2, [sp, #4]
 800c088:	9a02      	ldr	r2, [sp, #8]
 800c08a:	9303      	str	r3, [sp, #12]
 800c08c:	429a      	cmp	r2, r3
 800c08e:	d80c      	bhi.n	800c0aa <__multiply+0x9e>
 800c090:	2e00      	cmp	r6, #0
 800c092:	dd03      	ble.n	800c09c <__multiply+0x90>
 800c094:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d05a      	beq.n	800c152 <__multiply+0x146>
 800c09c:	6106      	str	r6, [r0, #16]
 800c09e:	b005      	add	sp, #20
 800c0a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0a4:	f843 2b04 	str.w	r2, [r3], #4
 800c0a8:	e7d8      	b.n	800c05c <__multiply+0x50>
 800c0aa:	f8b3 a000 	ldrh.w	sl, [r3]
 800c0ae:	f1ba 0f00 	cmp.w	sl, #0
 800c0b2:	d024      	beq.n	800c0fe <__multiply+0xf2>
 800c0b4:	f104 0e14 	add.w	lr, r4, #20
 800c0b8:	46a9      	mov	r9, r5
 800c0ba:	f04f 0c00 	mov.w	ip, #0
 800c0be:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c0c2:	f8d9 1000 	ldr.w	r1, [r9]
 800c0c6:	fa1f fb82 	uxth.w	fp, r2
 800c0ca:	b289      	uxth	r1, r1
 800c0cc:	fb0a 110b 	mla	r1, sl, fp, r1
 800c0d0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c0d4:	f8d9 2000 	ldr.w	r2, [r9]
 800c0d8:	4461      	add	r1, ip
 800c0da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c0de:	fb0a c20b 	mla	r2, sl, fp, ip
 800c0e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c0e6:	b289      	uxth	r1, r1
 800c0e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c0ec:	4577      	cmp	r7, lr
 800c0ee:	f849 1b04 	str.w	r1, [r9], #4
 800c0f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c0f6:	d8e2      	bhi.n	800c0be <__multiply+0xb2>
 800c0f8:	9a01      	ldr	r2, [sp, #4]
 800c0fa:	f845 c002 	str.w	ip, [r5, r2]
 800c0fe:	9a03      	ldr	r2, [sp, #12]
 800c100:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c104:	3304      	adds	r3, #4
 800c106:	f1b9 0f00 	cmp.w	r9, #0
 800c10a:	d020      	beq.n	800c14e <__multiply+0x142>
 800c10c:	6829      	ldr	r1, [r5, #0]
 800c10e:	f104 0c14 	add.w	ip, r4, #20
 800c112:	46ae      	mov	lr, r5
 800c114:	f04f 0a00 	mov.w	sl, #0
 800c118:	f8bc b000 	ldrh.w	fp, [ip]
 800c11c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c120:	fb09 220b 	mla	r2, r9, fp, r2
 800c124:	4492      	add	sl, r2
 800c126:	b289      	uxth	r1, r1
 800c128:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c12c:	f84e 1b04 	str.w	r1, [lr], #4
 800c130:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c134:	f8be 1000 	ldrh.w	r1, [lr]
 800c138:	0c12      	lsrs	r2, r2, #16
 800c13a:	fb09 1102 	mla	r1, r9, r2, r1
 800c13e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c142:	4567      	cmp	r7, ip
 800c144:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c148:	d8e6      	bhi.n	800c118 <__multiply+0x10c>
 800c14a:	9a01      	ldr	r2, [sp, #4]
 800c14c:	50a9      	str	r1, [r5, r2]
 800c14e:	3504      	adds	r5, #4
 800c150:	e79a      	b.n	800c088 <__multiply+0x7c>
 800c152:	3e01      	subs	r6, #1
 800c154:	e79c      	b.n	800c090 <__multiply+0x84>
 800c156:	bf00      	nop
 800c158:	0800df63 	.word	0x0800df63
 800c15c:	0800df74 	.word	0x0800df74

0800c160 <__pow5mult>:
 800c160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c164:	4615      	mov	r5, r2
 800c166:	f012 0203 	ands.w	r2, r2, #3
 800c16a:	4606      	mov	r6, r0
 800c16c:	460f      	mov	r7, r1
 800c16e:	d007      	beq.n	800c180 <__pow5mult+0x20>
 800c170:	4c25      	ldr	r4, [pc, #148]	; (800c208 <__pow5mult+0xa8>)
 800c172:	3a01      	subs	r2, #1
 800c174:	2300      	movs	r3, #0
 800c176:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c17a:	f7ff fe9b 	bl	800beb4 <__multadd>
 800c17e:	4607      	mov	r7, r0
 800c180:	10ad      	asrs	r5, r5, #2
 800c182:	d03d      	beq.n	800c200 <__pow5mult+0xa0>
 800c184:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c186:	b97c      	cbnz	r4, 800c1a8 <__pow5mult+0x48>
 800c188:	2010      	movs	r0, #16
 800c18a:	f7fe fa0f 	bl	800a5ac <malloc>
 800c18e:	4602      	mov	r2, r0
 800c190:	6270      	str	r0, [r6, #36]	; 0x24
 800c192:	b928      	cbnz	r0, 800c1a0 <__pow5mult+0x40>
 800c194:	4b1d      	ldr	r3, [pc, #116]	; (800c20c <__pow5mult+0xac>)
 800c196:	481e      	ldr	r0, [pc, #120]	; (800c210 <__pow5mult+0xb0>)
 800c198:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c19c:	f000 fb1e 	bl	800c7dc <__assert_func>
 800c1a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c1a4:	6004      	str	r4, [r0, #0]
 800c1a6:	60c4      	str	r4, [r0, #12]
 800c1a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c1ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c1b0:	b94c      	cbnz	r4, 800c1c6 <__pow5mult+0x66>
 800c1b2:	f240 2171 	movw	r1, #625	; 0x271
 800c1b6:	4630      	mov	r0, r6
 800c1b8:	f7ff ff12 	bl	800bfe0 <__i2b>
 800c1bc:	2300      	movs	r3, #0
 800c1be:	f8c8 0008 	str.w	r0, [r8, #8]
 800c1c2:	4604      	mov	r4, r0
 800c1c4:	6003      	str	r3, [r0, #0]
 800c1c6:	f04f 0900 	mov.w	r9, #0
 800c1ca:	07eb      	lsls	r3, r5, #31
 800c1cc:	d50a      	bpl.n	800c1e4 <__pow5mult+0x84>
 800c1ce:	4639      	mov	r1, r7
 800c1d0:	4622      	mov	r2, r4
 800c1d2:	4630      	mov	r0, r6
 800c1d4:	f7ff ff1a 	bl	800c00c <__multiply>
 800c1d8:	4639      	mov	r1, r7
 800c1da:	4680      	mov	r8, r0
 800c1dc:	4630      	mov	r0, r6
 800c1de:	f7ff fe47 	bl	800be70 <_Bfree>
 800c1e2:	4647      	mov	r7, r8
 800c1e4:	106d      	asrs	r5, r5, #1
 800c1e6:	d00b      	beq.n	800c200 <__pow5mult+0xa0>
 800c1e8:	6820      	ldr	r0, [r4, #0]
 800c1ea:	b938      	cbnz	r0, 800c1fc <__pow5mult+0x9c>
 800c1ec:	4622      	mov	r2, r4
 800c1ee:	4621      	mov	r1, r4
 800c1f0:	4630      	mov	r0, r6
 800c1f2:	f7ff ff0b 	bl	800c00c <__multiply>
 800c1f6:	6020      	str	r0, [r4, #0]
 800c1f8:	f8c0 9000 	str.w	r9, [r0]
 800c1fc:	4604      	mov	r4, r0
 800c1fe:	e7e4      	b.n	800c1ca <__pow5mult+0x6a>
 800c200:	4638      	mov	r0, r7
 800c202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c206:	bf00      	nop
 800c208:	0800e0c0 	.word	0x0800e0c0
 800c20c:	0800def1 	.word	0x0800def1
 800c210:	0800df74 	.word	0x0800df74

0800c214 <__lshift>:
 800c214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c218:	460c      	mov	r4, r1
 800c21a:	6849      	ldr	r1, [r1, #4]
 800c21c:	6923      	ldr	r3, [r4, #16]
 800c21e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c222:	68a3      	ldr	r3, [r4, #8]
 800c224:	4607      	mov	r7, r0
 800c226:	4691      	mov	r9, r2
 800c228:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c22c:	f108 0601 	add.w	r6, r8, #1
 800c230:	42b3      	cmp	r3, r6
 800c232:	db0b      	blt.n	800c24c <__lshift+0x38>
 800c234:	4638      	mov	r0, r7
 800c236:	f7ff fddb 	bl	800bdf0 <_Balloc>
 800c23a:	4605      	mov	r5, r0
 800c23c:	b948      	cbnz	r0, 800c252 <__lshift+0x3e>
 800c23e:	4602      	mov	r2, r0
 800c240:	4b2a      	ldr	r3, [pc, #168]	; (800c2ec <__lshift+0xd8>)
 800c242:	482b      	ldr	r0, [pc, #172]	; (800c2f0 <__lshift+0xdc>)
 800c244:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c248:	f000 fac8 	bl	800c7dc <__assert_func>
 800c24c:	3101      	adds	r1, #1
 800c24e:	005b      	lsls	r3, r3, #1
 800c250:	e7ee      	b.n	800c230 <__lshift+0x1c>
 800c252:	2300      	movs	r3, #0
 800c254:	f100 0114 	add.w	r1, r0, #20
 800c258:	f100 0210 	add.w	r2, r0, #16
 800c25c:	4618      	mov	r0, r3
 800c25e:	4553      	cmp	r3, sl
 800c260:	db37      	blt.n	800c2d2 <__lshift+0xbe>
 800c262:	6920      	ldr	r0, [r4, #16]
 800c264:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c268:	f104 0314 	add.w	r3, r4, #20
 800c26c:	f019 091f 	ands.w	r9, r9, #31
 800c270:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c274:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c278:	d02f      	beq.n	800c2da <__lshift+0xc6>
 800c27a:	f1c9 0e20 	rsb	lr, r9, #32
 800c27e:	468a      	mov	sl, r1
 800c280:	f04f 0c00 	mov.w	ip, #0
 800c284:	681a      	ldr	r2, [r3, #0]
 800c286:	fa02 f209 	lsl.w	r2, r2, r9
 800c28a:	ea42 020c 	orr.w	r2, r2, ip
 800c28e:	f84a 2b04 	str.w	r2, [sl], #4
 800c292:	f853 2b04 	ldr.w	r2, [r3], #4
 800c296:	4298      	cmp	r0, r3
 800c298:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c29c:	d8f2      	bhi.n	800c284 <__lshift+0x70>
 800c29e:	1b03      	subs	r3, r0, r4
 800c2a0:	3b15      	subs	r3, #21
 800c2a2:	f023 0303 	bic.w	r3, r3, #3
 800c2a6:	3304      	adds	r3, #4
 800c2a8:	f104 0215 	add.w	r2, r4, #21
 800c2ac:	4290      	cmp	r0, r2
 800c2ae:	bf38      	it	cc
 800c2b0:	2304      	movcc	r3, #4
 800c2b2:	f841 c003 	str.w	ip, [r1, r3]
 800c2b6:	f1bc 0f00 	cmp.w	ip, #0
 800c2ba:	d001      	beq.n	800c2c0 <__lshift+0xac>
 800c2bc:	f108 0602 	add.w	r6, r8, #2
 800c2c0:	3e01      	subs	r6, #1
 800c2c2:	4638      	mov	r0, r7
 800c2c4:	612e      	str	r6, [r5, #16]
 800c2c6:	4621      	mov	r1, r4
 800c2c8:	f7ff fdd2 	bl	800be70 <_Bfree>
 800c2cc:	4628      	mov	r0, r5
 800c2ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2d2:	f842 0f04 	str.w	r0, [r2, #4]!
 800c2d6:	3301      	adds	r3, #1
 800c2d8:	e7c1      	b.n	800c25e <__lshift+0x4a>
 800c2da:	3904      	subs	r1, #4
 800c2dc:	f853 2b04 	ldr.w	r2, [r3], #4
 800c2e0:	f841 2f04 	str.w	r2, [r1, #4]!
 800c2e4:	4298      	cmp	r0, r3
 800c2e6:	d8f9      	bhi.n	800c2dc <__lshift+0xc8>
 800c2e8:	e7ea      	b.n	800c2c0 <__lshift+0xac>
 800c2ea:	bf00      	nop
 800c2ec:	0800df63 	.word	0x0800df63
 800c2f0:	0800df74 	.word	0x0800df74

0800c2f4 <__mcmp>:
 800c2f4:	b530      	push	{r4, r5, lr}
 800c2f6:	6902      	ldr	r2, [r0, #16]
 800c2f8:	690c      	ldr	r4, [r1, #16]
 800c2fa:	1b12      	subs	r2, r2, r4
 800c2fc:	d10e      	bne.n	800c31c <__mcmp+0x28>
 800c2fe:	f100 0314 	add.w	r3, r0, #20
 800c302:	3114      	adds	r1, #20
 800c304:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c308:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c30c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c310:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c314:	42a5      	cmp	r5, r4
 800c316:	d003      	beq.n	800c320 <__mcmp+0x2c>
 800c318:	d305      	bcc.n	800c326 <__mcmp+0x32>
 800c31a:	2201      	movs	r2, #1
 800c31c:	4610      	mov	r0, r2
 800c31e:	bd30      	pop	{r4, r5, pc}
 800c320:	4283      	cmp	r3, r0
 800c322:	d3f3      	bcc.n	800c30c <__mcmp+0x18>
 800c324:	e7fa      	b.n	800c31c <__mcmp+0x28>
 800c326:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c32a:	e7f7      	b.n	800c31c <__mcmp+0x28>

0800c32c <__mdiff>:
 800c32c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c330:	460c      	mov	r4, r1
 800c332:	4606      	mov	r6, r0
 800c334:	4611      	mov	r1, r2
 800c336:	4620      	mov	r0, r4
 800c338:	4690      	mov	r8, r2
 800c33a:	f7ff ffdb 	bl	800c2f4 <__mcmp>
 800c33e:	1e05      	subs	r5, r0, #0
 800c340:	d110      	bne.n	800c364 <__mdiff+0x38>
 800c342:	4629      	mov	r1, r5
 800c344:	4630      	mov	r0, r6
 800c346:	f7ff fd53 	bl	800bdf0 <_Balloc>
 800c34a:	b930      	cbnz	r0, 800c35a <__mdiff+0x2e>
 800c34c:	4b3a      	ldr	r3, [pc, #232]	; (800c438 <__mdiff+0x10c>)
 800c34e:	4602      	mov	r2, r0
 800c350:	f240 2132 	movw	r1, #562	; 0x232
 800c354:	4839      	ldr	r0, [pc, #228]	; (800c43c <__mdiff+0x110>)
 800c356:	f000 fa41 	bl	800c7dc <__assert_func>
 800c35a:	2301      	movs	r3, #1
 800c35c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c360:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c364:	bfa4      	itt	ge
 800c366:	4643      	movge	r3, r8
 800c368:	46a0      	movge	r8, r4
 800c36a:	4630      	mov	r0, r6
 800c36c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c370:	bfa6      	itte	ge
 800c372:	461c      	movge	r4, r3
 800c374:	2500      	movge	r5, #0
 800c376:	2501      	movlt	r5, #1
 800c378:	f7ff fd3a 	bl	800bdf0 <_Balloc>
 800c37c:	b920      	cbnz	r0, 800c388 <__mdiff+0x5c>
 800c37e:	4b2e      	ldr	r3, [pc, #184]	; (800c438 <__mdiff+0x10c>)
 800c380:	4602      	mov	r2, r0
 800c382:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c386:	e7e5      	b.n	800c354 <__mdiff+0x28>
 800c388:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c38c:	6926      	ldr	r6, [r4, #16]
 800c38e:	60c5      	str	r5, [r0, #12]
 800c390:	f104 0914 	add.w	r9, r4, #20
 800c394:	f108 0514 	add.w	r5, r8, #20
 800c398:	f100 0e14 	add.w	lr, r0, #20
 800c39c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c3a0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c3a4:	f108 0210 	add.w	r2, r8, #16
 800c3a8:	46f2      	mov	sl, lr
 800c3aa:	2100      	movs	r1, #0
 800c3ac:	f859 3b04 	ldr.w	r3, [r9], #4
 800c3b0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c3b4:	fa1f f883 	uxth.w	r8, r3
 800c3b8:	fa11 f18b 	uxtah	r1, r1, fp
 800c3bc:	0c1b      	lsrs	r3, r3, #16
 800c3be:	eba1 0808 	sub.w	r8, r1, r8
 800c3c2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c3c6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c3ca:	fa1f f888 	uxth.w	r8, r8
 800c3ce:	1419      	asrs	r1, r3, #16
 800c3d0:	454e      	cmp	r6, r9
 800c3d2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c3d6:	f84a 3b04 	str.w	r3, [sl], #4
 800c3da:	d8e7      	bhi.n	800c3ac <__mdiff+0x80>
 800c3dc:	1b33      	subs	r3, r6, r4
 800c3de:	3b15      	subs	r3, #21
 800c3e0:	f023 0303 	bic.w	r3, r3, #3
 800c3e4:	3304      	adds	r3, #4
 800c3e6:	3415      	adds	r4, #21
 800c3e8:	42a6      	cmp	r6, r4
 800c3ea:	bf38      	it	cc
 800c3ec:	2304      	movcc	r3, #4
 800c3ee:	441d      	add	r5, r3
 800c3f0:	4473      	add	r3, lr
 800c3f2:	469e      	mov	lr, r3
 800c3f4:	462e      	mov	r6, r5
 800c3f6:	4566      	cmp	r6, ip
 800c3f8:	d30e      	bcc.n	800c418 <__mdiff+0xec>
 800c3fa:	f10c 0203 	add.w	r2, ip, #3
 800c3fe:	1b52      	subs	r2, r2, r5
 800c400:	f022 0203 	bic.w	r2, r2, #3
 800c404:	3d03      	subs	r5, #3
 800c406:	45ac      	cmp	ip, r5
 800c408:	bf38      	it	cc
 800c40a:	2200      	movcc	r2, #0
 800c40c:	441a      	add	r2, r3
 800c40e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c412:	b17b      	cbz	r3, 800c434 <__mdiff+0x108>
 800c414:	6107      	str	r7, [r0, #16]
 800c416:	e7a3      	b.n	800c360 <__mdiff+0x34>
 800c418:	f856 8b04 	ldr.w	r8, [r6], #4
 800c41c:	fa11 f288 	uxtah	r2, r1, r8
 800c420:	1414      	asrs	r4, r2, #16
 800c422:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c426:	b292      	uxth	r2, r2
 800c428:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c42c:	f84e 2b04 	str.w	r2, [lr], #4
 800c430:	1421      	asrs	r1, r4, #16
 800c432:	e7e0      	b.n	800c3f6 <__mdiff+0xca>
 800c434:	3f01      	subs	r7, #1
 800c436:	e7ea      	b.n	800c40e <__mdiff+0xe2>
 800c438:	0800df63 	.word	0x0800df63
 800c43c:	0800df74 	.word	0x0800df74

0800c440 <__d2b>:
 800c440:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c444:	4689      	mov	r9, r1
 800c446:	2101      	movs	r1, #1
 800c448:	ec57 6b10 	vmov	r6, r7, d0
 800c44c:	4690      	mov	r8, r2
 800c44e:	f7ff fccf 	bl	800bdf0 <_Balloc>
 800c452:	4604      	mov	r4, r0
 800c454:	b930      	cbnz	r0, 800c464 <__d2b+0x24>
 800c456:	4602      	mov	r2, r0
 800c458:	4b25      	ldr	r3, [pc, #148]	; (800c4f0 <__d2b+0xb0>)
 800c45a:	4826      	ldr	r0, [pc, #152]	; (800c4f4 <__d2b+0xb4>)
 800c45c:	f240 310a 	movw	r1, #778	; 0x30a
 800c460:	f000 f9bc 	bl	800c7dc <__assert_func>
 800c464:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c468:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c46c:	bb35      	cbnz	r5, 800c4bc <__d2b+0x7c>
 800c46e:	2e00      	cmp	r6, #0
 800c470:	9301      	str	r3, [sp, #4]
 800c472:	d028      	beq.n	800c4c6 <__d2b+0x86>
 800c474:	4668      	mov	r0, sp
 800c476:	9600      	str	r6, [sp, #0]
 800c478:	f7ff fd82 	bl	800bf80 <__lo0bits>
 800c47c:	9900      	ldr	r1, [sp, #0]
 800c47e:	b300      	cbz	r0, 800c4c2 <__d2b+0x82>
 800c480:	9a01      	ldr	r2, [sp, #4]
 800c482:	f1c0 0320 	rsb	r3, r0, #32
 800c486:	fa02 f303 	lsl.w	r3, r2, r3
 800c48a:	430b      	orrs	r3, r1
 800c48c:	40c2      	lsrs	r2, r0
 800c48e:	6163      	str	r3, [r4, #20]
 800c490:	9201      	str	r2, [sp, #4]
 800c492:	9b01      	ldr	r3, [sp, #4]
 800c494:	61a3      	str	r3, [r4, #24]
 800c496:	2b00      	cmp	r3, #0
 800c498:	bf14      	ite	ne
 800c49a:	2202      	movne	r2, #2
 800c49c:	2201      	moveq	r2, #1
 800c49e:	6122      	str	r2, [r4, #16]
 800c4a0:	b1d5      	cbz	r5, 800c4d8 <__d2b+0x98>
 800c4a2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c4a6:	4405      	add	r5, r0
 800c4a8:	f8c9 5000 	str.w	r5, [r9]
 800c4ac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c4b0:	f8c8 0000 	str.w	r0, [r8]
 800c4b4:	4620      	mov	r0, r4
 800c4b6:	b003      	add	sp, #12
 800c4b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c4bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c4c0:	e7d5      	b.n	800c46e <__d2b+0x2e>
 800c4c2:	6161      	str	r1, [r4, #20]
 800c4c4:	e7e5      	b.n	800c492 <__d2b+0x52>
 800c4c6:	a801      	add	r0, sp, #4
 800c4c8:	f7ff fd5a 	bl	800bf80 <__lo0bits>
 800c4cc:	9b01      	ldr	r3, [sp, #4]
 800c4ce:	6163      	str	r3, [r4, #20]
 800c4d0:	2201      	movs	r2, #1
 800c4d2:	6122      	str	r2, [r4, #16]
 800c4d4:	3020      	adds	r0, #32
 800c4d6:	e7e3      	b.n	800c4a0 <__d2b+0x60>
 800c4d8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c4dc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c4e0:	f8c9 0000 	str.w	r0, [r9]
 800c4e4:	6918      	ldr	r0, [r3, #16]
 800c4e6:	f7ff fd2b 	bl	800bf40 <__hi0bits>
 800c4ea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c4ee:	e7df      	b.n	800c4b0 <__d2b+0x70>
 800c4f0:	0800df63 	.word	0x0800df63
 800c4f4:	0800df74 	.word	0x0800df74

0800c4f8 <_calloc_r>:
 800c4f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c4fa:	fba1 2402 	umull	r2, r4, r1, r2
 800c4fe:	b94c      	cbnz	r4, 800c514 <_calloc_r+0x1c>
 800c500:	4611      	mov	r1, r2
 800c502:	9201      	str	r2, [sp, #4]
 800c504:	f7fe f8ce 	bl	800a6a4 <_malloc_r>
 800c508:	9a01      	ldr	r2, [sp, #4]
 800c50a:	4605      	mov	r5, r0
 800c50c:	b930      	cbnz	r0, 800c51c <_calloc_r+0x24>
 800c50e:	4628      	mov	r0, r5
 800c510:	b003      	add	sp, #12
 800c512:	bd30      	pop	{r4, r5, pc}
 800c514:	220c      	movs	r2, #12
 800c516:	6002      	str	r2, [r0, #0]
 800c518:	2500      	movs	r5, #0
 800c51a:	e7f8      	b.n	800c50e <_calloc_r+0x16>
 800c51c:	4621      	mov	r1, r4
 800c51e:	f7fe f84d 	bl	800a5bc <memset>
 800c522:	e7f4      	b.n	800c50e <_calloc_r+0x16>

0800c524 <__ssputs_r>:
 800c524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c528:	688e      	ldr	r6, [r1, #8]
 800c52a:	429e      	cmp	r6, r3
 800c52c:	4682      	mov	sl, r0
 800c52e:	460c      	mov	r4, r1
 800c530:	4690      	mov	r8, r2
 800c532:	461f      	mov	r7, r3
 800c534:	d838      	bhi.n	800c5a8 <__ssputs_r+0x84>
 800c536:	898a      	ldrh	r2, [r1, #12]
 800c538:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c53c:	d032      	beq.n	800c5a4 <__ssputs_r+0x80>
 800c53e:	6825      	ldr	r5, [r4, #0]
 800c540:	6909      	ldr	r1, [r1, #16]
 800c542:	eba5 0901 	sub.w	r9, r5, r1
 800c546:	6965      	ldr	r5, [r4, #20]
 800c548:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c54c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c550:	3301      	adds	r3, #1
 800c552:	444b      	add	r3, r9
 800c554:	106d      	asrs	r5, r5, #1
 800c556:	429d      	cmp	r5, r3
 800c558:	bf38      	it	cc
 800c55a:	461d      	movcc	r5, r3
 800c55c:	0553      	lsls	r3, r2, #21
 800c55e:	d531      	bpl.n	800c5c4 <__ssputs_r+0xa0>
 800c560:	4629      	mov	r1, r5
 800c562:	f7fe f89f 	bl	800a6a4 <_malloc_r>
 800c566:	4606      	mov	r6, r0
 800c568:	b950      	cbnz	r0, 800c580 <__ssputs_r+0x5c>
 800c56a:	230c      	movs	r3, #12
 800c56c:	f8ca 3000 	str.w	r3, [sl]
 800c570:	89a3      	ldrh	r3, [r4, #12]
 800c572:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c576:	81a3      	strh	r3, [r4, #12]
 800c578:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c57c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c580:	6921      	ldr	r1, [r4, #16]
 800c582:	464a      	mov	r2, r9
 800c584:	f7ff fc1a 	bl	800bdbc <memcpy>
 800c588:	89a3      	ldrh	r3, [r4, #12]
 800c58a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c58e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c592:	81a3      	strh	r3, [r4, #12]
 800c594:	6126      	str	r6, [r4, #16]
 800c596:	6165      	str	r5, [r4, #20]
 800c598:	444e      	add	r6, r9
 800c59a:	eba5 0509 	sub.w	r5, r5, r9
 800c59e:	6026      	str	r6, [r4, #0]
 800c5a0:	60a5      	str	r5, [r4, #8]
 800c5a2:	463e      	mov	r6, r7
 800c5a4:	42be      	cmp	r6, r7
 800c5a6:	d900      	bls.n	800c5aa <__ssputs_r+0x86>
 800c5a8:	463e      	mov	r6, r7
 800c5aa:	6820      	ldr	r0, [r4, #0]
 800c5ac:	4632      	mov	r2, r6
 800c5ae:	4641      	mov	r1, r8
 800c5b0:	f000 f959 	bl	800c866 <memmove>
 800c5b4:	68a3      	ldr	r3, [r4, #8]
 800c5b6:	1b9b      	subs	r3, r3, r6
 800c5b8:	60a3      	str	r3, [r4, #8]
 800c5ba:	6823      	ldr	r3, [r4, #0]
 800c5bc:	4433      	add	r3, r6
 800c5be:	6023      	str	r3, [r4, #0]
 800c5c0:	2000      	movs	r0, #0
 800c5c2:	e7db      	b.n	800c57c <__ssputs_r+0x58>
 800c5c4:	462a      	mov	r2, r5
 800c5c6:	f000 f968 	bl	800c89a <_realloc_r>
 800c5ca:	4606      	mov	r6, r0
 800c5cc:	2800      	cmp	r0, #0
 800c5ce:	d1e1      	bne.n	800c594 <__ssputs_r+0x70>
 800c5d0:	6921      	ldr	r1, [r4, #16]
 800c5d2:	4650      	mov	r0, sl
 800c5d4:	f7fd fffa 	bl	800a5cc <_free_r>
 800c5d8:	e7c7      	b.n	800c56a <__ssputs_r+0x46>
	...

0800c5dc <_svfiprintf_r>:
 800c5dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5e0:	4698      	mov	r8, r3
 800c5e2:	898b      	ldrh	r3, [r1, #12]
 800c5e4:	061b      	lsls	r3, r3, #24
 800c5e6:	b09d      	sub	sp, #116	; 0x74
 800c5e8:	4607      	mov	r7, r0
 800c5ea:	460d      	mov	r5, r1
 800c5ec:	4614      	mov	r4, r2
 800c5ee:	d50e      	bpl.n	800c60e <_svfiprintf_r+0x32>
 800c5f0:	690b      	ldr	r3, [r1, #16]
 800c5f2:	b963      	cbnz	r3, 800c60e <_svfiprintf_r+0x32>
 800c5f4:	2140      	movs	r1, #64	; 0x40
 800c5f6:	f7fe f855 	bl	800a6a4 <_malloc_r>
 800c5fa:	6028      	str	r0, [r5, #0]
 800c5fc:	6128      	str	r0, [r5, #16]
 800c5fe:	b920      	cbnz	r0, 800c60a <_svfiprintf_r+0x2e>
 800c600:	230c      	movs	r3, #12
 800c602:	603b      	str	r3, [r7, #0]
 800c604:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c608:	e0d1      	b.n	800c7ae <_svfiprintf_r+0x1d2>
 800c60a:	2340      	movs	r3, #64	; 0x40
 800c60c:	616b      	str	r3, [r5, #20]
 800c60e:	2300      	movs	r3, #0
 800c610:	9309      	str	r3, [sp, #36]	; 0x24
 800c612:	2320      	movs	r3, #32
 800c614:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c618:	f8cd 800c 	str.w	r8, [sp, #12]
 800c61c:	2330      	movs	r3, #48	; 0x30
 800c61e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c7c8 <_svfiprintf_r+0x1ec>
 800c622:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c626:	f04f 0901 	mov.w	r9, #1
 800c62a:	4623      	mov	r3, r4
 800c62c:	469a      	mov	sl, r3
 800c62e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c632:	b10a      	cbz	r2, 800c638 <_svfiprintf_r+0x5c>
 800c634:	2a25      	cmp	r2, #37	; 0x25
 800c636:	d1f9      	bne.n	800c62c <_svfiprintf_r+0x50>
 800c638:	ebba 0b04 	subs.w	fp, sl, r4
 800c63c:	d00b      	beq.n	800c656 <_svfiprintf_r+0x7a>
 800c63e:	465b      	mov	r3, fp
 800c640:	4622      	mov	r2, r4
 800c642:	4629      	mov	r1, r5
 800c644:	4638      	mov	r0, r7
 800c646:	f7ff ff6d 	bl	800c524 <__ssputs_r>
 800c64a:	3001      	adds	r0, #1
 800c64c:	f000 80aa 	beq.w	800c7a4 <_svfiprintf_r+0x1c8>
 800c650:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c652:	445a      	add	r2, fp
 800c654:	9209      	str	r2, [sp, #36]	; 0x24
 800c656:	f89a 3000 	ldrb.w	r3, [sl]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	f000 80a2 	beq.w	800c7a4 <_svfiprintf_r+0x1c8>
 800c660:	2300      	movs	r3, #0
 800c662:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c666:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c66a:	f10a 0a01 	add.w	sl, sl, #1
 800c66e:	9304      	str	r3, [sp, #16]
 800c670:	9307      	str	r3, [sp, #28]
 800c672:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c676:	931a      	str	r3, [sp, #104]	; 0x68
 800c678:	4654      	mov	r4, sl
 800c67a:	2205      	movs	r2, #5
 800c67c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c680:	4851      	ldr	r0, [pc, #324]	; (800c7c8 <_svfiprintf_r+0x1ec>)
 800c682:	f7f3 fdad 	bl	80001e0 <memchr>
 800c686:	9a04      	ldr	r2, [sp, #16]
 800c688:	b9d8      	cbnz	r0, 800c6c2 <_svfiprintf_r+0xe6>
 800c68a:	06d0      	lsls	r0, r2, #27
 800c68c:	bf44      	itt	mi
 800c68e:	2320      	movmi	r3, #32
 800c690:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c694:	0711      	lsls	r1, r2, #28
 800c696:	bf44      	itt	mi
 800c698:	232b      	movmi	r3, #43	; 0x2b
 800c69a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c69e:	f89a 3000 	ldrb.w	r3, [sl]
 800c6a2:	2b2a      	cmp	r3, #42	; 0x2a
 800c6a4:	d015      	beq.n	800c6d2 <_svfiprintf_r+0xf6>
 800c6a6:	9a07      	ldr	r2, [sp, #28]
 800c6a8:	4654      	mov	r4, sl
 800c6aa:	2000      	movs	r0, #0
 800c6ac:	f04f 0c0a 	mov.w	ip, #10
 800c6b0:	4621      	mov	r1, r4
 800c6b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c6b6:	3b30      	subs	r3, #48	; 0x30
 800c6b8:	2b09      	cmp	r3, #9
 800c6ba:	d94e      	bls.n	800c75a <_svfiprintf_r+0x17e>
 800c6bc:	b1b0      	cbz	r0, 800c6ec <_svfiprintf_r+0x110>
 800c6be:	9207      	str	r2, [sp, #28]
 800c6c0:	e014      	b.n	800c6ec <_svfiprintf_r+0x110>
 800c6c2:	eba0 0308 	sub.w	r3, r0, r8
 800c6c6:	fa09 f303 	lsl.w	r3, r9, r3
 800c6ca:	4313      	orrs	r3, r2
 800c6cc:	9304      	str	r3, [sp, #16]
 800c6ce:	46a2      	mov	sl, r4
 800c6d0:	e7d2      	b.n	800c678 <_svfiprintf_r+0x9c>
 800c6d2:	9b03      	ldr	r3, [sp, #12]
 800c6d4:	1d19      	adds	r1, r3, #4
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	9103      	str	r1, [sp, #12]
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	bfbb      	ittet	lt
 800c6de:	425b      	neglt	r3, r3
 800c6e0:	f042 0202 	orrlt.w	r2, r2, #2
 800c6e4:	9307      	strge	r3, [sp, #28]
 800c6e6:	9307      	strlt	r3, [sp, #28]
 800c6e8:	bfb8      	it	lt
 800c6ea:	9204      	strlt	r2, [sp, #16]
 800c6ec:	7823      	ldrb	r3, [r4, #0]
 800c6ee:	2b2e      	cmp	r3, #46	; 0x2e
 800c6f0:	d10c      	bne.n	800c70c <_svfiprintf_r+0x130>
 800c6f2:	7863      	ldrb	r3, [r4, #1]
 800c6f4:	2b2a      	cmp	r3, #42	; 0x2a
 800c6f6:	d135      	bne.n	800c764 <_svfiprintf_r+0x188>
 800c6f8:	9b03      	ldr	r3, [sp, #12]
 800c6fa:	1d1a      	adds	r2, r3, #4
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	9203      	str	r2, [sp, #12]
 800c700:	2b00      	cmp	r3, #0
 800c702:	bfb8      	it	lt
 800c704:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c708:	3402      	adds	r4, #2
 800c70a:	9305      	str	r3, [sp, #20]
 800c70c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c7d8 <_svfiprintf_r+0x1fc>
 800c710:	7821      	ldrb	r1, [r4, #0]
 800c712:	2203      	movs	r2, #3
 800c714:	4650      	mov	r0, sl
 800c716:	f7f3 fd63 	bl	80001e0 <memchr>
 800c71a:	b140      	cbz	r0, 800c72e <_svfiprintf_r+0x152>
 800c71c:	2340      	movs	r3, #64	; 0x40
 800c71e:	eba0 000a 	sub.w	r0, r0, sl
 800c722:	fa03 f000 	lsl.w	r0, r3, r0
 800c726:	9b04      	ldr	r3, [sp, #16]
 800c728:	4303      	orrs	r3, r0
 800c72a:	3401      	adds	r4, #1
 800c72c:	9304      	str	r3, [sp, #16]
 800c72e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c732:	4826      	ldr	r0, [pc, #152]	; (800c7cc <_svfiprintf_r+0x1f0>)
 800c734:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c738:	2206      	movs	r2, #6
 800c73a:	f7f3 fd51 	bl	80001e0 <memchr>
 800c73e:	2800      	cmp	r0, #0
 800c740:	d038      	beq.n	800c7b4 <_svfiprintf_r+0x1d8>
 800c742:	4b23      	ldr	r3, [pc, #140]	; (800c7d0 <_svfiprintf_r+0x1f4>)
 800c744:	bb1b      	cbnz	r3, 800c78e <_svfiprintf_r+0x1b2>
 800c746:	9b03      	ldr	r3, [sp, #12]
 800c748:	3307      	adds	r3, #7
 800c74a:	f023 0307 	bic.w	r3, r3, #7
 800c74e:	3308      	adds	r3, #8
 800c750:	9303      	str	r3, [sp, #12]
 800c752:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c754:	4433      	add	r3, r6
 800c756:	9309      	str	r3, [sp, #36]	; 0x24
 800c758:	e767      	b.n	800c62a <_svfiprintf_r+0x4e>
 800c75a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c75e:	460c      	mov	r4, r1
 800c760:	2001      	movs	r0, #1
 800c762:	e7a5      	b.n	800c6b0 <_svfiprintf_r+0xd4>
 800c764:	2300      	movs	r3, #0
 800c766:	3401      	adds	r4, #1
 800c768:	9305      	str	r3, [sp, #20]
 800c76a:	4619      	mov	r1, r3
 800c76c:	f04f 0c0a 	mov.w	ip, #10
 800c770:	4620      	mov	r0, r4
 800c772:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c776:	3a30      	subs	r2, #48	; 0x30
 800c778:	2a09      	cmp	r2, #9
 800c77a:	d903      	bls.n	800c784 <_svfiprintf_r+0x1a8>
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d0c5      	beq.n	800c70c <_svfiprintf_r+0x130>
 800c780:	9105      	str	r1, [sp, #20]
 800c782:	e7c3      	b.n	800c70c <_svfiprintf_r+0x130>
 800c784:	fb0c 2101 	mla	r1, ip, r1, r2
 800c788:	4604      	mov	r4, r0
 800c78a:	2301      	movs	r3, #1
 800c78c:	e7f0      	b.n	800c770 <_svfiprintf_r+0x194>
 800c78e:	ab03      	add	r3, sp, #12
 800c790:	9300      	str	r3, [sp, #0]
 800c792:	462a      	mov	r2, r5
 800c794:	4b0f      	ldr	r3, [pc, #60]	; (800c7d4 <_svfiprintf_r+0x1f8>)
 800c796:	a904      	add	r1, sp, #16
 800c798:	4638      	mov	r0, r7
 800c79a:	f7fe f897 	bl	800a8cc <_printf_float>
 800c79e:	1c42      	adds	r2, r0, #1
 800c7a0:	4606      	mov	r6, r0
 800c7a2:	d1d6      	bne.n	800c752 <_svfiprintf_r+0x176>
 800c7a4:	89ab      	ldrh	r3, [r5, #12]
 800c7a6:	065b      	lsls	r3, r3, #25
 800c7a8:	f53f af2c 	bmi.w	800c604 <_svfiprintf_r+0x28>
 800c7ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c7ae:	b01d      	add	sp, #116	; 0x74
 800c7b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7b4:	ab03      	add	r3, sp, #12
 800c7b6:	9300      	str	r3, [sp, #0]
 800c7b8:	462a      	mov	r2, r5
 800c7ba:	4b06      	ldr	r3, [pc, #24]	; (800c7d4 <_svfiprintf_r+0x1f8>)
 800c7bc:	a904      	add	r1, sp, #16
 800c7be:	4638      	mov	r0, r7
 800c7c0:	f7fe fb28 	bl	800ae14 <_printf_i>
 800c7c4:	e7eb      	b.n	800c79e <_svfiprintf_r+0x1c2>
 800c7c6:	bf00      	nop
 800c7c8:	0800e0cc 	.word	0x0800e0cc
 800c7cc:	0800e0d6 	.word	0x0800e0d6
 800c7d0:	0800a8cd 	.word	0x0800a8cd
 800c7d4:	0800c525 	.word	0x0800c525
 800c7d8:	0800e0d2 	.word	0x0800e0d2

0800c7dc <__assert_func>:
 800c7dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c7de:	4614      	mov	r4, r2
 800c7e0:	461a      	mov	r2, r3
 800c7e2:	4b09      	ldr	r3, [pc, #36]	; (800c808 <__assert_func+0x2c>)
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	4605      	mov	r5, r0
 800c7e8:	68d8      	ldr	r0, [r3, #12]
 800c7ea:	b14c      	cbz	r4, 800c800 <__assert_func+0x24>
 800c7ec:	4b07      	ldr	r3, [pc, #28]	; (800c80c <__assert_func+0x30>)
 800c7ee:	9100      	str	r1, [sp, #0]
 800c7f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c7f4:	4906      	ldr	r1, [pc, #24]	; (800c810 <__assert_func+0x34>)
 800c7f6:	462b      	mov	r3, r5
 800c7f8:	f000 f80e 	bl	800c818 <fiprintf>
 800c7fc:	f000 faa4 	bl	800cd48 <abort>
 800c800:	4b04      	ldr	r3, [pc, #16]	; (800c814 <__assert_func+0x38>)
 800c802:	461c      	mov	r4, r3
 800c804:	e7f3      	b.n	800c7ee <__assert_func+0x12>
 800c806:	bf00      	nop
 800c808:	2000001c 	.word	0x2000001c
 800c80c:	0800e0dd 	.word	0x0800e0dd
 800c810:	0800e0ea 	.word	0x0800e0ea
 800c814:	0800e118 	.word	0x0800e118

0800c818 <fiprintf>:
 800c818:	b40e      	push	{r1, r2, r3}
 800c81a:	b503      	push	{r0, r1, lr}
 800c81c:	4601      	mov	r1, r0
 800c81e:	ab03      	add	r3, sp, #12
 800c820:	4805      	ldr	r0, [pc, #20]	; (800c838 <fiprintf+0x20>)
 800c822:	f853 2b04 	ldr.w	r2, [r3], #4
 800c826:	6800      	ldr	r0, [r0, #0]
 800c828:	9301      	str	r3, [sp, #4]
 800c82a:	f000 f88f 	bl	800c94c <_vfiprintf_r>
 800c82e:	b002      	add	sp, #8
 800c830:	f85d eb04 	ldr.w	lr, [sp], #4
 800c834:	b003      	add	sp, #12
 800c836:	4770      	bx	lr
 800c838:	2000001c 	.word	0x2000001c

0800c83c <__retarget_lock_init_recursive>:
 800c83c:	4770      	bx	lr

0800c83e <__retarget_lock_acquire_recursive>:
 800c83e:	4770      	bx	lr

0800c840 <__retarget_lock_release_recursive>:
 800c840:	4770      	bx	lr

0800c842 <__ascii_mbtowc>:
 800c842:	b082      	sub	sp, #8
 800c844:	b901      	cbnz	r1, 800c848 <__ascii_mbtowc+0x6>
 800c846:	a901      	add	r1, sp, #4
 800c848:	b142      	cbz	r2, 800c85c <__ascii_mbtowc+0x1a>
 800c84a:	b14b      	cbz	r3, 800c860 <__ascii_mbtowc+0x1e>
 800c84c:	7813      	ldrb	r3, [r2, #0]
 800c84e:	600b      	str	r3, [r1, #0]
 800c850:	7812      	ldrb	r2, [r2, #0]
 800c852:	1e10      	subs	r0, r2, #0
 800c854:	bf18      	it	ne
 800c856:	2001      	movne	r0, #1
 800c858:	b002      	add	sp, #8
 800c85a:	4770      	bx	lr
 800c85c:	4610      	mov	r0, r2
 800c85e:	e7fb      	b.n	800c858 <__ascii_mbtowc+0x16>
 800c860:	f06f 0001 	mvn.w	r0, #1
 800c864:	e7f8      	b.n	800c858 <__ascii_mbtowc+0x16>

0800c866 <memmove>:
 800c866:	4288      	cmp	r0, r1
 800c868:	b510      	push	{r4, lr}
 800c86a:	eb01 0402 	add.w	r4, r1, r2
 800c86e:	d902      	bls.n	800c876 <memmove+0x10>
 800c870:	4284      	cmp	r4, r0
 800c872:	4623      	mov	r3, r4
 800c874:	d807      	bhi.n	800c886 <memmove+0x20>
 800c876:	1e43      	subs	r3, r0, #1
 800c878:	42a1      	cmp	r1, r4
 800c87a:	d008      	beq.n	800c88e <memmove+0x28>
 800c87c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c880:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c884:	e7f8      	b.n	800c878 <memmove+0x12>
 800c886:	4402      	add	r2, r0
 800c888:	4601      	mov	r1, r0
 800c88a:	428a      	cmp	r2, r1
 800c88c:	d100      	bne.n	800c890 <memmove+0x2a>
 800c88e:	bd10      	pop	{r4, pc}
 800c890:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c894:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c898:	e7f7      	b.n	800c88a <memmove+0x24>

0800c89a <_realloc_r>:
 800c89a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c89e:	4680      	mov	r8, r0
 800c8a0:	4614      	mov	r4, r2
 800c8a2:	460e      	mov	r6, r1
 800c8a4:	b921      	cbnz	r1, 800c8b0 <_realloc_r+0x16>
 800c8a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8aa:	4611      	mov	r1, r2
 800c8ac:	f7fd befa 	b.w	800a6a4 <_malloc_r>
 800c8b0:	b92a      	cbnz	r2, 800c8be <_realloc_r+0x24>
 800c8b2:	f7fd fe8b 	bl	800a5cc <_free_r>
 800c8b6:	4625      	mov	r5, r4
 800c8b8:	4628      	mov	r0, r5
 800c8ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8be:	f000 fc67 	bl	800d190 <_malloc_usable_size_r>
 800c8c2:	4284      	cmp	r4, r0
 800c8c4:	4607      	mov	r7, r0
 800c8c6:	d802      	bhi.n	800c8ce <_realloc_r+0x34>
 800c8c8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c8cc:	d812      	bhi.n	800c8f4 <_realloc_r+0x5a>
 800c8ce:	4621      	mov	r1, r4
 800c8d0:	4640      	mov	r0, r8
 800c8d2:	f7fd fee7 	bl	800a6a4 <_malloc_r>
 800c8d6:	4605      	mov	r5, r0
 800c8d8:	2800      	cmp	r0, #0
 800c8da:	d0ed      	beq.n	800c8b8 <_realloc_r+0x1e>
 800c8dc:	42bc      	cmp	r4, r7
 800c8de:	4622      	mov	r2, r4
 800c8e0:	4631      	mov	r1, r6
 800c8e2:	bf28      	it	cs
 800c8e4:	463a      	movcs	r2, r7
 800c8e6:	f7ff fa69 	bl	800bdbc <memcpy>
 800c8ea:	4631      	mov	r1, r6
 800c8ec:	4640      	mov	r0, r8
 800c8ee:	f7fd fe6d 	bl	800a5cc <_free_r>
 800c8f2:	e7e1      	b.n	800c8b8 <_realloc_r+0x1e>
 800c8f4:	4635      	mov	r5, r6
 800c8f6:	e7df      	b.n	800c8b8 <_realloc_r+0x1e>

0800c8f8 <__sfputc_r>:
 800c8f8:	6893      	ldr	r3, [r2, #8]
 800c8fa:	3b01      	subs	r3, #1
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	b410      	push	{r4}
 800c900:	6093      	str	r3, [r2, #8]
 800c902:	da08      	bge.n	800c916 <__sfputc_r+0x1e>
 800c904:	6994      	ldr	r4, [r2, #24]
 800c906:	42a3      	cmp	r3, r4
 800c908:	db01      	blt.n	800c90e <__sfputc_r+0x16>
 800c90a:	290a      	cmp	r1, #10
 800c90c:	d103      	bne.n	800c916 <__sfputc_r+0x1e>
 800c90e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c912:	f000 b94b 	b.w	800cbac <__swbuf_r>
 800c916:	6813      	ldr	r3, [r2, #0]
 800c918:	1c58      	adds	r0, r3, #1
 800c91a:	6010      	str	r0, [r2, #0]
 800c91c:	7019      	strb	r1, [r3, #0]
 800c91e:	4608      	mov	r0, r1
 800c920:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c924:	4770      	bx	lr

0800c926 <__sfputs_r>:
 800c926:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c928:	4606      	mov	r6, r0
 800c92a:	460f      	mov	r7, r1
 800c92c:	4614      	mov	r4, r2
 800c92e:	18d5      	adds	r5, r2, r3
 800c930:	42ac      	cmp	r4, r5
 800c932:	d101      	bne.n	800c938 <__sfputs_r+0x12>
 800c934:	2000      	movs	r0, #0
 800c936:	e007      	b.n	800c948 <__sfputs_r+0x22>
 800c938:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c93c:	463a      	mov	r2, r7
 800c93e:	4630      	mov	r0, r6
 800c940:	f7ff ffda 	bl	800c8f8 <__sfputc_r>
 800c944:	1c43      	adds	r3, r0, #1
 800c946:	d1f3      	bne.n	800c930 <__sfputs_r+0xa>
 800c948:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c94c <_vfiprintf_r>:
 800c94c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c950:	460d      	mov	r5, r1
 800c952:	b09d      	sub	sp, #116	; 0x74
 800c954:	4614      	mov	r4, r2
 800c956:	4698      	mov	r8, r3
 800c958:	4606      	mov	r6, r0
 800c95a:	b118      	cbz	r0, 800c964 <_vfiprintf_r+0x18>
 800c95c:	6983      	ldr	r3, [r0, #24]
 800c95e:	b90b      	cbnz	r3, 800c964 <_vfiprintf_r+0x18>
 800c960:	f000 fb14 	bl	800cf8c <__sinit>
 800c964:	4b89      	ldr	r3, [pc, #548]	; (800cb8c <_vfiprintf_r+0x240>)
 800c966:	429d      	cmp	r5, r3
 800c968:	d11b      	bne.n	800c9a2 <_vfiprintf_r+0x56>
 800c96a:	6875      	ldr	r5, [r6, #4]
 800c96c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c96e:	07d9      	lsls	r1, r3, #31
 800c970:	d405      	bmi.n	800c97e <_vfiprintf_r+0x32>
 800c972:	89ab      	ldrh	r3, [r5, #12]
 800c974:	059a      	lsls	r2, r3, #22
 800c976:	d402      	bmi.n	800c97e <_vfiprintf_r+0x32>
 800c978:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c97a:	f7ff ff60 	bl	800c83e <__retarget_lock_acquire_recursive>
 800c97e:	89ab      	ldrh	r3, [r5, #12]
 800c980:	071b      	lsls	r3, r3, #28
 800c982:	d501      	bpl.n	800c988 <_vfiprintf_r+0x3c>
 800c984:	692b      	ldr	r3, [r5, #16]
 800c986:	b9eb      	cbnz	r3, 800c9c4 <_vfiprintf_r+0x78>
 800c988:	4629      	mov	r1, r5
 800c98a:	4630      	mov	r0, r6
 800c98c:	f000 f96e 	bl	800cc6c <__swsetup_r>
 800c990:	b1c0      	cbz	r0, 800c9c4 <_vfiprintf_r+0x78>
 800c992:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c994:	07dc      	lsls	r4, r3, #31
 800c996:	d50e      	bpl.n	800c9b6 <_vfiprintf_r+0x6a>
 800c998:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c99c:	b01d      	add	sp, #116	; 0x74
 800c99e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9a2:	4b7b      	ldr	r3, [pc, #492]	; (800cb90 <_vfiprintf_r+0x244>)
 800c9a4:	429d      	cmp	r5, r3
 800c9a6:	d101      	bne.n	800c9ac <_vfiprintf_r+0x60>
 800c9a8:	68b5      	ldr	r5, [r6, #8]
 800c9aa:	e7df      	b.n	800c96c <_vfiprintf_r+0x20>
 800c9ac:	4b79      	ldr	r3, [pc, #484]	; (800cb94 <_vfiprintf_r+0x248>)
 800c9ae:	429d      	cmp	r5, r3
 800c9b0:	bf08      	it	eq
 800c9b2:	68f5      	ldreq	r5, [r6, #12]
 800c9b4:	e7da      	b.n	800c96c <_vfiprintf_r+0x20>
 800c9b6:	89ab      	ldrh	r3, [r5, #12]
 800c9b8:	0598      	lsls	r0, r3, #22
 800c9ba:	d4ed      	bmi.n	800c998 <_vfiprintf_r+0x4c>
 800c9bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c9be:	f7ff ff3f 	bl	800c840 <__retarget_lock_release_recursive>
 800c9c2:	e7e9      	b.n	800c998 <_vfiprintf_r+0x4c>
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	9309      	str	r3, [sp, #36]	; 0x24
 800c9c8:	2320      	movs	r3, #32
 800c9ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c9ce:	f8cd 800c 	str.w	r8, [sp, #12]
 800c9d2:	2330      	movs	r3, #48	; 0x30
 800c9d4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cb98 <_vfiprintf_r+0x24c>
 800c9d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c9dc:	f04f 0901 	mov.w	r9, #1
 800c9e0:	4623      	mov	r3, r4
 800c9e2:	469a      	mov	sl, r3
 800c9e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c9e8:	b10a      	cbz	r2, 800c9ee <_vfiprintf_r+0xa2>
 800c9ea:	2a25      	cmp	r2, #37	; 0x25
 800c9ec:	d1f9      	bne.n	800c9e2 <_vfiprintf_r+0x96>
 800c9ee:	ebba 0b04 	subs.w	fp, sl, r4
 800c9f2:	d00b      	beq.n	800ca0c <_vfiprintf_r+0xc0>
 800c9f4:	465b      	mov	r3, fp
 800c9f6:	4622      	mov	r2, r4
 800c9f8:	4629      	mov	r1, r5
 800c9fa:	4630      	mov	r0, r6
 800c9fc:	f7ff ff93 	bl	800c926 <__sfputs_r>
 800ca00:	3001      	adds	r0, #1
 800ca02:	f000 80aa 	beq.w	800cb5a <_vfiprintf_r+0x20e>
 800ca06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ca08:	445a      	add	r2, fp
 800ca0a:	9209      	str	r2, [sp, #36]	; 0x24
 800ca0c:	f89a 3000 	ldrb.w	r3, [sl]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	f000 80a2 	beq.w	800cb5a <_vfiprintf_r+0x20e>
 800ca16:	2300      	movs	r3, #0
 800ca18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ca1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ca20:	f10a 0a01 	add.w	sl, sl, #1
 800ca24:	9304      	str	r3, [sp, #16]
 800ca26:	9307      	str	r3, [sp, #28]
 800ca28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ca2c:	931a      	str	r3, [sp, #104]	; 0x68
 800ca2e:	4654      	mov	r4, sl
 800ca30:	2205      	movs	r2, #5
 800ca32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca36:	4858      	ldr	r0, [pc, #352]	; (800cb98 <_vfiprintf_r+0x24c>)
 800ca38:	f7f3 fbd2 	bl	80001e0 <memchr>
 800ca3c:	9a04      	ldr	r2, [sp, #16]
 800ca3e:	b9d8      	cbnz	r0, 800ca78 <_vfiprintf_r+0x12c>
 800ca40:	06d1      	lsls	r1, r2, #27
 800ca42:	bf44      	itt	mi
 800ca44:	2320      	movmi	r3, #32
 800ca46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ca4a:	0713      	lsls	r3, r2, #28
 800ca4c:	bf44      	itt	mi
 800ca4e:	232b      	movmi	r3, #43	; 0x2b
 800ca50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ca54:	f89a 3000 	ldrb.w	r3, [sl]
 800ca58:	2b2a      	cmp	r3, #42	; 0x2a
 800ca5a:	d015      	beq.n	800ca88 <_vfiprintf_r+0x13c>
 800ca5c:	9a07      	ldr	r2, [sp, #28]
 800ca5e:	4654      	mov	r4, sl
 800ca60:	2000      	movs	r0, #0
 800ca62:	f04f 0c0a 	mov.w	ip, #10
 800ca66:	4621      	mov	r1, r4
 800ca68:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ca6c:	3b30      	subs	r3, #48	; 0x30
 800ca6e:	2b09      	cmp	r3, #9
 800ca70:	d94e      	bls.n	800cb10 <_vfiprintf_r+0x1c4>
 800ca72:	b1b0      	cbz	r0, 800caa2 <_vfiprintf_r+0x156>
 800ca74:	9207      	str	r2, [sp, #28]
 800ca76:	e014      	b.n	800caa2 <_vfiprintf_r+0x156>
 800ca78:	eba0 0308 	sub.w	r3, r0, r8
 800ca7c:	fa09 f303 	lsl.w	r3, r9, r3
 800ca80:	4313      	orrs	r3, r2
 800ca82:	9304      	str	r3, [sp, #16]
 800ca84:	46a2      	mov	sl, r4
 800ca86:	e7d2      	b.n	800ca2e <_vfiprintf_r+0xe2>
 800ca88:	9b03      	ldr	r3, [sp, #12]
 800ca8a:	1d19      	adds	r1, r3, #4
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	9103      	str	r1, [sp, #12]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	bfbb      	ittet	lt
 800ca94:	425b      	neglt	r3, r3
 800ca96:	f042 0202 	orrlt.w	r2, r2, #2
 800ca9a:	9307      	strge	r3, [sp, #28]
 800ca9c:	9307      	strlt	r3, [sp, #28]
 800ca9e:	bfb8      	it	lt
 800caa0:	9204      	strlt	r2, [sp, #16]
 800caa2:	7823      	ldrb	r3, [r4, #0]
 800caa4:	2b2e      	cmp	r3, #46	; 0x2e
 800caa6:	d10c      	bne.n	800cac2 <_vfiprintf_r+0x176>
 800caa8:	7863      	ldrb	r3, [r4, #1]
 800caaa:	2b2a      	cmp	r3, #42	; 0x2a
 800caac:	d135      	bne.n	800cb1a <_vfiprintf_r+0x1ce>
 800caae:	9b03      	ldr	r3, [sp, #12]
 800cab0:	1d1a      	adds	r2, r3, #4
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	9203      	str	r2, [sp, #12]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	bfb8      	it	lt
 800caba:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800cabe:	3402      	adds	r4, #2
 800cac0:	9305      	str	r3, [sp, #20]
 800cac2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cba8 <_vfiprintf_r+0x25c>
 800cac6:	7821      	ldrb	r1, [r4, #0]
 800cac8:	2203      	movs	r2, #3
 800caca:	4650      	mov	r0, sl
 800cacc:	f7f3 fb88 	bl	80001e0 <memchr>
 800cad0:	b140      	cbz	r0, 800cae4 <_vfiprintf_r+0x198>
 800cad2:	2340      	movs	r3, #64	; 0x40
 800cad4:	eba0 000a 	sub.w	r0, r0, sl
 800cad8:	fa03 f000 	lsl.w	r0, r3, r0
 800cadc:	9b04      	ldr	r3, [sp, #16]
 800cade:	4303      	orrs	r3, r0
 800cae0:	3401      	adds	r4, #1
 800cae2:	9304      	str	r3, [sp, #16]
 800cae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cae8:	482c      	ldr	r0, [pc, #176]	; (800cb9c <_vfiprintf_r+0x250>)
 800caea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800caee:	2206      	movs	r2, #6
 800caf0:	f7f3 fb76 	bl	80001e0 <memchr>
 800caf4:	2800      	cmp	r0, #0
 800caf6:	d03f      	beq.n	800cb78 <_vfiprintf_r+0x22c>
 800caf8:	4b29      	ldr	r3, [pc, #164]	; (800cba0 <_vfiprintf_r+0x254>)
 800cafa:	bb1b      	cbnz	r3, 800cb44 <_vfiprintf_r+0x1f8>
 800cafc:	9b03      	ldr	r3, [sp, #12]
 800cafe:	3307      	adds	r3, #7
 800cb00:	f023 0307 	bic.w	r3, r3, #7
 800cb04:	3308      	adds	r3, #8
 800cb06:	9303      	str	r3, [sp, #12]
 800cb08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb0a:	443b      	add	r3, r7
 800cb0c:	9309      	str	r3, [sp, #36]	; 0x24
 800cb0e:	e767      	b.n	800c9e0 <_vfiprintf_r+0x94>
 800cb10:	fb0c 3202 	mla	r2, ip, r2, r3
 800cb14:	460c      	mov	r4, r1
 800cb16:	2001      	movs	r0, #1
 800cb18:	e7a5      	b.n	800ca66 <_vfiprintf_r+0x11a>
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	3401      	adds	r4, #1
 800cb1e:	9305      	str	r3, [sp, #20]
 800cb20:	4619      	mov	r1, r3
 800cb22:	f04f 0c0a 	mov.w	ip, #10
 800cb26:	4620      	mov	r0, r4
 800cb28:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cb2c:	3a30      	subs	r2, #48	; 0x30
 800cb2e:	2a09      	cmp	r2, #9
 800cb30:	d903      	bls.n	800cb3a <_vfiprintf_r+0x1ee>
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d0c5      	beq.n	800cac2 <_vfiprintf_r+0x176>
 800cb36:	9105      	str	r1, [sp, #20]
 800cb38:	e7c3      	b.n	800cac2 <_vfiprintf_r+0x176>
 800cb3a:	fb0c 2101 	mla	r1, ip, r1, r2
 800cb3e:	4604      	mov	r4, r0
 800cb40:	2301      	movs	r3, #1
 800cb42:	e7f0      	b.n	800cb26 <_vfiprintf_r+0x1da>
 800cb44:	ab03      	add	r3, sp, #12
 800cb46:	9300      	str	r3, [sp, #0]
 800cb48:	462a      	mov	r2, r5
 800cb4a:	4b16      	ldr	r3, [pc, #88]	; (800cba4 <_vfiprintf_r+0x258>)
 800cb4c:	a904      	add	r1, sp, #16
 800cb4e:	4630      	mov	r0, r6
 800cb50:	f7fd febc 	bl	800a8cc <_printf_float>
 800cb54:	4607      	mov	r7, r0
 800cb56:	1c78      	adds	r0, r7, #1
 800cb58:	d1d6      	bne.n	800cb08 <_vfiprintf_r+0x1bc>
 800cb5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cb5c:	07d9      	lsls	r1, r3, #31
 800cb5e:	d405      	bmi.n	800cb6c <_vfiprintf_r+0x220>
 800cb60:	89ab      	ldrh	r3, [r5, #12]
 800cb62:	059a      	lsls	r2, r3, #22
 800cb64:	d402      	bmi.n	800cb6c <_vfiprintf_r+0x220>
 800cb66:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb68:	f7ff fe6a 	bl	800c840 <__retarget_lock_release_recursive>
 800cb6c:	89ab      	ldrh	r3, [r5, #12]
 800cb6e:	065b      	lsls	r3, r3, #25
 800cb70:	f53f af12 	bmi.w	800c998 <_vfiprintf_r+0x4c>
 800cb74:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cb76:	e711      	b.n	800c99c <_vfiprintf_r+0x50>
 800cb78:	ab03      	add	r3, sp, #12
 800cb7a:	9300      	str	r3, [sp, #0]
 800cb7c:	462a      	mov	r2, r5
 800cb7e:	4b09      	ldr	r3, [pc, #36]	; (800cba4 <_vfiprintf_r+0x258>)
 800cb80:	a904      	add	r1, sp, #16
 800cb82:	4630      	mov	r0, r6
 800cb84:	f7fe f946 	bl	800ae14 <_printf_i>
 800cb88:	e7e4      	b.n	800cb54 <_vfiprintf_r+0x208>
 800cb8a:	bf00      	nop
 800cb8c:	0800e244 	.word	0x0800e244
 800cb90:	0800e264 	.word	0x0800e264
 800cb94:	0800e224 	.word	0x0800e224
 800cb98:	0800e0cc 	.word	0x0800e0cc
 800cb9c:	0800e0d6 	.word	0x0800e0d6
 800cba0:	0800a8cd 	.word	0x0800a8cd
 800cba4:	0800c927 	.word	0x0800c927
 800cba8:	0800e0d2 	.word	0x0800e0d2

0800cbac <__swbuf_r>:
 800cbac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbae:	460e      	mov	r6, r1
 800cbb0:	4614      	mov	r4, r2
 800cbb2:	4605      	mov	r5, r0
 800cbb4:	b118      	cbz	r0, 800cbbe <__swbuf_r+0x12>
 800cbb6:	6983      	ldr	r3, [r0, #24]
 800cbb8:	b90b      	cbnz	r3, 800cbbe <__swbuf_r+0x12>
 800cbba:	f000 f9e7 	bl	800cf8c <__sinit>
 800cbbe:	4b21      	ldr	r3, [pc, #132]	; (800cc44 <__swbuf_r+0x98>)
 800cbc0:	429c      	cmp	r4, r3
 800cbc2:	d12b      	bne.n	800cc1c <__swbuf_r+0x70>
 800cbc4:	686c      	ldr	r4, [r5, #4]
 800cbc6:	69a3      	ldr	r3, [r4, #24]
 800cbc8:	60a3      	str	r3, [r4, #8]
 800cbca:	89a3      	ldrh	r3, [r4, #12]
 800cbcc:	071a      	lsls	r2, r3, #28
 800cbce:	d52f      	bpl.n	800cc30 <__swbuf_r+0x84>
 800cbd0:	6923      	ldr	r3, [r4, #16]
 800cbd2:	b36b      	cbz	r3, 800cc30 <__swbuf_r+0x84>
 800cbd4:	6923      	ldr	r3, [r4, #16]
 800cbd6:	6820      	ldr	r0, [r4, #0]
 800cbd8:	1ac0      	subs	r0, r0, r3
 800cbda:	6963      	ldr	r3, [r4, #20]
 800cbdc:	b2f6      	uxtb	r6, r6
 800cbde:	4283      	cmp	r3, r0
 800cbe0:	4637      	mov	r7, r6
 800cbe2:	dc04      	bgt.n	800cbee <__swbuf_r+0x42>
 800cbe4:	4621      	mov	r1, r4
 800cbe6:	4628      	mov	r0, r5
 800cbe8:	f000 f93c 	bl	800ce64 <_fflush_r>
 800cbec:	bb30      	cbnz	r0, 800cc3c <__swbuf_r+0x90>
 800cbee:	68a3      	ldr	r3, [r4, #8]
 800cbf0:	3b01      	subs	r3, #1
 800cbf2:	60a3      	str	r3, [r4, #8]
 800cbf4:	6823      	ldr	r3, [r4, #0]
 800cbf6:	1c5a      	adds	r2, r3, #1
 800cbf8:	6022      	str	r2, [r4, #0]
 800cbfa:	701e      	strb	r6, [r3, #0]
 800cbfc:	6963      	ldr	r3, [r4, #20]
 800cbfe:	3001      	adds	r0, #1
 800cc00:	4283      	cmp	r3, r0
 800cc02:	d004      	beq.n	800cc0e <__swbuf_r+0x62>
 800cc04:	89a3      	ldrh	r3, [r4, #12]
 800cc06:	07db      	lsls	r3, r3, #31
 800cc08:	d506      	bpl.n	800cc18 <__swbuf_r+0x6c>
 800cc0a:	2e0a      	cmp	r6, #10
 800cc0c:	d104      	bne.n	800cc18 <__swbuf_r+0x6c>
 800cc0e:	4621      	mov	r1, r4
 800cc10:	4628      	mov	r0, r5
 800cc12:	f000 f927 	bl	800ce64 <_fflush_r>
 800cc16:	b988      	cbnz	r0, 800cc3c <__swbuf_r+0x90>
 800cc18:	4638      	mov	r0, r7
 800cc1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc1c:	4b0a      	ldr	r3, [pc, #40]	; (800cc48 <__swbuf_r+0x9c>)
 800cc1e:	429c      	cmp	r4, r3
 800cc20:	d101      	bne.n	800cc26 <__swbuf_r+0x7a>
 800cc22:	68ac      	ldr	r4, [r5, #8]
 800cc24:	e7cf      	b.n	800cbc6 <__swbuf_r+0x1a>
 800cc26:	4b09      	ldr	r3, [pc, #36]	; (800cc4c <__swbuf_r+0xa0>)
 800cc28:	429c      	cmp	r4, r3
 800cc2a:	bf08      	it	eq
 800cc2c:	68ec      	ldreq	r4, [r5, #12]
 800cc2e:	e7ca      	b.n	800cbc6 <__swbuf_r+0x1a>
 800cc30:	4621      	mov	r1, r4
 800cc32:	4628      	mov	r0, r5
 800cc34:	f000 f81a 	bl	800cc6c <__swsetup_r>
 800cc38:	2800      	cmp	r0, #0
 800cc3a:	d0cb      	beq.n	800cbd4 <__swbuf_r+0x28>
 800cc3c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800cc40:	e7ea      	b.n	800cc18 <__swbuf_r+0x6c>
 800cc42:	bf00      	nop
 800cc44:	0800e244 	.word	0x0800e244
 800cc48:	0800e264 	.word	0x0800e264
 800cc4c:	0800e224 	.word	0x0800e224

0800cc50 <__ascii_wctomb>:
 800cc50:	b149      	cbz	r1, 800cc66 <__ascii_wctomb+0x16>
 800cc52:	2aff      	cmp	r2, #255	; 0xff
 800cc54:	bf85      	ittet	hi
 800cc56:	238a      	movhi	r3, #138	; 0x8a
 800cc58:	6003      	strhi	r3, [r0, #0]
 800cc5a:	700a      	strbls	r2, [r1, #0]
 800cc5c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800cc60:	bf98      	it	ls
 800cc62:	2001      	movls	r0, #1
 800cc64:	4770      	bx	lr
 800cc66:	4608      	mov	r0, r1
 800cc68:	4770      	bx	lr
	...

0800cc6c <__swsetup_r>:
 800cc6c:	4b32      	ldr	r3, [pc, #200]	; (800cd38 <__swsetup_r+0xcc>)
 800cc6e:	b570      	push	{r4, r5, r6, lr}
 800cc70:	681d      	ldr	r5, [r3, #0]
 800cc72:	4606      	mov	r6, r0
 800cc74:	460c      	mov	r4, r1
 800cc76:	b125      	cbz	r5, 800cc82 <__swsetup_r+0x16>
 800cc78:	69ab      	ldr	r3, [r5, #24]
 800cc7a:	b913      	cbnz	r3, 800cc82 <__swsetup_r+0x16>
 800cc7c:	4628      	mov	r0, r5
 800cc7e:	f000 f985 	bl	800cf8c <__sinit>
 800cc82:	4b2e      	ldr	r3, [pc, #184]	; (800cd3c <__swsetup_r+0xd0>)
 800cc84:	429c      	cmp	r4, r3
 800cc86:	d10f      	bne.n	800cca8 <__swsetup_r+0x3c>
 800cc88:	686c      	ldr	r4, [r5, #4]
 800cc8a:	89a3      	ldrh	r3, [r4, #12]
 800cc8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cc90:	0719      	lsls	r1, r3, #28
 800cc92:	d42c      	bmi.n	800ccee <__swsetup_r+0x82>
 800cc94:	06dd      	lsls	r5, r3, #27
 800cc96:	d411      	bmi.n	800ccbc <__swsetup_r+0x50>
 800cc98:	2309      	movs	r3, #9
 800cc9a:	6033      	str	r3, [r6, #0]
 800cc9c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cca0:	81a3      	strh	r3, [r4, #12]
 800cca2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cca6:	e03e      	b.n	800cd26 <__swsetup_r+0xba>
 800cca8:	4b25      	ldr	r3, [pc, #148]	; (800cd40 <__swsetup_r+0xd4>)
 800ccaa:	429c      	cmp	r4, r3
 800ccac:	d101      	bne.n	800ccb2 <__swsetup_r+0x46>
 800ccae:	68ac      	ldr	r4, [r5, #8]
 800ccb0:	e7eb      	b.n	800cc8a <__swsetup_r+0x1e>
 800ccb2:	4b24      	ldr	r3, [pc, #144]	; (800cd44 <__swsetup_r+0xd8>)
 800ccb4:	429c      	cmp	r4, r3
 800ccb6:	bf08      	it	eq
 800ccb8:	68ec      	ldreq	r4, [r5, #12]
 800ccba:	e7e6      	b.n	800cc8a <__swsetup_r+0x1e>
 800ccbc:	0758      	lsls	r0, r3, #29
 800ccbe:	d512      	bpl.n	800cce6 <__swsetup_r+0x7a>
 800ccc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ccc2:	b141      	cbz	r1, 800ccd6 <__swsetup_r+0x6a>
 800ccc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ccc8:	4299      	cmp	r1, r3
 800ccca:	d002      	beq.n	800ccd2 <__swsetup_r+0x66>
 800cccc:	4630      	mov	r0, r6
 800ccce:	f7fd fc7d 	bl	800a5cc <_free_r>
 800ccd2:	2300      	movs	r3, #0
 800ccd4:	6363      	str	r3, [r4, #52]	; 0x34
 800ccd6:	89a3      	ldrh	r3, [r4, #12]
 800ccd8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ccdc:	81a3      	strh	r3, [r4, #12]
 800ccde:	2300      	movs	r3, #0
 800cce0:	6063      	str	r3, [r4, #4]
 800cce2:	6923      	ldr	r3, [r4, #16]
 800cce4:	6023      	str	r3, [r4, #0]
 800cce6:	89a3      	ldrh	r3, [r4, #12]
 800cce8:	f043 0308 	orr.w	r3, r3, #8
 800ccec:	81a3      	strh	r3, [r4, #12]
 800ccee:	6923      	ldr	r3, [r4, #16]
 800ccf0:	b94b      	cbnz	r3, 800cd06 <__swsetup_r+0x9a>
 800ccf2:	89a3      	ldrh	r3, [r4, #12]
 800ccf4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ccf8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ccfc:	d003      	beq.n	800cd06 <__swsetup_r+0x9a>
 800ccfe:	4621      	mov	r1, r4
 800cd00:	4630      	mov	r0, r6
 800cd02:	f000 fa05 	bl	800d110 <__smakebuf_r>
 800cd06:	89a0      	ldrh	r0, [r4, #12]
 800cd08:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cd0c:	f010 0301 	ands.w	r3, r0, #1
 800cd10:	d00a      	beq.n	800cd28 <__swsetup_r+0xbc>
 800cd12:	2300      	movs	r3, #0
 800cd14:	60a3      	str	r3, [r4, #8]
 800cd16:	6963      	ldr	r3, [r4, #20]
 800cd18:	425b      	negs	r3, r3
 800cd1a:	61a3      	str	r3, [r4, #24]
 800cd1c:	6923      	ldr	r3, [r4, #16]
 800cd1e:	b943      	cbnz	r3, 800cd32 <__swsetup_r+0xc6>
 800cd20:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800cd24:	d1ba      	bne.n	800cc9c <__swsetup_r+0x30>
 800cd26:	bd70      	pop	{r4, r5, r6, pc}
 800cd28:	0781      	lsls	r1, r0, #30
 800cd2a:	bf58      	it	pl
 800cd2c:	6963      	ldrpl	r3, [r4, #20]
 800cd2e:	60a3      	str	r3, [r4, #8]
 800cd30:	e7f4      	b.n	800cd1c <__swsetup_r+0xb0>
 800cd32:	2000      	movs	r0, #0
 800cd34:	e7f7      	b.n	800cd26 <__swsetup_r+0xba>
 800cd36:	bf00      	nop
 800cd38:	2000001c 	.word	0x2000001c
 800cd3c:	0800e244 	.word	0x0800e244
 800cd40:	0800e264 	.word	0x0800e264
 800cd44:	0800e224 	.word	0x0800e224

0800cd48 <abort>:
 800cd48:	b508      	push	{r3, lr}
 800cd4a:	2006      	movs	r0, #6
 800cd4c:	f000 fa50 	bl	800d1f0 <raise>
 800cd50:	2001      	movs	r0, #1
 800cd52:	f7f6 fe89 	bl	8003a68 <_exit>
	...

0800cd58 <__sflush_r>:
 800cd58:	898a      	ldrh	r2, [r1, #12]
 800cd5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd5e:	4605      	mov	r5, r0
 800cd60:	0710      	lsls	r0, r2, #28
 800cd62:	460c      	mov	r4, r1
 800cd64:	d458      	bmi.n	800ce18 <__sflush_r+0xc0>
 800cd66:	684b      	ldr	r3, [r1, #4]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	dc05      	bgt.n	800cd78 <__sflush_r+0x20>
 800cd6c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	dc02      	bgt.n	800cd78 <__sflush_r+0x20>
 800cd72:	2000      	movs	r0, #0
 800cd74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cd7a:	2e00      	cmp	r6, #0
 800cd7c:	d0f9      	beq.n	800cd72 <__sflush_r+0x1a>
 800cd7e:	2300      	movs	r3, #0
 800cd80:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cd84:	682f      	ldr	r7, [r5, #0]
 800cd86:	602b      	str	r3, [r5, #0]
 800cd88:	d032      	beq.n	800cdf0 <__sflush_r+0x98>
 800cd8a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cd8c:	89a3      	ldrh	r3, [r4, #12]
 800cd8e:	075a      	lsls	r2, r3, #29
 800cd90:	d505      	bpl.n	800cd9e <__sflush_r+0x46>
 800cd92:	6863      	ldr	r3, [r4, #4]
 800cd94:	1ac0      	subs	r0, r0, r3
 800cd96:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cd98:	b10b      	cbz	r3, 800cd9e <__sflush_r+0x46>
 800cd9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cd9c:	1ac0      	subs	r0, r0, r3
 800cd9e:	2300      	movs	r3, #0
 800cda0:	4602      	mov	r2, r0
 800cda2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cda4:	6a21      	ldr	r1, [r4, #32]
 800cda6:	4628      	mov	r0, r5
 800cda8:	47b0      	blx	r6
 800cdaa:	1c43      	adds	r3, r0, #1
 800cdac:	89a3      	ldrh	r3, [r4, #12]
 800cdae:	d106      	bne.n	800cdbe <__sflush_r+0x66>
 800cdb0:	6829      	ldr	r1, [r5, #0]
 800cdb2:	291d      	cmp	r1, #29
 800cdb4:	d82c      	bhi.n	800ce10 <__sflush_r+0xb8>
 800cdb6:	4a2a      	ldr	r2, [pc, #168]	; (800ce60 <__sflush_r+0x108>)
 800cdb8:	40ca      	lsrs	r2, r1
 800cdba:	07d6      	lsls	r6, r2, #31
 800cdbc:	d528      	bpl.n	800ce10 <__sflush_r+0xb8>
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	6062      	str	r2, [r4, #4]
 800cdc2:	04d9      	lsls	r1, r3, #19
 800cdc4:	6922      	ldr	r2, [r4, #16]
 800cdc6:	6022      	str	r2, [r4, #0]
 800cdc8:	d504      	bpl.n	800cdd4 <__sflush_r+0x7c>
 800cdca:	1c42      	adds	r2, r0, #1
 800cdcc:	d101      	bne.n	800cdd2 <__sflush_r+0x7a>
 800cdce:	682b      	ldr	r3, [r5, #0]
 800cdd0:	b903      	cbnz	r3, 800cdd4 <__sflush_r+0x7c>
 800cdd2:	6560      	str	r0, [r4, #84]	; 0x54
 800cdd4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cdd6:	602f      	str	r7, [r5, #0]
 800cdd8:	2900      	cmp	r1, #0
 800cdda:	d0ca      	beq.n	800cd72 <__sflush_r+0x1a>
 800cddc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cde0:	4299      	cmp	r1, r3
 800cde2:	d002      	beq.n	800cdea <__sflush_r+0x92>
 800cde4:	4628      	mov	r0, r5
 800cde6:	f7fd fbf1 	bl	800a5cc <_free_r>
 800cdea:	2000      	movs	r0, #0
 800cdec:	6360      	str	r0, [r4, #52]	; 0x34
 800cdee:	e7c1      	b.n	800cd74 <__sflush_r+0x1c>
 800cdf0:	6a21      	ldr	r1, [r4, #32]
 800cdf2:	2301      	movs	r3, #1
 800cdf4:	4628      	mov	r0, r5
 800cdf6:	47b0      	blx	r6
 800cdf8:	1c41      	adds	r1, r0, #1
 800cdfa:	d1c7      	bne.n	800cd8c <__sflush_r+0x34>
 800cdfc:	682b      	ldr	r3, [r5, #0]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d0c4      	beq.n	800cd8c <__sflush_r+0x34>
 800ce02:	2b1d      	cmp	r3, #29
 800ce04:	d001      	beq.n	800ce0a <__sflush_r+0xb2>
 800ce06:	2b16      	cmp	r3, #22
 800ce08:	d101      	bne.n	800ce0e <__sflush_r+0xb6>
 800ce0a:	602f      	str	r7, [r5, #0]
 800ce0c:	e7b1      	b.n	800cd72 <__sflush_r+0x1a>
 800ce0e:	89a3      	ldrh	r3, [r4, #12]
 800ce10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce14:	81a3      	strh	r3, [r4, #12]
 800ce16:	e7ad      	b.n	800cd74 <__sflush_r+0x1c>
 800ce18:	690f      	ldr	r7, [r1, #16]
 800ce1a:	2f00      	cmp	r7, #0
 800ce1c:	d0a9      	beq.n	800cd72 <__sflush_r+0x1a>
 800ce1e:	0793      	lsls	r3, r2, #30
 800ce20:	680e      	ldr	r6, [r1, #0]
 800ce22:	bf08      	it	eq
 800ce24:	694b      	ldreq	r3, [r1, #20]
 800ce26:	600f      	str	r7, [r1, #0]
 800ce28:	bf18      	it	ne
 800ce2a:	2300      	movne	r3, #0
 800ce2c:	eba6 0807 	sub.w	r8, r6, r7
 800ce30:	608b      	str	r3, [r1, #8]
 800ce32:	f1b8 0f00 	cmp.w	r8, #0
 800ce36:	dd9c      	ble.n	800cd72 <__sflush_r+0x1a>
 800ce38:	6a21      	ldr	r1, [r4, #32]
 800ce3a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ce3c:	4643      	mov	r3, r8
 800ce3e:	463a      	mov	r2, r7
 800ce40:	4628      	mov	r0, r5
 800ce42:	47b0      	blx	r6
 800ce44:	2800      	cmp	r0, #0
 800ce46:	dc06      	bgt.n	800ce56 <__sflush_r+0xfe>
 800ce48:	89a3      	ldrh	r3, [r4, #12]
 800ce4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce4e:	81a3      	strh	r3, [r4, #12]
 800ce50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ce54:	e78e      	b.n	800cd74 <__sflush_r+0x1c>
 800ce56:	4407      	add	r7, r0
 800ce58:	eba8 0800 	sub.w	r8, r8, r0
 800ce5c:	e7e9      	b.n	800ce32 <__sflush_r+0xda>
 800ce5e:	bf00      	nop
 800ce60:	20400001 	.word	0x20400001

0800ce64 <_fflush_r>:
 800ce64:	b538      	push	{r3, r4, r5, lr}
 800ce66:	690b      	ldr	r3, [r1, #16]
 800ce68:	4605      	mov	r5, r0
 800ce6a:	460c      	mov	r4, r1
 800ce6c:	b913      	cbnz	r3, 800ce74 <_fflush_r+0x10>
 800ce6e:	2500      	movs	r5, #0
 800ce70:	4628      	mov	r0, r5
 800ce72:	bd38      	pop	{r3, r4, r5, pc}
 800ce74:	b118      	cbz	r0, 800ce7e <_fflush_r+0x1a>
 800ce76:	6983      	ldr	r3, [r0, #24]
 800ce78:	b90b      	cbnz	r3, 800ce7e <_fflush_r+0x1a>
 800ce7a:	f000 f887 	bl	800cf8c <__sinit>
 800ce7e:	4b14      	ldr	r3, [pc, #80]	; (800ced0 <_fflush_r+0x6c>)
 800ce80:	429c      	cmp	r4, r3
 800ce82:	d11b      	bne.n	800cebc <_fflush_r+0x58>
 800ce84:	686c      	ldr	r4, [r5, #4]
 800ce86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d0ef      	beq.n	800ce6e <_fflush_r+0xa>
 800ce8e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ce90:	07d0      	lsls	r0, r2, #31
 800ce92:	d404      	bmi.n	800ce9e <_fflush_r+0x3a>
 800ce94:	0599      	lsls	r1, r3, #22
 800ce96:	d402      	bmi.n	800ce9e <_fflush_r+0x3a>
 800ce98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ce9a:	f7ff fcd0 	bl	800c83e <__retarget_lock_acquire_recursive>
 800ce9e:	4628      	mov	r0, r5
 800cea0:	4621      	mov	r1, r4
 800cea2:	f7ff ff59 	bl	800cd58 <__sflush_r>
 800cea6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cea8:	07da      	lsls	r2, r3, #31
 800ceaa:	4605      	mov	r5, r0
 800ceac:	d4e0      	bmi.n	800ce70 <_fflush_r+0xc>
 800ceae:	89a3      	ldrh	r3, [r4, #12]
 800ceb0:	059b      	lsls	r3, r3, #22
 800ceb2:	d4dd      	bmi.n	800ce70 <_fflush_r+0xc>
 800ceb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ceb6:	f7ff fcc3 	bl	800c840 <__retarget_lock_release_recursive>
 800ceba:	e7d9      	b.n	800ce70 <_fflush_r+0xc>
 800cebc:	4b05      	ldr	r3, [pc, #20]	; (800ced4 <_fflush_r+0x70>)
 800cebe:	429c      	cmp	r4, r3
 800cec0:	d101      	bne.n	800cec6 <_fflush_r+0x62>
 800cec2:	68ac      	ldr	r4, [r5, #8]
 800cec4:	e7df      	b.n	800ce86 <_fflush_r+0x22>
 800cec6:	4b04      	ldr	r3, [pc, #16]	; (800ced8 <_fflush_r+0x74>)
 800cec8:	429c      	cmp	r4, r3
 800ceca:	bf08      	it	eq
 800cecc:	68ec      	ldreq	r4, [r5, #12]
 800cece:	e7da      	b.n	800ce86 <_fflush_r+0x22>
 800ced0:	0800e244 	.word	0x0800e244
 800ced4:	0800e264 	.word	0x0800e264
 800ced8:	0800e224 	.word	0x0800e224

0800cedc <std>:
 800cedc:	2300      	movs	r3, #0
 800cede:	b510      	push	{r4, lr}
 800cee0:	4604      	mov	r4, r0
 800cee2:	e9c0 3300 	strd	r3, r3, [r0]
 800cee6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ceea:	6083      	str	r3, [r0, #8]
 800ceec:	8181      	strh	r1, [r0, #12]
 800ceee:	6643      	str	r3, [r0, #100]	; 0x64
 800cef0:	81c2      	strh	r2, [r0, #14]
 800cef2:	6183      	str	r3, [r0, #24]
 800cef4:	4619      	mov	r1, r3
 800cef6:	2208      	movs	r2, #8
 800cef8:	305c      	adds	r0, #92	; 0x5c
 800cefa:	f7fd fb5f 	bl	800a5bc <memset>
 800cefe:	4b05      	ldr	r3, [pc, #20]	; (800cf14 <std+0x38>)
 800cf00:	6263      	str	r3, [r4, #36]	; 0x24
 800cf02:	4b05      	ldr	r3, [pc, #20]	; (800cf18 <std+0x3c>)
 800cf04:	62a3      	str	r3, [r4, #40]	; 0x28
 800cf06:	4b05      	ldr	r3, [pc, #20]	; (800cf1c <std+0x40>)
 800cf08:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cf0a:	4b05      	ldr	r3, [pc, #20]	; (800cf20 <std+0x44>)
 800cf0c:	6224      	str	r4, [r4, #32]
 800cf0e:	6323      	str	r3, [r4, #48]	; 0x30
 800cf10:	bd10      	pop	{r4, pc}
 800cf12:	bf00      	nop
 800cf14:	0800d229 	.word	0x0800d229
 800cf18:	0800d24b 	.word	0x0800d24b
 800cf1c:	0800d283 	.word	0x0800d283
 800cf20:	0800d2a7 	.word	0x0800d2a7

0800cf24 <_cleanup_r>:
 800cf24:	4901      	ldr	r1, [pc, #4]	; (800cf2c <_cleanup_r+0x8>)
 800cf26:	f000 b8af 	b.w	800d088 <_fwalk_reent>
 800cf2a:	bf00      	nop
 800cf2c:	0800ce65 	.word	0x0800ce65

0800cf30 <__sfmoreglue>:
 800cf30:	b570      	push	{r4, r5, r6, lr}
 800cf32:	2268      	movs	r2, #104	; 0x68
 800cf34:	1e4d      	subs	r5, r1, #1
 800cf36:	4355      	muls	r5, r2
 800cf38:	460e      	mov	r6, r1
 800cf3a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cf3e:	f7fd fbb1 	bl	800a6a4 <_malloc_r>
 800cf42:	4604      	mov	r4, r0
 800cf44:	b140      	cbz	r0, 800cf58 <__sfmoreglue+0x28>
 800cf46:	2100      	movs	r1, #0
 800cf48:	e9c0 1600 	strd	r1, r6, [r0]
 800cf4c:	300c      	adds	r0, #12
 800cf4e:	60a0      	str	r0, [r4, #8]
 800cf50:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cf54:	f7fd fb32 	bl	800a5bc <memset>
 800cf58:	4620      	mov	r0, r4
 800cf5a:	bd70      	pop	{r4, r5, r6, pc}

0800cf5c <__sfp_lock_acquire>:
 800cf5c:	4801      	ldr	r0, [pc, #4]	; (800cf64 <__sfp_lock_acquire+0x8>)
 800cf5e:	f7ff bc6e 	b.w	800c83e <__retarget_lock_acquire_recursive>
 800cf62:	bf00      	nop
 800cf64:	20000569 	.word	0x20000569

0800cf68 <__sfp_lock_release>:
 800cf68:	4801      	ldr	r0, [pc, #4]	; (800cf70 <__sfp_lock_release+0x8>)
 800cf6a:	f7ff bc69 	b.w	800c840 <__retarget_lock_release_recursive>
 800cf6e:	bf00      	nop
 800cf70:	20000569 	.word	0x20000569

0800cf74 <__sinit_lock_acquire>:
 800cf74:	4801      	ldr	r0, [pc, #4]	; (800cf7c <__sinit_lock_acquire+0x8>)
 800cf76:	f7ff bc62 	b.w	800c83e <__retarget_lock_acquire_recursive>
 800cf7a:	bf00      	nop
 800cf7c:	2000056a 	.word	0x2000056a

0800cf80 <__sinit_lock_release>:
 800cf80:	4801      	ldr	r0, [pc, #4]	; (800cf88 <__sinit_lock_release+0x8>)
 800cf82:	f7ff bc5d 	b.w	800c840 <__retarget_lock_release_recursive>
 800cf86:	bf00      	nop
 800cf88:	2000056a 	.word	0x2000056a

0800cf8c <__sinit>:
 800cf8c:	b510      	push	{r4, lr}
 800cf8e:	4604      	mov	r4, r0
 800cf90:	f7ff fff0 	bl	800cf74 <__sinit_lock_acquire>
 800cf94:	69a3      	ldr	r3, [r4, #24]
 800cf96:	b11b      	cbz	r3, 800cfa0 <__sinit+0x14>
 800cf98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf9c:	f7ff bff0 	b.w	800cf80 <__sinit_lock_release>
 800cfa0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cfa4:	6523      	str	r3, [r4, #80]	; 0x50
 800cfa6:	4b13      	ldr	r3, [pc, #76]	; (800cff4 <__sinit+0x68>)
 800cfa8:	4a13      	ldr	r2, [pc, #76]	; (800cff8 <__sinit+0x6c>)
 800cfaa:	681b      	ldr	r3, [r3, #0]
 800cfac:	62a2      	str	r2, [r4, #40]	; 0x28
 800cfae:	42a3      	cmp	r3, r4
 800cfb0:	bf04      	itt	eq
 800cfb2:	2301      	moveq	r3, #1
 800cfb4:	61a3      	streq	r3, [r4, #24]
 800cfb6:	4620      	mov	r0, r4
 800cfb8:	f000 f820 	bl	800cffc <__sfp>
 800cfbc:	6060      	str	r0, [r4, #4]
 800cfbe:	4620      	mov	r0, r4
 800cfc0:	f000 f81c 	bl	800cffc <__sfp>
 800cfc4:	60a0      	str	r0, [r4, #8]
 800cfc6:	4620      	mov	r0, r4
 800cfc8:	f000 f818 	bl	800cffc <__sfp>
 800cfcc:	2200      	movs	r2, #0
 800cfce:	60e0      	str	r0, [r4, #12]
 800cfd0:	2104      	movs	r1, #4
 800cfd2:	6860      	ldr	r0, [r4, #4]
 800cfd4:	f7ff ff82 	bl	800cedc <std>
 800cfd8:	68a0      	ldr	r0, [r4, #8]
 800cfda:	2201      	movs	r2, #1
 800cfdc:	2109      	movs	r1, #9
 800cfde:	f7ff ff7d 	bl	800cedc <std>
 800cfe2:	68e0      	ldr	r0, [r4, #12]
 800cfe4:	2202      	movs	r2, #2
 800cfe6:	2112      	movs	r1, #18
 800cfe8:	f7ff ff78 	bl	800cedc <std>
 800cfec:	2301      	movs	r3, #1
 800cfee:	61a3      	str	r3, [r4, #24]
 800cff0:	e7d2      	b.n	800cf98 <__sinit+0xc>
 800cff2:	bf00      	nop
 800cff4:	0800deac 	.word	0x0800deac
 800cff8:	0800cf25 	.word	0x0800cf25

0800cffc <__sfp>:
 800cffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cffe:	4607      	mov	r7, r0
 800d000:	f7ff ffac 	bl	800cf5c <__sfp_lock_acquire>
 800d004:	4b1e      	ldr	r3, [pc, #120]	; (800d080 <__sfp+0x84>)
 800d006:	681e      	ldr	r6, [r3, #0]
 800d008:	69b3      	ldr	r3, [r6, #24]
 800d00a:	b913      	cbnz	r3, 800d012 <__sfp+0x16>
 800d00c:	4630      	mov	r0, r6
 800d00e:	f7ff ffbd 	bl	800cf8c <__sinit>
 800d012:	3648      	adds	r6, #72	; 0x48
 800d014:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d018:	3b01      	subs	r3, #1
 800d01a:	d503      	bpl.n	800d024 <__sfp+0x28>
 800d01c:	6833      	ldr	r3, [r6, #0]
 800d01e:	b30b      	cbz	r3, 800d064 <__sfp+0x68>
 800d020:	6836      	ldr	r6, [r6, #0]
 800d022:	e7f7      	b.n	800d014 <__sfp+0x18>
 800d024:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d028:	b9d5      	cbnz	r5, 800d060 <__sfp+0x64>
 800d02a:	4b16      	ldr	r3, [pc, #88]	; (800d084 <__sfp+0x88>)
 800d02c:	60e3      	str	r3, [r4, #12]
 800d02e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d032:	6665      	str	r5, [r4, #100]	; 0x64
 800d034:	f7ff fc02 	bl	800c83c <__retarget_lock_init_recursive>
 800d038:	f7ff ff96 	bl	800cf68 <__sfp_lock_release>
 800d03c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d040:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d044:	6025      	str	r5, [r4, #0]
 800d046:	61a5      	str	r5, [r4, #24]
 800d048:	2208      	movs	r2, #8
 800d04a:	4629      	mov	r1, r5
 800d04c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d050:	f7fd fab4 	bl	800a5bc <memset>
 800d054:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d058:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d05c:	4620      	mov	r0, r4
 800d05e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d060:	3468      	adds	r4, #104	; 0x68
 800d062:	e7d9      	b.n	800d018 <__sfp+0x1c>
 800d064:	2104      	movs	r1, #4
 800d066:	4638      	mov	r0, r7
 800d068:	f7ff ff62 	bl	800cf30 <__sfmoreglue>
 800d06c:	4604      	mov	r4, r0
 800d06e:	6030      	str	r0, [r6, #0]
 800d070:	2800      	cmp	r0, #0
 800d072:	d1d5      	bne.n	800d020 <__sfp+0x24>
 800d074:	f7ff ff78 	bl	800cf68 <__sfp_lock_release>
 800d078:	230c      	movs	r3, #12
 800d07a:	603b      	str	r3, [r7, #0]
 800d07c:	e7ee      	b.n	800d05c <__sfp+0x60>
 800d07e:	bf00      	nop
 800d080:	0800deac 	.word	0x0800deac
 800d084:	ffff0001 	.word	0xffff0001

0800d088 <_fwalk_reent>:
 800d088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d08c:	4606      	mov	r6, r0
 800d08e:	4688      	mov	r8, r1
 800d090:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d094:	2700      	movs	r7, #0
 800d096:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d09a:	f1b9 0901 	subs.w	r9, r9, #1
 800d09e:	d505      	bpl.n	800d0ac <_fwalk_reent+0x24>
 800d0a0:	6824      	ldr	r4, [r4, #0]
 800d0a2:	2c00      	cmp	r4, #0
 800d0a4:	d1f7      	bne.n	800d096 <_fwalk_reent+0xe>
 800d0a6:	4638      	mov	r0, r7
 800d0a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d0ac:	89ab      	ldrh	r3, [r5, #12]
 800d0ae:	2b01      	cmp	r3, #1
 800d0b0:	d907      	bls.n	800d0c2 <_fwalk_reent+0x3a>
 800d0b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d0b6:	3301      	adds	r3, #1
 800d0b8:	d003      	beq.n	800d0c2 <_fwalk_reent+0x3a>
 800d0ba:	4629      	mov	r1, r5
 800d0bc:	4630      	mov	r0, r6
 800d0be:	47c0      	blx	r8
 800d0c0:	4307      	orrs	r7, r0
 800d0c2:	3568      	adds	r5, #104	; 0x68
 800d0c4:	e7e9      	b.n	800d09a <_fwalk_reent+0x12>

0800d0c6 <__swhatbuf_r>:
 800d0c6:	b570      	push	{r4, r5, r6, lr}
 800d0c8:	460e      	mov	r6, r1
 800d0ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0ce:	2900      	cmp	r1, #0
 800d0d0:	b096      	sub	sp, #88	; 0x58
 800d0d2:	4614      	mov	r4, r2
 800d0d4:	461d      	mov	r5, r3
 800d0d6:	da08      	bge.n	800d0ea <__swhatbuf_r+0x24>
 800d0d8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d0dc:	2200      	movs	r2, #0
 800d0de:	602a      	str	r2, [r5, #0]
 800d0e0:	061a      	lsls	r2, r3, #24
 800d0e2:	d410      	bmi.n	800d106 <__swhatbuf_r+0x40>
 800d0e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d0e8:	e00e      	b.n	800d108 <__swhatbuf_r+0x42>
 800d0ea:	466a      	mov	r2, sp
 800d0ec:	f000 f902 	bl	800d2f4 <_fstat_r>
 800d0f0:	2800      	cmp	r0, #0
 800d0f2:	dbf1      	blt.n	800d0d8 <__swhatbuf_r+0x12>
 800d0f4:	9a01      	ldr	r2, [sp, #4]
 800d0f6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d0fa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d0fe:	425a      	negs	r2, r3
 800d100:	415a      	adcs	r2, r3
 800d102:	602a      	str	r2, [r5, #0]
 800d104:	e7ee      	b.n	800d0e4 <__swhatbuf_r+0x1e>
 800d106:	2340      	movs	r3, #64	; 0x40
 800d108:	2000      	movs	r0, #0
 800d10a:	6023      	str	r3, [r4, #0]
 800d10c:	b016      	add	sp, #88	; 0x58
 800d10e:	bd70      	pop	{r4, r5, r6, pc}

0800d110 <__smakebuf_r>:
 800d110:	898b      	ldrh	r3, [r1, #12]
 800d112:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d114:	079d      	lsls	r5, r3, #30
 800d116:	4606      	mov	r6, r0
 800d118:	460c      	mov	r4, r1
 800d11a:	d507      	bpl.n	800d12c <__smakebuf_r+0x1c>
 800d11c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d120:	6023      	str	r3, [r4, #0]
 800d122:	6123      	str	r3, [r4, #16]
 800d124:	2301      	movs	r3, #1
 800d126:	6163      	str	r3, [r4, #20]
 800d128:	b002      	add	sp, #8
 800d12a:	bd70      	pop	{r4, r5, r6, pc}
 800d12c:	ab01      	add	r3, sp, #4
 800d12e:	466a      	mov	r2, sp
 800d130:	f7ff ffc9 	bl	800d0c6 <__swhatbuf_r>
 800d134:	9900      	ldr	r1, [sp, #0]
 800d136:	4605      	mov	r5, r0
 800d138:	4630      	mov	r0, r6
 800d13a:	f7fd fab3 	bl	800a6a4 <_malloc_r>
 800d13e:	b948      	cbnz	r0, 800d154 <__smakebuf_r+0x44>
 800d140:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d144:	059a      	lsls	r2, r3, #22
 800d146:	d4ef      	bmi.n	800d128 <__smakebuf_r+0x18>
 800d148:	f023 0303 	bic.w	r3, r3, #3
 800d14c:	f043 0302 	orr.w	r3, r3, #2
 800d150:	81a3      	strh	r3, [r4, #12]
 800d152:	e7e3      	b.n	800d11c <__smakebuf_r+0xc>
 800d154:	4b0d      	ldr	r3, [pc, #52]	; (800d18c <__smakebuf_r+0x7c>)
 800d156:	62b3      	str	r3, [r6, #40]	; 0x28
 800d158:	89a3      	ldrh	r3, [r4, #12]
 800d15a:	6020      	str	r0, [r4, #0]
 800d15c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d160:	81a3      	strh	r3, [r4, #12]
 800d162:	9b00      	ldr	r3, [sp, #0]
 800d164:	6163      	str	r3, [r4, #20]
 800d166:	9b01      	ldr	r3, [sp, #4]
 800d168:	6120      	str	r0, [r4, #16]
 800d16a:	b15b      	cbz	r3, 800d184 <__smakebuf_r+0x74>
 800d16c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d170:	4630      	mov	r0, r6
 800d172:	f000 f8d1 	bl	800d318 <_isatty_r>
 800d176:	b128      	cbz	r0, 800d184 <__smakebuf_r+0x74>
 800d178:	89a3      	ldrh	r3, [r4, #12]
 800d17a:	f023 0303 	bic.w	r3, r3, #3
 800d17e:	f043 0301 	orr.w	r3, r3, #1
 800d182:	81a3      	strh	r3, [r4, #12]
 800d184:	89a0      	ldrh	r0, [r4, #12]
 800d186:	4305      	orrs	r5, r0
 800d188:	81a5      	strh	r5, [r4, #12]
 800d18a:	e7cd      	b.n	800d128 <__smakebuf_r+0x18>
 800d18c:	0800cf25 	.word	0x0800cf25

0800d190 <_malloc_usable_size_r>:
 800d190:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d194:	1f18      	subs	r0, r3, #4
 800d196:	2b00      	cmp	r3, #0
 800d198:	bfbc      	itt	lt
 800d19a:	580b      	ldrlt	r3, [r1, r0]
 800d19c:	18c0      	addlt	r0, r0, r3
 800d19e:	4770      	bx	lr

0800d1a0 <_raise_r>:
 800d1a0:	291f      	cmp	r1, #31
 800d1a2:	b538      	push	{r3, r4, r5, lr}
 800d1a4:	4604      	mov	r4, r0
 800d1a6:	460d      	mov	r5, r1
 800d1a8:	d904      	bls.n	800d1b4 <_raise_r+0x14>
 800d1aa:	2316      	movs	r3, #22
 800d1ac:	6003      	str	r3, [r0, #0]
 800d1ae:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d1b2:	bd38      	pop	{r3, r4, r5, pc}
 800d1b4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d1b6:	b112      	cbz	r2, 800d1be <_raise_r+0x1e>
 800d1b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d1bc:	b94b      	cbnz	r3, 800d1d2 <_raise_r+0x32>
 800d1be:	4620      	mov	r0, r4
 800d1c0:	f000 f830 	bl	800d224 <_getpid_r>
 800d1c4:	462a      	mov	r2, r5
 800d1c6:	4601      	mov	r1, r0
 800d1c8:	4620      	mov	r0, r4
 800d1ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d1ce:	f000 b817 	b.w	800d200 <_kill_r>
 800d1d2:	2b01      	cmp	r3, #1
 800d1d4:	d00a      	beq.n	800d1ec <_raise_r+0x4c>
 800d1d6:	1c59      	adds	r1, r3, #1
 800d1d8:	d103      	bne.n	800d1e2 <_raise_r+0x42>
 800d1da:	2316      	movs	r3, #22
 800d1dc:	6003      	str	r3, [r0, #0]
 800d1de:	2001      	movs	r0, #1
 800d1e0:	e7e7      	b.n	800d1b2 <_raise_r+0x12>
 800d1e2:	2400      	movs	r4, #0
 800d1e4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d1e8:	4628      	mov	r0, r5
 800d1ea:	4798      	blx	r3
 800d1ec:	2000      	movs	r0, #0
 800d1ee:	e7e0      	b.n	800d1b2 <_raise_r+0x12>

0800d1f0 <raise>:
 800d1f0:	4b02      	ldr	r3, [pc, #8]	; (800d1fc <raise+0xc>)
 800d1f2:	4601      	mov	r1, r0
 800d1f4:	6818      	ldr	r0, [r3, #0]
 800d1f6:	f7ff bfd3 	b.w	800d1a0 <_raise_r>
 800d1fa:	bf00      	nop
 800d1fc:	2000001c 	.word	0x2000001c

0800d200 <_kill_r>:
 800d200:	b538      	push	{r3, r4, r5, lr}
 800d202:	4d07      	ldr	r5, [pc, #28]	; (800d220 <_kill_r+0x20>)
 800d204:	2300      	movs	r3, #0
 800d206:	4604      	mov	r4, r0
 800d208:	4608      	mov	r0, r1
 800d20a:	4611      	mov	r1, r2
 800d20c:	602b      	str	r3, [r5, #0]
 800d20e:	f7f6 fc1b 	bl	8003a48 <_kill>
 800d212:	1c43      	adds	r3, r0, #1
 800d214:	d102      	bne.n	800d21c <_kill_r+0x1c>
 800d216:	682b      	ldr	r3, [r5, #0]
 800d218:	b103      	cbz	r3, 800d21c <_kill_r+0x1c>
 800d21a:	6023      	str	r3, [r4, #0]
 800d21c:	bd38      	pop	{r3, r4, r5, pc}
 800d21e:	bf00      	nop
 800d220:	20000564 	.word	0x20000564

0800d224 <_getpid_r>:
 800d224:	f7f6 bc08 	b.w	8003a38 <_getpid>

0800d228 <__sread>:
 800d228:	b510      	push	{r4, lr}
 800d22a:	460c      	mov	r4, r1
 800d22c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d230:	f000 f894 	bl	800d35c <_read_r>
 800d234:	2800      	cmp	r0, #0
 800d236:	bfab      	itete	ge
 800d238:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d23a:	89a3      	ldrhlt	r3, [r4, #12]
 800d23c:	181b      	addge	r3, r3, r0
 800d23e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d242:	bfac      	ite	ge
 800d244:	6563      	strge	r3, [r4, #84]	; 0x54
 800d246:	81a3      	strhlt	r3, [r4, #12]
 800d248:	bd10      	pop	{r4, pc}

0800d24a <__swrite>:
 800d24a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d24e:	461f      	mov	r7, r3
 800d250:	898b      	ldrh	r3, [r1, #12]
 800d252:	05db      	lsls	r3, r3, #23
 800d254:	4605      	mov	r5, r0
 800d256:	460c      	mov	r4, r1
 800d258:	4616      	mov	r6, r2
 800d25a:	d505      	bpl.n	800d268 <__swrite+0x1e>
 800d25c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d260:	2302      	movs	r3, #2
 800d262:	2200      	movs	r2, #0
 800d264:	f000 f868 	bl	800d338 <_lseek_r>
 800d268:	89a3      	ldrh	r3, [r4, #12]
 800d26a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d26e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d272:	81a3      	strh	r3, [r4, #12]
 800d274:	4632      	mov	r2, r6
 800d276:	463b      	mov	r3, r7
 800d278:	4628      	mov	r0, r5
 800d27a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d27e:	f000 b817 	b.w	800d2b0 <_write_r>

0800d282 <__sseek>:
 800d282:	b510      	push	{r4, lr}
 800d284:	460c      	mov	r4, r1
 800d286:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d28a:	f000 f855 	bl	800d338 <_lseek_r>
 800d28e:	1c43      	adds	r3, r0, #1
 800d290:	89a3      	ldrh	r3, [r4, #12]
 800d292:	bf15      	itete	ne
 800d294:	6560      	strne	r0, [r4, #84]	; 0x54
 800d296:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d29a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d29e:	81a3      	strheq	r3, [r4, #12]
 800d2a0:	bf18      	it	ne
 800d2a2:	81a3      	strhne	r3, [r4, #12]
 800d2a4:	bd10      	pop	{r4, pc}

0800d2a6 <__sclose>:
 800d2a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2aa:	f000 b813 	b.w	800d2d4 <_close_r>
	...

0800d2b0 <_write_r>:
 800d2b0:	b538      	push	{r3, r4, r5, lr}
 800d2b2:	4d07      	ldr	r5, [pc, #28]	; (800d2d0 <_write_r+0x20>)
 800d2b4:	4604      	mov	r4, r0
 800d2b6:	4608      	mov	r0, r1
 800d2b8:	4611      	mov	r1, r2
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	602a      	str	r2, [r5, #0]
 800d2be:	461a      	mov	r2, r3
 800d2c0:	f7f6 fbf9 	bl	8003ab6 <_write>
 800d2c4:	1c43      	adds	r3, r0, #1
 800d2c6:	d102      	bne.n	800d2ce <_write_r+0x1e>
 800d2c8:	682b      	ldr	r3, [r5, #0]
 800d2ca:	b103      	cbz	r3, 800d2ce <_write_r+0x1e>
 800d2cc:	6023      	str	r3, [r4, #0]
 800d2ce:	bd38      	pop	{r3, r4, r5, pc}
 800d2d0:	20000564 	.word	0x20000564

0800d2d4 <_close_r>:
 800d2d4:	b538      	push	{r3, r4, r5, lr}
 800d2d6:	4d06      	ldr	r5, [pc, #24]	; (800d2f0 <_close_r+0x1c>)
 800d2d8:	2300      	movs	r3, #0
 800d2da:	4604      	mov	r4, r0
 800d2dc:	4608      	mov	r0, r1
 800d2de:	602b      	str	r3, [r5, #0]
 800d2e0:	f7f6 fc05 	bl	8003aee <_close>
 800d2e4:	1c43      	adds	r3, r0, #1
 800d2e6:	d102      	bne.n	800d2ee <_close_r+0x1a>
 800d2e8:	682b      	ldr	r3, [r5, #0]
 800d2ea:	b103      	cbz	r3, 800d2ee <_close_r+0x1a>
 800d2ec:	6023      	str	r3, [r4, #0]
 800d2ee:	bd38      	pop	{r3, r4, r5, pc}
 800d2f0:	20000564 	.word	0x20000564

0800d2f4 <_fstat_r>:
 800d2f4:	b538      	push	{r3, r4, r5, lr}
 800d2f6:	4d07      	ldr	r5, [pc, #28]	; (800d314 <_fstat_r+0x20>)
 800d2f8:	2300      	movs	r3, #0
 800d2fa:	4604      	mov	r4, r0
 800d2fc:	4608      	mov	r0, r1
 800d2fe:	4611      	mov	r1, r2
 800d300:	602b      	str	r3, [r5, #0]
 800d302:	f7f6 fc00 	bl	8003b06 <_fstat>
 800d306:	1c43      	adds	r3, r0, #1
 800d308:	d102      	bne.n	800d310 <_fstat_r+0x1c>
 800d30a:	682b      	ldr	r3, [r5, #0]
 800d30c:	b103      	cbz	r3, 800d310 <_fstat_r+0x1c>
 800d30e:	6023      	str	r3, [r4, #0]
 800d310:	bd38      	pop	{r3, r4, r5, pc}
 800d312:	bf00      	nop
 800d314:	20000564 	.word	0x20000564

0800d318 <_isatty_r>:
 800d318:	b538      	push	{r3, r4, r5, lr}
 800d31a:	4d06      	ldr	r5, [pc, #24]	; (800d334 <_isatty_r+0x1c>)
 800d31c:	2300      	movs	r3, #0
 800d31e:	4604      	mov	r4, r0
 800d320:	4608      	mov	r0, r1
 800d322:	602b      	str	r3, [r5, #0]
 800d324:	f7f6 fbff 	bl	8003b26 <_isatty>
 800d328:	1c43      	adds	r3, r0, #1
 800d32a:	d102      	bne.n	800d332 <_isatty_r+0x1a>
 800d32c:	682b      	ldr	r3, [r5, #0]
 800d32e:	b103      	cbz	r3, 800d332 <_isatty_r+0x1a>
 800d330:	6023      	str	r3, [r4, #0]
 800d332:	bd38      	pop	{r3, r4, r5, pc}
 800d334:	20000564 	.word	0x20000564

0800d338 <_lseek_r>:
 800d338:	b538      	push	{r3, r4, r5, lr}
 800d33a:	4d07      	ldr	r5, [pc, #28]	; (800d358 <_lseek_r+0x20>)
 800d33c:	4604      	mov	r4, r0
 800d33e:	4608      	mov	r0, r1
 800d340:	4611      	mov	r1, r2
 800d342:	2200      	movs	r2, #0
 800d344:	602a      	str	r2, [r5, #0]
 800d346:	461a      	mov	r2, r3
 800d348:	f7f6 fbf8 	bl	8003b3c <_lseek>
 800d34c:	1c43      	adds	r3, r0, #1
 800d34e:	d102      	bne.n	800d356 <_lseek_r+0x1e>
 800d350:	682b      	ldr	r3, [r5, #0]
 800d352:	b103      	cbz	r3, 800d356 <_lseek_r+0x1e>
 800d354:	6023      	str	r3, [r4, #0]
 800d356:	bd38      	pop	{r3, r4, r5, pc}
 800d358:	20000564 	.word	0x20000564

0800d35c <_read_r>:
 800d35c:	b538      	push	{r3, r4, r5, lr}
 800d35e:	4d07      	ldr	r5, [pc, #28]	; (800d37c <_read_r+0x20>)
 800d360:	4604      	mov	r4, r0
 800d362:	4608      	mov	r0, r1
 800d364:	4611      	mov	r1, r2
 800d366:	2200      	movs	r2, #0
 800d368:	602a      	str	r2, [r5, #0]
 800d36a:	461a      	mov	r2, r3
 800d36c:	f7f6 fb86 	bl	8003a7c <_read>
 800d370:	1c43      	adds	r3, r0, #1
 800d372:	d102      	bne.n	800d37a <_read_r+0x1e>
 800d374:	682b      	ldr	r3, [r5, #0]
 800d376:	b103      	cbz	r3, 800d37a <_read_r+0x1e>
 800d378:	6023      	str	r3, [r4, #0]
 800d37a:	bd38      	pop	{r3, r4, r5, pc}
 800d37c:	20000564 	.word	0x20000564

0800d380 <sqrt>:
 800d380:	b538      	push	{r3, r4, r5, lr}
 800d382:	ed2d 8b02 	vpush	{d8}
 800d386:	ec55 4b10 	vmov	r4, r5, d0
 800d38a:	f000 f825 	bl	800d3d8 <__ieee754_sqrt>
 800d38e:	4622      	mov	r2, r4
 800d390:	462b      	mov	r3, r5
 800d392:	4620      	mov	r0, r4
 800d394:	4629      	mov	r1, r5
 800d396:	eeb0 8a40 	vmov.f32	s16, s0
 800d39a:	eef0 8a60 	vmov.f32	s17, s1
 800d39e:	f7f3 fbc5 	bl	8000b2c <__aeabi_dcmpun>
 800d3a2:	b990      	cbnz	r0, 800d3ca <sqrt+0x4a>
 800d3a4:	2200      	movs	r2, #0
 800d3a6:	2300      	movs	r3, #0
 800d3a8:	4620      	mov	r0, r4
 800d3aa:	4629      	mov	r1, r5
 800d3ac:	f7f3 fb96 	bl	8000adc <__aeabi_dcmplt>
 800d3b0:	b158      	cbz	r0, 800d3ca <sqrt+0x4a>
 800d3b2:	f7fd f8d1 	bl	800a558 <__errno>
 800d3b6:	2321      	movs	r3, #33	; 0x21
 800d3b8:	6003      	str	r3, [r0, #0]
 800d3ba:	2200      	movs	r2, #0
 800d3bc:	2300      	movs	r3, #0
 800d3be:	4610      	mov	r0, r2
 800d3c0:	4619      	mov	r1, r3
 800d3c2:	f7f3 fa43 	bl	800084c <__aeabi_ddiv>
 800d3c6:	ec41 0b18 	vmov	d8, r0, r1
 800d3ca:	eeb0 0a48 	vmov.f32	s0, s16
 800d3ce:	eef0 0a68 	vmov.f32	s1, s17
 800d3d2:	ecbd 8b02 	vpop	{d8}
 800d3d6:	bd38      	pop	{r3, r4, r5, pc}

0800d3d8 <__ieee754_sqrt>:
 800d3d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d3dc:	ec55 4b10 	vmov	r4, r5, d0
 800d3e0:	4e55      	ldr	r6, [pc, #340]	; (800d538 <__ieee754_sqrt+0x160>)
 800d3e2:	43ae      	bics	r6, r5
 800d3e4:	ee10 0a10 	vmov	r0, s0
 800d3e8:	ee10 3a10 	vmov	r3, s0
 800d3ec:	462a      	mov	r2, r5
 800d3ee:	4629      	mov	r1, r5
 800d3f0:	d110      	bne.n	800d414 <__ieee754_sqrt+0x3c>
 800d3f2:	ee10 2a10 	vmov	r2, s0
 800d3f6:	462b      	mov	r3, r5
 800d3f8:	f7f3 f8fe 	bl	80005f8 <__aeabi_dmul>
 800d3fc:	4602      	mov	r2, r0
 800d3fe:	460b      	mov	r3, r1
 800d400:	4620      	mov	r0, r4
 800d402:	4629      	mov	r1, r5
 800d404:	f7f2 ff42 	bl	800028c <__adddf3>
 800d408:	4604      	mov	r4, r0
 800d40a:	460d      	mov	r5, r1
 800d40c:	ec45 4b10 	vmov	d0, r4, r5
 800d410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d414:	2d00      	cmp	r5, #0
 800d416:	dc10      	bgt.n	800d43a <__ieee754_sqrt+0x62>
 800d418:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d41c:	4330      	orrs	r0, r6
 800d41e:	d0f5      	beq.n	800d40c <__ieee754_sqrt+0x34>
 800d420:	b15d      	cbz	r5, 800d43a <__ieee754_sqrt+0x62>
 800d422:	ee10 2a10 	vmov	r2, s0
 800d426:	462b      	mov	r3, r5
 800d428:	ee10 0a10 	vmov	r0, s0
 800d42c:	f7f2 ff2c 	bl	8000288 <__aeabi_dsub>
 800d430:	4602      	mov	r2, r0
 800d432:	460b      	mov	r3, r1
 800d434:	f7f3 fa0a 	bl	800084c <__aeabi_ddiv>
 800d438:	e7e6      	b.n	800d408 <__ieee754_sqrt+0x30>
 800d43a:	1512      	asrs	r2, r2, #20
 800d43c:	d074      	beq.n	800d528 <__ieee754_sqrt+0x150>
 800d43e:	07d4      	lsls	r4, r2, #31
 800d440:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800d444:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800d448:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800d44c:	bf5e      	ittt	pl
 800d44e:	0fda      	lsrpl	r2, r3, #31
 800d450:	005b      	lslpl	r3, r3, #1
 800d452:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800d456:	2400      	movs	r4, #0
 800d458:	0fda      	lsrs	r2, r3, #31
 800d45a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800d45e:	107f      	asrs	r7, r7, #1
 800d460:	005b      	lsls	r3, r3, #1
 800d462:	2516      	movs	r5, #22
 800d464:	4620      	mov	r0, r4
 800d466:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800d46a:	1886      	adds	r6, r0, r2
 800d46c:	428e      	cmp	r6, r1
 800d46e:	bfde      	ittt	le
 800d470:	1b89      	suble	r1, r1, r6
 800d472:	18b0      	addle	r0, r6, r2
 800d474:	18a4      	addle	r4, r4, r2
 800d476:	0049      	lsls	r1, r1, #1
 800d478:	3d01      	subs	r5, #1
 800d47a:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800d47e:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800d482:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d486:	d1f0      	bne.n	800d46a <__ieee754_sqrt+0x92>
 800d488:	462a      	mov	r2, r5
 800d48a:	f04f 0e20 	mov.w	lr, #32
 800d48e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800d492:	4281      	cmp	r1, r0
 800d494:	eb06 0c05 	add.w	ip, r6, r5
 800d498:	dc02      	bgt.n	800d4a0 <__ieee754_sqrt+0xc8>
 800d49a:	d113      	bne.n	800d4c4 <__ieee754_sqrt+0xec>
 800d49c:	459c      	cmp	ip, r3
 800d49e:	d811      	bhi.n	800d4c4 <__ieee754_sqrt+0xec>
 800d4a0:	f1bc 0f00 	cmp.w	ip, #0
 800d4a4:	eb0c 0506 	add.w	r5, ip, r6
 800d4a8:	da43      	bge.n	800d532 <__ieee754_sqrt+0x15a>
 800d4aa:	2d00      	cmp	r5, #0
 800d4ac:	db41      	blt.n	800d532 <__ieee754_sqrt+0x15a>
 800d4ae:	f100 0801 	add.w	r8, r0, #1
 800d4b2:	1a09      	subs	r1, r1, r0
 800d4b4:	459c      	cmp	ip, r3
 800d4b6:	bf88      	it	hi
 800d4b8:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 800d4bc:	eba3 030c 	sub.w	r3, r3, ip
 800d4c0:	4432      	add	r2, r6
 800d4c2:	4640      	mov	r0, r8
 800d4c4:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800d4c8:	f1be 0e01 	subs.w	lr, lr, #1
 800d4cc:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800d4d0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d4d4:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d4d8:	d1db      	bne.n	800d492 <__ieee754_sqrt+0xba>
 800d4da:	430b      	orrs	r3, r1
 800d4dc:	d006      	beq.n	800d4ec <__ieee754_sqrt+0x114>
 800d4de:	1c50      	adds	r0, r2, #1
 800d4e0:	bf13      	iteet	ne
 800d4e2:	3201      	addne	r2, #1
 800d4e4:	3401      	addeq	r4, #1
 800d4e6:	4672      	moveq	r2, lr
 800d4e8:	f022 0201 	bicne.w	r2, r2, #1
 800d4ec:	1063      	asrs	r3, r4, #1
 800d4ee:	0852      	lsrs	r2, r2, #1
 800d4f0:	07e1      	lsls	r1, r4, #31
 800d4f2:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800d4f6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800d4fa:	bf48      	it	mi
 800d4fc:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800d500:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800d504:	4614      	mov	r4, r2
 800d506:	e781      	b.n	800d40c <__ieee754_sqrt+0x34>
 800d508:	0ad9      	lsrs	r1, r3, #11
 800d50a:	3815      	subs	r0, #21
 800d50c:	055b      	lsls	r3, r3, #21
 800d50e:	2900      	cmp	r1, #0
 800d510:	d0fa      	beq.n	800d508 <__ieee754_sqrt+0x130>
 800d512:	02cd      	lsls	r5, r1, #11
 800d514:	d50a      	bpl.n	800d52c <__ieee754_sqrt+0x154>
 800d516:	f1c2 0420 	rsb	r4, r2, #32
 800d51a:	fa23 f404 	lsr.w	r4, r3, r4
 800d51e:	1e55      	subs	r5, r2, #1
 800d520:	4093      	lsls	r3, r2
 800d522:	4321      	orrs	r1, r4
 800d524:	1b42      	subs	r2, r0, r5
 800d526:	e78a      	b.n	800d43e <__ieee754_sqrt+0x66>
 800d528:	4610      	mov	r0, r2
 800d52a:	e7f0      	b.n	800d50e <__ieee754_sqrt+0x136>
 800d52c:	0049      	lsls	r1, r1, #1
 800d52e:	3201      	adds	r2, #1
 800d530:	e7ef      	b.n	800d512 <__ieee754_sqrt+0x13a>
 800d532:	4680      	mov	r8, r0
 800d534:	e7bd      	b.n	800d4b2 <__ieee754_sqrt+0xda>
 800d536:	bf00      	nop
 800d538:	7ff00000 	.word	0x7ff00000

0800d53c <_init>:
 800d53c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d53e:	bf00      	nop
 800d540:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d542:	bc08      	pop	{r3}
 800d544:	469e      	mov	lr, r3
 800d546:	4770      	bx	lr

0800d548 <_fini>:
 800d548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d54a:	bf00      	nop
 800d54c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d54e:	bc08      	pop	{r3}
 800d550:	469e      	mov	lr, r3
 800d552:	4770      	bx	lr
