<HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="../elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>VIMS</TITLE>
</HEAD>
<BODY class=mmapBody><H2 class="mmapCellTitle"><A name="Top_Tag">VIMS</A></H2>
<P>Instance: VIMS<BR>Component: VIMS<BR>Base address: 0x40034000</P>
<P>&nbsp;</P>
<P>Versatile Instruction Memory System<BR>Controls memory access to the Flash and encapsulates the following instruction memories:<BR>- Boot ROM<BR>- Cache / GPRAM</P>
 
<P>&nbsp;</P>


	<H3 class="mmapRegisterSummaryTitle"><A name="VIMS"></A><A href="CPU_MMAP.html"> TOP</A>:<B>VIMS</B> Register Summary</H3>
  <TABLE class="mmapRegisterSummaryTable" cellspacing=0>
	 	<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Register Name</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol3">
	  			<P>Register Width (Bits)</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Register Reset</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Address Offset</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Physical Address</P>
	  		</TD>
	 	</TR>
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STAT">STAT</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RO</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4003 4000 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#CTL">CTL</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0004</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4003 4004 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STATS0">STATS0</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RO</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0100</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4003 4100 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STATS1">STATS1</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RO</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0104</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4003 4104 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STATS2">STATS2</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RO</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0108</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4003 4108 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STATS3">STATS3</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RO</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 010C</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4003 410C </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STATS4">STATS4</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RO</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0110</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4003 4110 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#STATS5">STATS5</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RO</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0114</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4003 4114 </P>
			</TD>
		</TR>
		
	</TABLE>


	<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:VIMS Register Descriptions</H3>


	<H3 class="mmapRegisterTitle"><A name="STAT"><A name="STAT"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">VIMS</A>:STAT</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0000</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4003 4000</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>VIMS</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Status<BR>Displays current VIMS mode and line buffer status</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STAT_Reserved">
	  			<P>31:6</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x000 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STAT_IDCODE_LB_DIS">
	  			<P>5</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>IDCODE_LB_DIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Icode/Dcode flash line buffer status<BR><BR>0: Enabled or in transition to disabled<BR>1: Disabled and flushed</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STAT_SYSBUS_LB_DIS">
	  			<P>4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>SYSBUS_LB_DIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Sysbus flash line buffer control<BR><BR>0: Enabled or in transition to disabled<BR>1: Disabled and flushed</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STAT_MODE_CHANGING">
	  			<P>3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>MODE_CHANGING</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>VIMS mode change status<BR><BR>0: VIMS is in the mode defined by <A class="xref" href="#_MODE">MODE</A><BR>1: VIMS is in the process of changing to the mode given in <A class="xref" href="#CTL_MODE">CTL.MODE</A></P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STAT_INV">
	  			<P>2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>INV</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>This bit is set when invalidation of the cache memory is active / ongoing</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STAT_MODE">
	  			<P>1:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>MODE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Current VIMS mode</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>GPRAM</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>VIMS GPRAM mode</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>CACHE</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>VIMS Cache mode</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x2</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>SPLIT</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>VIMS Split Cache mode</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x3</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>OFF</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>VIMS Off mode</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="CTL"><A name="CTL"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">VIMS</A>:CTL</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0004</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4003 4004</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>VIMS</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Control<BR>Configure VIMS mode and line buffer settings</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_STATS_CLR">
	  			<P>31</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STATS_CLR</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Set this bit to clear statistic counters.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_STATS_EN">
	  			<P>30</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>STATS_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Set this bit to enable statistic counters.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_DYN_CG_EN">
	  			<P>29</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>DYN_CG_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Internal field controlled by TI provided startup code</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_Reserved">
	  			<P>28:6</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_IDCODE_LB_DIS">
	  			<P>5</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>IDCODE_LB_DIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Icode/Dcode flash line buffer control<BR><BR>0: Enable<BR>1: Disable</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_SYSBUS_LB_DIS">
	  			<P>4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>SYSBUS_LB_DIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Sysbus flash line buffer control<BR><BR>0: Enable<BR>1: Disable</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_ARB_CFG">
	  			<P>3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>ARB_CFG</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Icode/Dcode and sysbus arbitation scheme<BR><BR>0: Static arbitration  (icode/docde > sysbus)<BR>1: Round-robin arbitration</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_PREF_EN">
	  			<P>2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>PREF_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Tag prefetch control<BR><BR>0: Disabled<BR>1: Enabled</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="CTL_MODE">
	  			<P>1:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>MODE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Internal field controlled by TI provided startup code</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>GPRAM</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>VIMS GPRAM mode</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>CACHE</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>VIMS Cache mode</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x2</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>SPLIT</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>VIMS Split Cache mode</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x3</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>OFF</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>VIMS Off mode</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STATS0"><A name="STATS0"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">VIMS</A>:STATS0</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0100</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4003 4100</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>VIMS</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Cache Statistics<BR>Cache hit counter</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STATS0_HIT">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>HIT</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Cache hit counter (not incuding cache line bufffer accesses)<BR>Enabled by setting <A class="xref" href="#CTL_STATS_EN">CTL.STATS_EN</A><BR>Cleared by setting <A class="xref" href="#CTL_STATS_CLR">CTL.STATS_CLR</A></P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STATS1"><A name="STATS1"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">VIMS</A>:STATS1</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0104</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4003 4104</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>VIMS</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Cache Statistics<BR>Cache miss counter</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STATS1_MISS">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>MISS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Cache miss counter (not incuding cache line bufffer accesses)<BR>Enabled by setting <A class="xref" href="#CTL_STATS_EN">CTL.STATS_EN</A><BR>Cleared by setting <A class="xref" href="#CTL_STATS_CLR">CTL.STATS_CLR</A></P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STATS2"><A name="STATS2"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">VIMS</A>:STATS2</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0108</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4003 4108</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>VIMS</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Cache Statistics<BR>Cache line buffer hit counter</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STATS2_LB_HIT">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>LB_HIT</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Cache line buffer hit counter<BR>Enabled by setting <A class="xref" href="#CTL_STATS_EN">CTL.STATS_EN</A><BR>Cleared by setting <A class="xref" href="#CTL_STATS_CLR">CTL.STATS_CLR</A></P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STATS3"><A name="STATS3"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">VIMS</A>:STATS3</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 010C</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4003 410C</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>VIMS</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Cache Statistics<BR>Tag prefetch hit counter</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STATS3_PREF_HIT">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>PREF_HIT</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Tag prefetch hit counter<BR>Enabled by setting <A class="xref" href="#CTL_STATS_EN">CTL.STATS_EN</A><BR>Cleared by setting <A class="xref" href="#CTL_STATS_CLR">CTL.STATS_CLR</A></P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STATS4"><A name="STATS4"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">VIMS</A>:STATS4</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0110</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4003 4110</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>VIMS</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Cache Statistics<BR>Icode stall counter</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STATS4_ICODE_STALL">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>ICODE_STALL</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Icode stall counter<BR>Enabled by setting <A class="xref" href="#CTL_STATS_EN">CTL.STATS_EN</A><BR>Cleared by setting <A class="xref" href="#CTL_STATS_CLR">CTL.STATS_CLR</A></P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="STATS5"><A name="STATS5"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">VIMS</A>:STATS5</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0114</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4003 4114</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>VIMS</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Cache Statistics<BR>Dcode Stall counter</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RO</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="STATS5_DCODE_STALL">
	  			<P>31:0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>DCODE_STALL</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Dcode stall counter<BR>Enabled by setting <A class="xref" href="#CTL_STATS_EN">CTL.STATS_EN</A><BR>Cleared by setting <A class="xref" href="#CTL_STATS_CLR">CTL.STATS_CLR</A></P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

<hr><table class="footer"><tr><td>&copy; 2015. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
