module scan_chain_tb();
	reg CLKtb, SItb, SEtb,j_ob_tb,i_ob_tb,x_value_tb;
	wire a_cp_tb,b_cp_tb,c_cp_tb,d_cp_tb;
	
	scan_chain sc_instatate(SItb,SEtb,CLKtb,j_ob_tb,a_cp_tb,i_ob_tb,b_cp_tb,c_cp_tb,d_cp_tb,x_value_tb);
	
	
	  //Block for clock generation  
	  initial begin
	    CLKtb=0;
	    #20
	    forever begin
	      #10 CLKtb=!CLKtb;
	    end
	  end
	  
	  initial begin
	  	SEtb=1;
	    #60
	    SItb=4b'1001;
	    #60
	    SItb=4b'0000;
	   end
endmodule
	    
	   
	   

	 
	