// Seed: 3272279945
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output uwire id_3
);
  logic [7:0] id_5;
  assign id_5[1] = 1;
  tri1 id_6;
  wire id_7;
  tri1 id_8;
  wire id_9;
  initial
    @(id_7 or posedge 1) begin : LABEL_0
      id_5 = ~id_0;
    end
  wire id_10;
  assign id_6 = 1;
  wire id_11;
  id_12 :
  assert property (@(posedge id_8 or negedge 1) id_0)
  else;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    output wor id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input uwire id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wand id_9,
    input uwire id_10,
    output supply0 id_11,
    input wire id_12,
    output tri0 id_13,
    input tri id_14,
    inout wand id_15,
    output tri0 id_16
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6,
      id_16
  );
endmodule
