;redcode
;assert 1
	SPL 0, <-103
	CMP -7, <-420
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT 210, 30
	MOV -4, <-20
	MOV -53, <-20
	ADD 210, 60
	SUB @121, 103
	SUB @127, 100
	SUB @-127, 106
	MOV -4, <-20
	SUB 128, <406
	SUB 10, @10
	SUB 10, @10
	SUB @127, 100
	ADD 510, -30
	MOV 88, <-880
	DJN -1, @-20
	SUB @123, 106
	SLT -0, 900
	MOV -7, <-810
	SUB @123, <106
	SLT -0, 900
	JMP -4, @-20
	JMP -4, @-20
	SUB @123, 106
	SUB <0, @2
	CMP 10, @10
	CMP 270, 60
	SUB <530, @-2
	MOV -4, <-20
	DJN -1, @-20
	ADD 210, 60
	SPL 0, <-100
	SUB 10, @10
	DJN -1, @-20
	SUB @124, 106
	SLT 210, 30
	SUB -130, 9
	SUB <0, @2
	SUB -130, 9
	SUB #0, -10
	SUB #300, 90
	ADD <270, 60
	ADD <270, 60
	SPL 0, <-103
	SPL 0, <-103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
