--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Rough.twx Rough.ncd -o Rough.twr Rough.pcf -ucf
PIN_basys.ucf

Design file:              Rough.ncd
Physical constraint file: Rough.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
CLR_Rx      |    1.829(R)|    0.283(R)|CLK_BUFGP         |   0.000|
Rx          |   -0.135(R)|    1.218(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
A           |    8.967(R)|CLK_BUFGP         |   0.000|
B           |    8.994(R)|CLK_BUFGP         |   0.000|
C           |    8.491(R)|CLK_BUFGP         |   0.000|
Data_Rx<0>  |    9.237(R)|CLK_BUFGP         |   0.000|
Data_Rx<1>  |    9.120(R)|CLK_BUFGP         |   0.000|
Data_Rx<2>  |    8.553(R)|CLK_BUFGP         |   0.000|
Data_Rx<3>  |    8.304(R)|CLK_BUFGP         |   0.000|
Data_Rx<4>  |    9.878(R)|CLK_BUFGP         |   0.000|
Data_Rx<5>  |    9.831(R)|CLK_BUFGP         |   0.000|
Data_Rx<6>  |    8.129(R)|CLK_BUFGP         |   0.000|
Data_Rx<7>  |    7.908(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.414|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
H1             |A              |    7.960|
H1             |AA             |    6.894|
H1             |C              |    8.890|
H1             |CC             |    8.046|
H2             |A              |    6.945|
H2             |AA             |    5.852|
H2             |B              |    6.722|
H2             |BB             |    5.411|
H3             |B              |    7.199|
H3             |BB             |    5.894|
H3             |C              |    7.237|
H3             |CC             |    6.415|
---------------+---------------+---------+


Analysis completed Tue Jun 06 22:29:14 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



