$date
	Mon May  8 14:56:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! div $end
$var reg 1 " clk $end
$var reg 8 # divCountIn [7:0] $end
$var reg 1 $ reset $end
$scope module my_clk_div1 $end
$var wire 1 " clk $end
$var wire 8 % divCntInByTwo [7:0] $end
$var wire 1 $ rst $end
$var reg 1 ! div $end
$var reg 8 & divCntByTwo [7:0] $end
$var reg 8 ' divReg [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
b10 %
0$
b10 #
0"
x!
$end
#10
1$
1"
#20
0"
#30
0$
0!
b0 '
b10 &
1"
#40
0"
#50
b1 '
1"
#60
0"
#70
1!
b0 '
1"
#80
0"
#90
b1 '
1"
#100
0"
#110
0!
b0 '
1"
#120
0"
#130
b1 '
1"
#140
0"
#150
1!
b0 '
1"
#160
0"
#170
b1 '
1"
#180
0"
#190
0!
b0 '
1"
#200
0"
#210
b1 '
1"
#220
0"
#230
1!
b0 '
1"
#240
0"
#250
b1 '
1"
#260
0"
#270
0!
b0 '
1"
#280
0"
#290
b1 '
1"
#300
0"
#310
1!
b0 '
1"
#320
0"
#330
b1 '
1"
#340
0"
#350
0!
b0 '
1"
#360
0"
#370
b1 '
1"
#380
0"
#390
1!
b0 '
1"
#400
b11 #
b11 %
0"
#410
b1 '
1$
1"
#420
0"
#430
0$
0!
b0 '
b11 &
1"
#440
0"
#450
b1 '
1"
#460
0"
#470
b10 '
1"
#480
0"
#490
1!
b0 '
1"
#500
0"
#510
b1 '
1"
#520
0"
#530
b10 '
1"
#540
0"
#550
0!
b0 '
1"
#560
0"
#570
b1 '
1"
#580
0"
#590
b10 '
1"
#600
0"
#610
1!
b0 '
1"
#620
0"
#630
b1 '
1"
#640
0"
#650
b10 '
1"
#660
0"
#670
0!
b0 '
1"
#680
0"
#690
b1 '
1"
#700
0"
#710
b10 '
1"
#720
0"
#730
1!
b0 '
1"
#740
0"
#750
b1 '
1"
#760
0"
#770
b10 '
1"
#780
0"
#790
0!
b0 '
1"
#800
b100 #
b100 %
0"
#810
b1 '
1$
1"
#820
0"
#830
0$
b0 '
b100 &
1"
#840
0"
#850
b1 '
1"
#860
0"
#870
b10 '
1"
#880
0"
#890
b11 '
1"
#900
0"
#910
1!
b0 '
1"
#920
0"
#930
b1 '
1"
#940
0"
#950
b10 '
1"
#960
0"
#970
b11 '
1"
#980
0"
#990
0!
b0 '
1"
#1000
0"
#1010
b1 '
1"
#1020
0"
#1030
b10 '
1"
#1040
0"
#1050
b11 '
1"
#1060
0"
#1070
1!
b0 '
1"
#1080
0"
#1090
b1 '
1"
#1100
0"
#1110
b10 '
1"
#1120
0"
#1130
b11 '
1"
#1140
0"
#1150
0!
b0 '
1"
#1160
0"
#1170
b1 '
1"
#1180
0"
#1190
b10 '
1"
#1200
0"
