{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512007422984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512007422990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 18:03:42 2017 " "Processing started: Wed Nov 29 18:03:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512007422990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007422990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CNN -c CNN " "Command: quartus_sta CNN -c CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007422990 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1512007423142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007423311 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007423311 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007423363 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007423363 ""}
{ "Info" "ISTA_SDC_FOUND" "CNN.sdc " "Reading SDC File: 'CNN.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007423572 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1512007423596 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512007423611 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.099 " "Worst-case setup slack is 0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007423653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007423653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099               0.000 clk  " "    0.099               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007423653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007423653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.666 " "Worst-case hold slack is 0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007423662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007423662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 clk  " "    0.666               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007423662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007423662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007423667 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007423671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.648 " "Worst-case minimum pulse width slack is 3.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007423675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007423675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.648               0.000 clk  " "    3.648               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007423675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007423675 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.099 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.099" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007423719 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.099  " "Path #1: Setup slack is 0.099 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : yin4\[26\]~reg0 " "From Node    : yin4\[26\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : yin4\[26\] " "To Node      : yin4\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.197      2.197  R        clock network delay " "     2.197      2.197  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.396      0.199     uTco  yin4\[26\]~reg0 " "     2.396      0.199     uTco  yin4\[26\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.396      0.000 FF  CELL  yin4\[26\]~reg0\|q " "     2.396      0.000 FF  CELL  yin4\[26\]~reg0\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.811      0.415 FF    IC  yin4\[26\]~output\|i " "     2.811      0.415 FF    IC  yin4\[26\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.881      4.070 FF  CELL  yin4\[26\]~output\|o " "     6.881      4.070 FF  CELL  yin4\[26\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.881      0.000 FF  CELL  yin4\[26\] " "     6.881      0.000 FF  CELL  yin4\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.000      8.000           latch edge time " "     8.000      8.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.000      0.000  R        clock network delay " "     8.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.980     -0.020           clock uncertainty " "     7.980     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.980     -1.000  F  oExt  yin4\[26\] " "     6.980     -1.000  F  oExt  yin4\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.881 " "Data Arrival Time  :     6.881" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.980 " "Data Required Time :     6.980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.099  " "Slack              :     0.099 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423719 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007423719 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.666 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.666" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007423727 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.666  " "Path #1: Hold slack is 0.666 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : xin3\[19\] " "From Node    : xin3\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : x2\[19\] " "To Node      : x2\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        xin3\[19\] " "     0.000      0.000  R        xin3\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  xin3\[19\]~input\|i " "     0.000      0.000 RR    IC  xin3\[19\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.636      0.636 RR  CELL  xin3\[19\]~input\|o " "     0.636      0.636 RR  CELL  xin3\[19\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.772      2.136 RR    IC  x2\[19\]~feeder\|dataa " "     2.772      2.136 RR    IC  x2\[19\]~feeder\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.048      0.276 RR  CELL  x2\[19\]~feeder\|combout " "     3.048      0.276 RR  CELL  x2\[19\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.048      0.000 RR    IC  x2\[19\]\|d " "     3.048      0.000 RR    IC  x2\[19\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.107      0.059 RR  CELL  x2\[19\] " "     3.107      0.059 RR  CELL  x2\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.284      2.284  R        clock network delay " "     2.284      2.284  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.284      0.000           clock uncertainty " "     2.284      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.441      0.157      uTh  x2\[19\] " "     2.441      0.157      uTh  x2\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.107 " "Data Arrival Time  :     3.107" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.441 " "Data Required Time :     2.441" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.666  " "Slack              :     0.666 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007423727 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007423727 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512007423730 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007423753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.853 " "Worst-case setup slack is 0.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 clk  " "    0.853               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.518 " "Worst-case hold slack is 0.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 clk  " "    0.518               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.646 " "Worst-case minimum pulse width slack is 3.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.646               0.000 clk  " "    3.646               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424499 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.853 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.853" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424546 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.853  " "Path #1: Setup slack is 0.853 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : yin4\[26\]~reg0 " "From Node    : yin4\[26\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : yin4\[26\] " "To Node      : yin4\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.018      2.018  R        clock network delay " "     2.018      2.018  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.198      0.180     uTco  yin4\[26\]~reg0 " "     2.198      0.180     uTco  yin4\[26\]~reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.198      0.000 FF  CELL  yin4\[26\]~reg0\|q " "     2.198      0.000 FF  CELL  yin4\[26\]~reg0\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.564      0.366 FF    IC  yin4\[26\]~output\|i " "     2.564      0.366 FF    IC  yin4\[26\]~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.127      3.563 FF  CELL  yin4\[26\]~output\|o " "     6.127      3.563 FF  CELL  yin4\[26\]~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.127      0.000 FF  CELL  yin4\[26\] " "     6.127      0.000 FF  CELL  yin4\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.000      8.000           latch edge time " "     8.000      8.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.000      0.000  R        clock network delay " "     8.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.980     -0.020           clock uncertainty " "     7.980     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.980     -1.000  F  oExt  yin4\[26\] " "     6.980     -1.000  F  oExt  yin4\[26\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.127 " "Data Arrival Time  :     6.127" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.980 " "Data Required Time :     6.980" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.853  " "Slack              :     0.853 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424546 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424546 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.518 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.518" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424553 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.518  " "Path #1: Hold slack is 0.518 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : xin1\[19\] " "From Node    : xin1\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : x0\[19\] " "To Node      : x0\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        xin1\[19\] " "     0.000      0.000  R        xin1\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  xin1\[19\]~input\|i " "     0.000      0.000 RR    IC  xin1\[19\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.531      0.531 RR  CELL  xin1\[19\]~input\|o " "     0.531      0.531 RR  CELL  xin1\[19\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.575      2.044 RR    IC  x0\[19\]~feeder\|datad " "     2.575      2.044 RR    IC  x0\[19\]~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.689      0.114 RR  CELL  x0\[19\]~feeder\|combout " "     2.689      0.114 RR  CELL  x0\[19\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.689      0.000 RR    IC  x0\[19\]\|d " "     2.689      0.000 RR    IC  x0\[19\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.742      0.053 RR  CELL  x0\[19\] " "     2.742      0.053 RR  CELL  x0\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.080      2.080  R        clock network delay " "     2.080      2.080  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.080      0.000           clock uncertainty " "     2.080      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.224      0.144      uTh  x0\[19\] " "     2.224      0.144      uTh  x0\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.742 " "Data Arrival Time  :     2.742" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.224 " "Data Required Time :     2.224" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.518  " "Slack              :     0.518 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424553 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424553 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512007424555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.075 " "Worst-case setup slack is 2.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.075               0.000 clk  " "    2.075               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.328 " "Worst-case hold slack is 0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 clk  " "    0.328               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424685 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.443 " "Worst-case minimum pulse width slack is 3.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.443               0.000 clk  " "    3.443               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512007424694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424694 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.075 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.075" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424744 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.075  " "Path #1: Setup slack is 2.075 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : xin2\[14\] " "From Node    : xin2\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : x1\[14\] " "To Node      : x1\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      4.000           launch edge time " "     4.000      4.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      0.000  F        clock network delay " "     4.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      0.000  F        xin2\[14\] " "     4.000      0.000  F        xin2\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.000      0.000 FF    IC  xin2\[14\]~input\|i " "     4.000      0.000 FF    IC  xin2\[14\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.717      0.717 FF  CELL  xin2\[14\]~input\|o " "     4.717      0.717 FF  CELL  xin2\[14\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.019      2.302 FF    IC  x1\[14\]~feeder\|datac " "     7.019      2.302 FF    IC  x1\[14\]~feeder\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.152      0.133 FF  CELL  x1\[14\]~feeder\|combout " "     7.152      0.133 FF  CELL  x1\[14\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.152      0.000 FF    IC  x1\[14\]\|d " "     7.152      0.000 FF    IC  x1\[14\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.202      0.050 FF  CELL  x1\[14\] " "     7.202      0.050 FF  CELL  x1\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.000      8.000           latch edge time " "     8.000      8.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.290      1.290  R        clock network delay " "     9.290      1.290  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.270     -0.020           clock uncertainty " "     9.270     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.277      0.007     uTsu  x1\[14\] " "     9.277      0.007     uTsu  x1\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.202 " "Data Arrival Time  :     7.202" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.277 " "Data Required Time :     9.277" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.075  " "Slack              :     2.075 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424744 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424744 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.328 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.328" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424752 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.328  " "Path #1: Hold slack is 0.328 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : xin1\[19\] " "From Node    : xin1\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : x0\[19\] " "To Node      : x0\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        xin1\[19\] " "     0.000      0.000  R        xin1\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  xin1\[19\]~input\|i " "     0.000      0.000 RR    IC  xin1\[19\]~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.268      0.268 RR  CELL  xin1\[19\]~input\|o " "     0.268      0.268 RR  CELL  xin1\[19\]~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.659      1.391 RR    IC  x0\[19\]~feeder\|datad " "     1.659      1.391 RR    IC  x0\[19\]~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.724      0.065 RR  CELL  x0\[19\]~feeder\|combout " "     1.724      0.065 RR  CELL  x0\[19\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.724      0.000 RR    IC  x0\[19\]\|d " "     1.724      0.000 RR    IC  x0\[19\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.755      0.031 RR  CELL  x0\[19\] " "     1.755      0.031 RR  CELL  x0\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.343      1.343  R        clock network delay " "     1.343      1.343  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.343      0.000           clock uncertainty " "     1.343      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.427      0.084      uTh  x0\[19\] " "     1.427      0.084      uTh  x0\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.755 " "Data Arrival Time  :     1.755" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.427 " "Data Required Time :     1.427" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.328  " "Slack              :     0.328 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1512007424752 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007424752 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007425371 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007425371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512007425458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 18:03:45 2017 " "Processing ended: Wed Nov 29 18:03:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512007425458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512007425458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512007425458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512007425458 ""}
