// Seed: 1056782302
module module_0;
  wire id_1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd21,
    parameter id_13 = 32'd20,
    parameter id_20 = 32'd66,
    parameter id_8  = 32'd12,
    parameter id_9  = 32'd86
) (
    input tri id_0,
    input wand id_1,
    output uwire id_2,
    output tri1 id_3,
    input uwire id_4,
    input wire id_5,
    input wor id_6,
    input tri0 id_7,
    output wand _id_8,
    input uwire _id_9,
    output wire _id_10,
    input tri0 id_11,
    output uwire id_12,
    input wand _id_13,
    input wire id_14,
    input tri0 id_15,
    input wire id_16,
    input tri1 id_17,
    output tri0 id_18,
    output wor id_19,
    output tri0 _id_20,
    input tri0 id_21,
    output uwire id_22,
    output wire id_23,
    input tri0 id_24,
    input tri0 id_25,
    output supply1 id_26
);
  logic id_28;
  supply1 [1 : -1] id_29 = 1, id_30 = id_28, id_31 = -1;
  logic [id_9 : -1] id_32;
  localparam id_33 = -1'h0 ^ -1;
  logic [id_20 : 1] id_34;
  logic id_35;
  wire id_36;
  assign id_2 = id_15;
  module_0 modCall_1 ();
  parameter id_37 = {-1 ^ -1, id_33}, id_38 = id_36;
  wire id_39 = id_11;
  logic [id_13 : id_8] id_40;
  logic ["" : id_10] id_41;
  wire id_42;
  parameter id_43 = -1 - -1 & -1;
  logic id_44;
  ;
  parameter id_45 = id_37;
  assign id_34 = id_16;
endmodule
