$comment
	File created using the following command:
		vcd file Seven_segment_digital_tube_choose.msim.vcd -direction
$end
$date
	Wed Jan 12 01:13:22 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Seven_segment_digital_tube_choose_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " clr $end
$var reg 1 # rst $end
$var wire 1 $ low_min $end
$var wire 1 % low_one_tenth_sec $end
$var wire 1 & low_sec $end
$var wire 1 ' low_ten_sec $end
$var wire 1 ( sampler $end
$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / clr~input_o $end
$var wire 1 0 low_min~output_o $end
$var wire 1 1 low_ten_sec~output_o $end
$var wire 1 2 low_sec~output_o $end
$var wire 1 3 low_one_tenth_sec~output_o $end
$var wire 1 4 clk~input_o $end
$var wire 1 5 clk~inputclkctrl_outclk $end
$var wire 1 6 Add0~0_combout $end
$var wire 1 7 clk_cnt~2_combout $end
$var wire 1 8 rst~input_o $end
$var wire 1 9 rst~inputclkctrl_outclk $end
$var wire 1 : Add0~1 $end
$var wire 1 ; Add0~2_combout $end
$var wire 1 < clk_cnt~1_combout $end
$var wire 1 = Add0~3 $end
$var wire 1 > Add0~4_combout $end
$var wire 1 ? Equal0~3_combout $end
$var wire 1 @ Add0~5 $end
$var wire 1 A Add0~6_combout $end
$var wire 1 B clk_cnt~0_combout $end
$var wire 1 C Add0~7 $end
$var wire 1 D Add0~8_combout $end
$var wire 1 E Add0~9 $end
$var wire 1 F Add0~10_combout $end
$var wire 1 G Add0~11 $end
$var wire 1 H Add0~12_combout $end
$var wire 1 I Add0~13 $end
$var wire 1 J Add0~14_combout $end
$var wire 1 K Add0~15 $end
$var wire 1 L Add0~16_combout $end
$var wire 1 M Add0~17 $end
$var wire 1 N Add0~18_combout $end
$var wire 1 O Add0~19 $end
$var wire 1 P Add0~20_combout $end
$var wire 1 Q Equal0~1_combout $end
$var wire 1 R Equal0~2_combout $end
$var wire 1 S Add0~21 $end
$var wire 1 T Add0~22_combout $end
$var wire 1 U Add0~23 $end
$var wire 1 V Add0~24_combout $end
$var wire 1 W Add0~25 $end
$var wire 1 X Add0~26_combout $end
$var wire 1 Y Add0~27 $end
$var wire 1 Z Add0~28_combout $end
$var wire 1 [ Equal0~0_combout $end
$var wire 1 \ Equal0~4_combout $end
$var wire 1 ] clk_div~feeder_combout $end
$var wire 1 ^ clk_div~q $end
$var wire 1 _ clk_div~clkctrl_outclk $end
$var wire 1 ` state.ten_sec~0_combout $end
$var wire 1 a state.ten_sec~q $end
$var wire 1 b state.sec~feeder_combout $end
$var wire 1 c state.sec~q $end
$var wire 1 d state.one_tenth_sec~feeder_combout $end
$var wire 1 e state.one_tenth_sec~q $end
$var wire 1 f state.min~0_combout $end
$var wire 1 g state.min~q $end
$var wire 1 h low_min~0_combout $end
$var wire 1 i low_min~reg0_q $end
$var wire 1 j low_ten_sec~reg0feeder_combout $end
$var wire 1 k low_ten_sec~reg0_q $end
$var wire 1 l low_sec~reg0feeder_combout $end
$var wire 1 m low_sec~reg0_q $end
$var wire 1 n low_one_tenth_sec~reg0feeder_combout $end
$var wire 1 o low_one_tenth_sec~reg0_q $end
$var wire 1 p clk_cnt [14] $end
$var wire 1 q clk_cnt [13] $end
$var wire 1 r clk_cnt [12] $end
$var wire 1 s clk_cnt [11] $end
$var wire 1 t clk_cnt [10] $end
$var wire 1 u clk_cnt [9] $end
$var wire 1 v clk_cnt [8] $end
$var wire 1 w clk_cnt [7] $end
$var wire 1 x clk_cnt [6] $end
$var wire 1 y clk_cnt [5] $end
$var wire 1 z clk_cnt [4] $end
$var wire 1 { clk_cnt [3] $end
$var wire 1 | clk_cnt [2] $end
$var wire 1 } clk_cnt [1] $end
$var wire 1 ~ clk_cnt [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
1%
1&
1'
x(
0)
1*
x+
1,
1-
1.
0/
10
11
12
13
04
05
16
17
08
09
0:
0;
0<
1=
0>
0?
0@
0A
0B
1C
0D
0E
0F
1G
0H
0I
0J
1K
0L
0M
0N
1O
0P
1Q
0R
0S
0T
1U
0V
0W
0X
1Y
0Z
1[
0\
0]
0^
0_
1`
0a
0b
0c
0d
0e
1f
0g
1h
0i
0j
0k
0l
0m
0n
0o
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
$end
#1000000
