Release 13.3 - xst O.76xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> 
Reading design: topmodule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "topmodule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "topmodule"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : topmodule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/display.v" into library work
Parsing module <display>.
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/decoder.v" into library work
Parsing module <decoder>.
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "/home/hpw/Documents/EC551/LAB2/lab2/topmodule.v" into library work
Parsing module <topmodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <topmodule>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/LAB2/lab2/clkdiv.v" Line 29: Result of 32-bit expression is truncated to fit in 18-bit target.

Elaborating module <decoder>.
WARNING:HDLCompiler:295 - "/home/hpw/Documents/EC551/LAB2/lab2/decoder.v" Line 28: case condition never applies
WARNING:HDLCompiler:295 - "/home/hpw/Documents/EC551/LAB2/lab2/decoder.v" Line 29: case condition never applies
WARNING:HDLCompiler:295 - "/home/hpw/Documents/EC551/LAB2/lab2/decoder.v" Line 31: case condition never applies
WARNING:HDLCompiler:295 - "/home/hpw/Documents/EC551/LAB2/lab2/decoder.v" Line 32: case condition never applies
WARNING:HDLCompiler:295 - "/home/hpw/Documents/EC551/LAB2/lab2/decoder.v" Line 33: case condition never applies
WARNING:HDLCompiler:295 - "/home/hpw/Documents/EC551/LAB2/lab2/decoder.v" Line 34: case condition never applies
WARNING:HDLCompiler:189 - "/home/hpw/Documents/EC551/LAB2/lab2/topmodule.v" Line 45: Size mismatch in connection of port <opcodeout>. Formal port size is 3-bit while actual signal size is 1-bit.

Elaborating module <ALU>.
WARNING:HDLCompiler:295 - "/home/hpw/Documents/EC551/LAB2/lab2/ALU.v" Line 42: case condition never applies
WARNING:HDLCompiler:295 - "/home/hpw/Documents/EC551/LAB2/lab2/ALU.v" Line 43: case condition never applies
WARNING:HDLCompiler:295 - "/home/hpw/Documents/EC551/LAB2/lab2/ALU.v" Line 44: case condition never applies
WARNING:HDLCompiler:295 - "/home/hpw/Documents/EC551/LAB2/lab2/ALU.v" Line 45: case condition never applies
WARNING:HDLCompiler:295 - "/home/hpw/Documents/EC551/LAB2/lab2/ALU.v" Line 46: case condition never applies
WARNING:HDLCompiler:295 - "/home/hpw/Documents/EC551/LAB2/lab2/ALU.v" Line 47: case condition never applies
WARNING:HDLCompiler:189 - "/home/hpw/Documents/EC551/LAB2/lab2/topmodule.v" Line 49: Size mismatch in connection of port <opcodein>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/hpw/Documents/EC551/LAB2/lab2/topmodule.v" Line 53: Size mismatch in connection of port <f>. Formal port size is 6-bit while actual signal size is 1-bit.

Elaborating module <display>.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/LAB2/lab2/display.v" Line 53: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:91 - "/home/hpw/Documents/EC551/LAB2/lab2/display.v" Line 62: Signal <lowdigit> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/hpw/Documents/EC551/LAB2/lab2/display.v" Line 68: Signal <highdigit> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/hpw/Documents/EC551/LAB2/lab2/display.v" Line 74: Signal <sign> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "/home/hpw/Documents/EC551/LAB2/lab2/display.v" Line 97: Result of 6-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:189 - "/home/hpw/Documents/EC551/LAB2/lab2/topmodule.v" Line 60: Size mismatch in connection of port <result>. Formal port size is 6-bit while actual signal size is 1-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <topmodule>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/topmodule.v".
    Summary:
	no macro.
Unit <topmodule> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/clkdiv.v".
    Found 1-bit register for signal <clk_300hz>.
    Found 18-bit register for signal <counter_300hz>.
    Found 19-bit adder for signal <n0013[18:0]> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <decoder>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/decoder.v".
    Summary:
	no macro.
Unit <decoder> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/ALU.v".
        ADD = 1
        SUB = 10
        MUL = 11
        SHR = 100
        SHL = 101
        XNOR = 110
        SGT = 111
        NOTHING = 0
    Found 6-bit register for signal <f>.
    Found 4-bit adder for signal <n0017[3:0]> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
Unit <ALU> synthesized.

Synthesizing Unit <display>.
    Related source file is "/home/hpw/Documents/EC551/LAB2/lab2/display.v".
    Found 2-bit register for signal <counter>.
    Found 4-bit register for signal <sign>.
    Found 4-bit register for signal <highdigit>.
    Found 4-bit register for signal <lowdigit>.
    Found 6-bit subtractor for signal <result[5]_unary_minus_13_OUT> created at line 96.
    Found 2-bit adder for signal <counter[1]_GND_5_o_add_2_OUT> created at line 53.
    Found 4x3-bit Read Only RAM for signal <tempctl>
    Found 1-bit 4-to-1 multiplexer for signal <currentdigit<3>> created at line 105.
    Found 1-bit 4-to-1 multiplexer for signal <currentdigit<2>> created at line 105.
    Found 1-bit 4-to-1 multiplexer for signal <currentdigit<1>> created at line 105.
    Found 1-bit 4-to-1 multiplexer for signal <currentdigit<0>> created at line 105.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <display> synthesized.

Synthesizing Unit <div_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_7_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_7_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_7_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_7_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT[5:0]> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_7_o_add_11_OUT[5:0]> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  21 Multiplexer(s).
Unit <div_6u_4u> synthesized.

Synthesizing Unit <mod_6u_4u>.
    Related source file is "".
    Found 10-bit adder for signal <GND_8_o_b[3]_add_1_OUT> created at line 0.
    Found 9-bit adder for signal <GND_8_o_b[3]_add_3_OUT> created at line 0.
    Found 8-bit adder for signal <GND_8_o_b[3]_add_5_OUT> created at line 0.
    Found 7-bit adder for signal <GND_8_o_b[3]_add_7_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_b[3]_add_9_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_8_o_add_11_OUT> created at line 0.
    Found 6-bit adder for signal <a[5]_GND_8_o_add_13_OUT> created at line 0.
    Found 10-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0007> created at line 0
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   7 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <mod_6u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x3-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 2
 19-bit adder                                          : 1
 2-bit adder                                           : 1
 4-bit adder                                           : 1
 6-bit adder                                           : 5
 6-bit subtractor                                      : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 2
 9-bit adder                                           : 2
# Registers                                            : 7
 1-bit register                                        : 1
 18-bit register                                       : 1
 2-bit register                                        : 1
 4-bit register                                        : 3
 6-bit register                                        : 1
# Comparators                                          : 14
 10-bit comparator lessequal                           : 2
 6-bit comparator lessequal                            : 6
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 64
 1-bit 2-to-1 multiplexer                              : 54
 1-bit 4-to-1 multiplexer                              : 4
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <f_4> in Unit <alu1> is equivalent to the following FF/Latch, which will be removed : <f_5> 
INFO:Xst:2261 - The FF/Latch <sign_1> in Unit <LED> is equivalent to the following FF/Latch, which will be removed : <sign_3> 
WARNING:Xst:1710 - FF/Latch <sign_0> (without init value) has a constant value of 0 in block <LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sign_1> (without init value) has a constant value of 1 in block <LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sign_2> (without init value) has a constant value of 0 in block <LED>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <f_1> of sequential type is unconnected in block <alu1>.
WARNING:Xst:2677 - Node <f_2> of sequential type is unconnected in block <alu1>.
WARNING:Xst:2677 - Node <f_3> of sequential type is unconnected in block <alu1>.
WARNING:Xst:2677 - Node <f_4> of sequential type is unconnected in block <alu1>.
WARNING:Xst:2404 -  FFs/Latches <f<5:4>> (without init value) have a constant value of 0 in block <ALU>.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <counter_300hz>: 1 register on signal <counter_300hz>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <display>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tempctl> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <tempctl>       |          |
    -----------------------------------------------------------------------
Unit <display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x3-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 15
 4-bit adder                                           : 2
 6-bit adder                                           : 12
 6-bit subtractor                                      : 1
# Counters                                             : 2
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 17
 Flip-Flops                                            : 17
# Comparators                                          : 14
 10-bit comparator lessequal                           : 2
 6-bit comparator lessequal                            : 6
 7-bit comparator lessequal                            : 2
 8-bit comparator lessequal                            : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 63
 1-bit 2-to-1 multiplexer                              : 54
 1-bit 4-to-1 multiplexer                              : 4
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <sign_1> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sign_2> (without init value) has a constant value of 0 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sign_3> (without init value) has a constant value of 1 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sign_0> (without init value) has a constant value of 0 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <alu1/f_3> of sequential type is unconnected in block <topmodule>.
WARNING:Xst:2677 - Node <alu1/f_2> of sequential type is unconnected in block <topmodule>.
WARNING:Xst:2677 - Node <alu1/f_1> of sequential type is unconnected in block <topmodule>.
WARNING:Xst:1710 - FF/Latch <lowdigit_1> (without init value) has a constant value of 0 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lowdigit_2> (without init value) has a constant value of 0 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lowdigit_3> (without init value) has a constant value of 0 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <highdigit_0> (without init value) has a constant value of 0 in block <display>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <highdigit_2> (without init value) has a constant value of 0 in block <display>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <highdigit_1> in Unit <display> is equivalent to the following FF/Latch, which will be removed : <highdigit_3> 

Optimizing unit <topmodule> ...

Optimizing unit <display> ...
WARNING:Xst:1710 - FF/Latch <LED/highdigit_1> (without init value) has a constant value of 1 in block <topmodule>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block topmodule, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 23
 Flip-Flops                                            : 23

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : topmodule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 84
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 17
#      LUT2                        : 4
#      LUT3                        : 2
#      LUT4                        : 19
#      LUT6                        : 3
#      MUXCY                       : 17
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 23
#      FD                          : 20
#      FDC                         : 2
#      FDR                         : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 18
#      IBUF                        : 6
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              23  out of  18224     0%  
 Number of Slice LUTs:                   47  out of   9112     0%  
    Number used as Logic:                47  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     47
   Number with an unused Flip Flop:      24  out of     47    51%  
   Number with an unused LUT:             0  out of     47     0%  
   Number of fully used LUT-FF pairs:    23  out of     47    48%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  20  out of    232     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
execute                            | BUFGP                  | 1     |
clkdiv1/clk_300hz                  | NONE(LED/counter_1)    | 3     |
clk                                | BUFGP                  | 19    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.238ns (Maximum Frequency: 308.809MHz)
   Minimum input arrival time before clock: 3.244ns
   Maximum output required time after clock: 4.817ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkdiv1/clk_300hz'
  Clock period: 1.540ns (frequency: 649.540MHz)
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Delay:               1.540ns (Levels of Logic = 1)
  Source:            LED/counter_1 (FF)
  Destination:       LED/counter_1 (FF)
  Source Clock:      clkdiv1/clk_300hz rising
  Destination Clock: clkdiv1/clk_300hz rising

  Data Path: LED/counter_1 to LED/counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.788  LED/counter_1 (LED/counter_1)
     LUT2:I0->O            4   0.203   0.000  LED/tempsegments<4>1 (display_5_OBUF)
     FDC:D                     0.102          LED/counter_0
    ----------------------------------------
    Total                      1.540ns (0.752ns logic, 0.788ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.238ns (frequency: 308.809MHz)
  Total number of paths / destination ports: 514 / 19
-------------------------------------------------------------------------
Delay:               3.238ns (Levels of Logic = 2)
  Source:            clkdiv1/counter_300hz_7 (FF)
  Destination:       clkdiv1/clk_300hz (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clkdiv1/counter_300hz_7 to clkdiv1/clk_300hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  clkdiv1/counter_300hz_7 (clkdiv1/counter_300hz_7)
     LUT6:I0->O           19   0.203   1.300  clkdiv1/GND_2_o_GND_2_o_equal_5_o<17>1 (clkdiv1/GND_2_o_GND_2_o_equal_5_o<17>)
     LUT4:I1->O            1   0.205   0.000  clkdiv1/clk_300hz_rstpot (clkdiv1/clk_300hz_rstpot)
     FD:D                      0.102          clkdiv1/clk_300hz
    ----------------------------------------
    Total                      3.238ns (0.957ns logic, 2.281ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'execute'
  Total number of paths / destination ports: 5 / 2
-------------------------------------------------------------------------
Offset:              3.244ns (Levels of Logic = 2)
  Source:            opcodein<0> (PAD)
  Destination:       alu1/f_0 (FF)
  Destination Clock: execute rising

  Data Path: opcodein<0> to alu1/f_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.808  opcodein_0_IBUF (opcodein_0_IBUF)
     LUT3:I0->O            1   0.205   0.579  alu1/opcodein[2]_GND_4_o_equal_3_o_inv1 (alu1/opcodein[2]_GND_4_o_equal_3_o_inv)
     FDR:R                     0.430          alu1/f_0
    ----------------------------------------
    Total                      3.244ns (1.857ns logic, 1.387ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkdiv1/clk_300hz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.053ns (Levels of Logic = 2)
  Source:            reset_n (PAD)
  Destination:       LED/counter_1 (FF)
  Destination Clock: clkdiv1/clk_300hz rising

  Data Path: reset_n to LED/counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  reset_n_IBUF (reset_n_IBUF)
     INV:I->O              2   0.206   0.616  LED/reset_n_inv1_INV_0 (LED/reset_n_inv)
     FDC:CLR                   0.430          LED/counter_0
    ----------------------------------------
    Total                      3.053ns (1.858ns logic, 1.195ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkdiv1/clk_300hz'
  Total number of paths / destination ports: 22 / 9
-------------------------------------------------------------------------
Offset:              4.817ns (Levels of Logic = 2)
  Source:            LED/counter_1 (FF)
  Destination:       display<7> (PAD)
  Source Clock:      clkdiv1/clk_300hz rising

  Data Path: LED/counter_1 to display<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.912  LED/counter_1 (LED/counter_1)
     LUT3:I0->O            4   0.205   0.683  LED/_n0072<3>1 (display_2_OBUF)
     OBUF:I->O                 2.571          display_7_OBUF (display<7>)
    ----------------------------------------
    Total                      4.817ns (3.223ns logic, 1.594ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.238|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkdiv1/clk_300hz
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
clkdiv1/clk_300hz|    1.540|         |         |         |
execute          |    1.128|         |         |         |
-----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 12.35 secs
 
--> 


Total memory usage is 127936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :    5 (   0 filtered)

