Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Aug  9 18:16:57 2018
| Host         : DESKTOP-1OHCSLD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_axi_lite_top_timing_summary_routed.rpt -pb soc_axi_lite_top_timing_summary_routed.pb -rpx soc_axi_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_axi_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu_resetn_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/cause_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/cause_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[2]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[3]_rep/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/aluoutM_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/aluoutM_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[4]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[0]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[1]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[2]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[3]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[4]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/pcM_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/pcM_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 194 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.452        0.000                      0                16762        0.055        0.000                      0                16762        3.000        0.000                       0                  3205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     8.408        0.000                       0                     3  
  cpu_clk_clk_pll          3.452        0.000                      0                16632        0.055        0.000                      0                16632        8.870        0.000                       0                  3100  
  timer_clk_clk_pll        6.915        0.000                      0                   66        0.086        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk_clk_pll    cpu_clk_clk_pll         10.884        0.000                      0                   64        3.914        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7   clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.379ns  (logic 5.188ns (31.674%)  route 11.191ns (68.326%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.402    -1.786    u_cpu/wb_stage/cpu_clk
    SLICE_X53Y132        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y132        FDRE (Prop_fdre_C_Q)         0.348    -1.438 r  u_cpu/wb_stage/writereg_next_reg[0]/Q
                         net (fo=110, routed)         1.051    -0.387    u_cpu/exe_stage/writereg_next_reg[0]
    SLICE_X54Y135        LUT6 (Prop_lut6_I2_O)        0.242    -0.145 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.124    -0.021    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X54Y135        LUT6 (Prop_lut6_I4_O)        0.105     0.084 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.657     0.741    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X53Y134        LUT3 (Prop_lut3_I2_O)        0.105     0.846 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.114     1.960    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X61Y123        LUT6 (Prop_lut6_I3_O)        0.105     2.065 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.690     2.754    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X64Y125        LUT3 (Prop_lut3_I2_O)        0.105     2.859 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.519     3.378    u_cpu/exe_stage/p_0_in[1]
    SLICE_X64Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.065 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.008     4.073    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X64Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.173 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.173    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.273 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.273    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.373 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.373    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.473 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.473    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X64Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.573 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.751 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.511     5.263    u_cpu/exe_stage/bout0[25]
    SLICE_X66Y130        LUT4 (Prop_lut4_I3_O)        0.238     5.501 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.501    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X66Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.945 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.945    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X66Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.207 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.419     6.625    u_cpu/exe_stage/p_2_in
    SLICE_X64Y132        LUT5 (Prop_lut5_I1_O)        0.250     6.875 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.745     7.621    u_cpu/decode_stage/controlsE[0]
    SLICE_X53Y133        LUT5 (Prop_lut5_I0_O)        0.105     7.726 f  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.727     8.453    u_cpu/decode_stage/forwardbD[1]
    SLICE_X58Y131        LUT2 (Prop_lut2_I0_O)        0.105     8.558 f  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          1.069     9.627    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X60Y125        LUT6 (Prop_lut6_I1_O)        0.105     9.732 r  u_cpu/decode_stage/inst_sram_addr[31]_i_124/O
                         net (fo=2, routed)           0.935    10.667    u_cpu/decode_stage/inst_sram_addr[31]_i_124_n_5
    SLICE_X58Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.772 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    10.772    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X58Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.212 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.212    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X58Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.310 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.310    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.500 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.908    12.407    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X58Y119        LUT5 (Prop_lut5_I2_O)        0.261    12.668 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.506    13.175    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X58Y119        LUT6 (Prop_lut6_I2_O)        0.105    13.280 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.721    14.001    u_cpu/decode_stage/branchD
    SLICE_X54Y123        LUT5 (Prop_lut5_I2_O)        0.105    14.106 r  u_cpu/decode_stage/inst_sram_addr[2]_i_1/O
                         net (fo=1, routed)           0.488    14.594    u_cpu/fetch_stage/D[2]
    SLICE_X54Y123        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.287    18.620    u_cpu/fetch_stage/cpu_clk
    SLICE_X54Y123        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[2]/C
                         clock pessimism             -0.455    18.165    
                         clock uncertainty           -0.087    18.078    
    SLICE_X54Y123        FDRE (Setup_fdre_C_D)       -0.032    18.046    u_cpu/fetch_stage/inst_sram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.046    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             3.663ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.142ns  (logic 5.188ns (32.140%)  route 10.954ns (67.860%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.402    -1.786    u_cpu/wb_stage/cpu_clk
    SLICE_X53Y132        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y132        FDRE (Prop_fdre_C_Q)         0.348    -1.438 r  u_cpu/wb_stage/writereg_next_reg[0]/Q
                         net (fo=110, routed)         1.051    -0.387    u_cpu/exe_stage/writereg_next_reg[0]
    SLICE_X54Y135        LUT6 (Prop_lut6_I2_O)        0.242    -0.145 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.124    -0.021    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X54Y135        LUT6 (Prop_lut6_I4_O)        0.105     0.084 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.657     0.741    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X53Y134        LUT3 (Prop_lut3_I2_O)        0.105     0.846 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.114     1.960    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X61Y123        LUT6 (Prop_lut6_I3_O)        0.105     2.065 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.690     2.754    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X64Y125        LUT3 (Prop_lut3_I2_O)        0.105     2.859 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.519     3.378    u_cpu/exe_stage/p_0_in[1]
    SLICE_X64Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.065 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.008     4.073    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X64Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.173 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.173    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.273 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.273    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.373 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.373    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.473 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.473    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X64Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.573 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.751 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.511     5.263    u_cpu/exe_stage/bout0[25]
    SLICE_X66Y130        LUT4 (Prop_lut4_I3_O)        0.238     5.501 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.501    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X66Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.945 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.945    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X66Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.207 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.419     6.625    u_cpu/exe_stage/p_2_in
    SLICE_X64Y132        LUT5 (Prop_lut5_I1_O)        0.250     6.875 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.745     7.621    u_cpu/decode_stage/controlsE[0]
    SLICE_X53Y133        LUT5 (Prop_lut5_I0_O)        0.105     7.726 f  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.727     8.453    u_cpu/decode_stage/forwardbD[1]
    SLICE_X58Y131        LUT2 (Prop_lut2_I0_O)        0.105     8.558 f  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          1.069     9.627    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X60Y125        LUT6 (Prop_lut6_I1_O)        0.105     9.732 r  u_cpu/decode_stage/inst_sram_addr[31]_i_124/O
                         net (fo=2, routed)           0.935    10.667    u_cpu/decode_stage/inst_sram_addr[31]_i_124_n_5
    SLICE_X58Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.772 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    10.772    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X58Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.212 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.212    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X58Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.310 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.310    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.500 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.908    12.407    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X58Y119        LUT5 (Prop_lut5_I2_O)        0.261    12.668 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.506    13.175    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X58Y119        LUT6 (Prop_lut6_I2_O)        0.105    13.280 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.717    13.996    u_cpu/decode_stage/branchD
    SLICE_X54Y123        LUT5 (Prop_lut5_I2_O)        0.105    14.101 r  u_cpu/decode_stage/inst_sram_addr[7]_i_1/O
                         net (fo=1, routed)           0.255    14.356    u_cpu/fetch_stage/D[7]
    SLICE_X54Y123        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.287    18.620    u_cpu/fetch_stage/cpu_clk
    SLICE_X54Y123        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[7]/C
                         clock pessimism             -0.455    18.165    
                         clock uncertainty           -0.087    18.078    
    SLICE_X54Y123        FDRE (Setup_fdre_C_D)       -0.059    18.019    u_cpu/fetch_stage/inst_sram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         18.019    
                         arrival time                         -14.356    
  -------------------------------------------------------------------
                         slack                                  3.663    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.055ns  (logic 5.188ns (32.313%)  route 10.867ns (67.687%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.402    -1.786    u_cpu/wb_stage/cpu_clk
    SLICE_X53Y132        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y132        FDRE (Prop_fdre_C_Q)         0.348    -1.438 r  u_cpu/wb_stage/writereg_next_reg[0]/Q
                         net (fo=110, routed)         1.051    -0.387    u_cpu/exe_stage/writereg_next_reg[0]
    SLICE_X54Y135        LUT6 (Prop_lut6_I2_O)        0.242    -0.145 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.124    -0.021    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X54Y135        LUT6 (Prop_lut6_I4_O)        0.105     0.084 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.657     0.741    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X53Y134        LUT3 (Prop_lut3_I2_O)        0.105     0.846 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.114     1.960    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X61Y123        LUT6 (Prop_lut6_I3_O)        0.105     2.065 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.690     2.754    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X64Y125        LUT3 (Prop_lut3_I2_O)        0.105     2.859 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.519     3.378    u_cpu/exe_stage/p_0_in[1]
    SLICE_X64Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.065 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.008     4.073    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X64Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.173 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.173    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.273 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.273    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.373 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.373    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.473 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.473    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X64Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.573 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.751 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.511     5.263    u_cpu/exe_stage/bout0[25]
    SLICE_X66Y130        LUT4 (Prop_lut4_I3_O)        0.238     5.501 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.501    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X66Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.945 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.945    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X66Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.207 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.419     6.625    u_cpu/exe_stage/p_2_in
    SLICE_X64Y132        LUT5 (Prop_lut5_I1_O)        0.250     6.875 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.745     7.621    u_cpu/decode_stage/controlsE[0]
    SLICE_X53Y133        LUT5 (Prop_lut5_I0_O)        0.105     7.726 f  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.727     8.453    u_cpu/decode_stage/forwardbD[1]
    SLICE_X58Y131        LUT2 (Prop_lut2_I0_O)        0.105     8.558 f  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          1.069     9.627    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X60Y125        LUT6 (Prop_lut6_I1_O)        0.105     9.732 r  u_cpu/decode_stage/inst_sram_addr[31]_i_124/O
                         net (fo=2, routed)           0.935    10.667    u_cpu/decode_stage/inst_sram_addr[31]_i_124_n_5
    SLICE_X58Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.772 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    10.772    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X58Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.212 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.212    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X58Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.310 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.310    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.500 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.908    12.407    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X58Y119        LUT5 (Prop_lut5_I2_O)        0.261    12.668 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.506    13.175    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X58Y119        LUT6 (Prop_lut6_I2_O)        0.105    13.280 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.485    13.764    u_cpu/decode_stage/branchD
    SLICE_X54Y119        LUT5 (Prop_lut5_I2_O)        0.105    13.869 r  u_cpu/decode_stage/inst_sram_addr[3]_i_1/O
                         net (fo=1, routed)           0.400    14.270    u_cpu/fetch_stage/D[3]
    SLICE_X54Y118        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.293    18.626    u_cpu/fetch_stage/cpu_clk
    SLICE_X54Y118        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[3]/C
                         clock pessimism             -0.455    18.171    
                         clock uncertainty           -0.087    18.084    
    SLICE_X54Y118        FDRE (Setup_fdre_C_D)       -0.047    18.037    u_cpu/fetch_stage/inst_sram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         18.037    
                         arrival time                         -14.270    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.971ns  (logic 5.188ns (32.485%)  route 10.783ns (67.515%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 18.626 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.402    -1.786    u_cpu/wb_stage/cpu_clk
    SLICE_X53Y132        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y132        FDRE (Prop_fdre_C_Q)         0.348    -1.438 r  u_cpu/wb_stage/writereg_next_reg[0]/Q
                         net (fo=110, routed)         1.051    -0.387    u_cpu/exe_stage/writereg_next_reg[0]
    SLICE_X54Y135        LUT6 (Prop_lut6_I2_O)        0.242    -0.145 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.124    -0.021    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X54Y135        LUT6 (Prop_lut6_I4_O)        0.105     0.084 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.657     0.741    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X53Y134        LUT3 (Prop_lut3_I2_O)        0.105     0.846 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.114     1.960    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X61Y123        LUT6 (Prop_lut6_I3_O)        0.105     2.065 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.690     2.754    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X64Y125        LUT3 (Prop_lut3_I2_O)        0.105     2.859 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.519     3.378    u_cpu/exe_stage/p_0_in[1]
    SLICE_X64Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.065 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.008     4.073    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X64Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.173 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.173    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.273 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.273    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.373 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.373    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.473 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.473    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X64Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.573 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.751 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.511     5.263    u_cpu/exe_stage/bout0[25]
    SLICE_X66Y130        LUT4 (Prop_lut4_I3_O)        0.238     5.501 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.501    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X66Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.945 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.945    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X66Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.207 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.419     6.625    u_cpu/exe_stage/p_2_in
    SLICE_X64Y132        LUT5 (Prop_lut5_I1_O)        0.250     6.875 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.745     7.621    u_cpu/decode_stage/controlsE[0]
    SLICE_X53Y133        LUT5 (Prop_lut5_I0_O)        0.105     7.726 f  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.727     8.453    u_cpu/decode_stage/forwardbD[1]
    SLICE_X58Y131        LUT2 (Prop_lut2_I0_O)        0.105     8.558 f  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          1.069     9.627    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X60Y125        LUT6 (Prop_lut6_I1_O)        0.105     9.732 r  u_cpu/decode_stage/inst_sram_addr[31]_i_124/O
                         net (fo=2, routed)           0.935    10.667    u_cpu/decode_stage/inst_sram_addr[31]_i_124_n_5
    SLICE_X58Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.772 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    10.772    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X58Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.212 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.212    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X58Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.310 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.310    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.500 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.908    12.407    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X58Y119        LUT5 (Prop_lut5_I2_O)        0.261    12.668 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.506    13.175    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X58Y119        LUT6 (Prop_lut6_I2_O)        0.105    13.280 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.436    13.716    u_cpu/decode_stage/branchD
    SLICE_X54Y119        LUT5 (Prop_lut5_I2_O)        0.105    13.821 r  u_cpu/decode_stage/inst_sram_addr[6]_i_1/O
                         net (fo=1, routed)           0.364    14.185    u_cpu/fetch_stage/D[6]
    SLICE_X54Y118        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.293    18.626    u_cpu/fetch_stage/cpu_clk
    SLICE_X54Y118        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[6]/C
                         clock pessimism             -0.455    18.171    
                         clock uncertainty           -0.087    18.084    
    SLICE_X54Y118        FDRE (Setup_fdre_C_D)       -0.059    18.025    u_cpu/fetch_stage/inst_sram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         18.025    
                         arrival time                         -14.185    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.951ns  (logic 5.188ns (32.524%)  route 10.763ns (67.476%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.402    -1.786    u_cpu/wb_stage/cpu_clk
    SLICE_X53Y132        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y132        FDRE (Prop_fdre_C_Q)         0.348    -1.438 r  u_cpu/wb_stage/writereg_next_reg[0]/Q
                         net (fo=110, routed)         1.051    -0.387    u_cpu/exe_stage/writereg_next_reg[0]
    SLICE_X54Y135        LUT6 (Prop_lut6_I2_O)        0.242    -0.145 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.124    -0.021    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X54Y135        LUT6 (Prop_lut6_I4_O)        0.105     0.084 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.657     0.741    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X53Y134        LUT3 (Prop_lut3_I2_O)        0.105     0.846 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.114     1.960    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X61Y123        LUT6 (Prop_lut6_I3_O)        0.105     2.065 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.690     2.754    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X64Y125        LUT3 (Prop_lut3_I2_O)        0.105     2.859 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.519     3.378    u_cpu/exe_stage/p_0_in[1]
    SLICE_X64Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.065 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.008     4.073    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X64Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.173 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.173    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.273 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.273    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.373 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.373    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.473 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.473    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X64Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.573 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.751 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.511     5.263    u_cpu/exe_stage/bout0[25]
    SLICE_X66Y130        LUT4 (Prop_lut4_I3_O)        0.238     5.501 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.501    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X66Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.945 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.945    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X66Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.207 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.419     6.625    u_cpu/exe_stage/p_2_in
    SLICE_X64Y132        LUT5 (Prop_lut5_I1_O)        0.250     6.875 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.745     7.621    u_cpu/decode_stage/controlsE[0]
    SLICE_X53Y133        LUT5 (Prop_lut5_I0_O)        0.105     7.726 f  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.727     8.453    u_cpu/decode_stage/forwardbD[1]
    SLICE_X58Y131        LUT2 (Prop_lut2_I0_O)        0.105     8.558 f  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          1.069     9.627    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X60Y125        LUT6 (Prop_lut6_I1_O)        0.105     9.732 r  u_cpu/decode_stage/inst_sram_addr[31]_i_124/O
                         net (fo=2, routed)           0.935    10.667    u_cpu/decode_stage/inst_sram_addr[31]_i_124_n_5
    SLICE_X58Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.772 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    10.772    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X58Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.212 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.212    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X58Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.310 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.310    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.500 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.908    12.407    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X58Y119        LUT5 (Prop_lut5_I2_O)        0.261    12.668 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.506    13.175    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X58Y119        LUT6 (Prop_lut6_I2_O)        0.105    13.280 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.781    14.060    u_cpu/decode_stage/branchD
    SLICE_X54Y127        LUT5 (Prop_lut5_I2_O)        0.105    14.165 r  u_cpu/decode_stage/inst_sram_addr[31]_i_3/O
                         net (fo=1, routed)           0.000    14.165    u_cpu/fetch_stage/D[31]
    SLICE_X54Y127        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.289    18.622    u_cpu/fetch_stage/cpu_clk
    SLICE_X54Y127        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[31]/C
                         clock pessimism             -0.455    18.167    
                         clock uncertainty           -0.087    18.080    
    SLICE_X54Y127        FDSE (Setup_fdse_C_D)        0.032    18.112    u_cpu/fetch_stage/inst_sram_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         18.112    
                         arrival time                         -14.165    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.934ns  (logic 5.188ns (32.559%)  route 10.746ns (67.441%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.402    -1.786    u_cpu/wb_stage/cpu_clk
    SLICE_X53Y132        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y132        FDRE (Prop_fdre_C_Q)         0.348    -1.438 r  u_cpu/wb_stage/writereg_next_reg[0]/Q
                         net (fo=110, routed)         1.051    -0.387    u_cpu/exe_stage/writereg_next_reg[0]
    SLICE_X54Y135        LUT6 (Prop_lut6_I2_O)        0.242    -0.145 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.124    -0.021    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X54Y135        LUT6 (Prop_lut6_I4_O)        0.105     0.084 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.657     0.741    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X53Y134        LUT3 (Prop_lut3_I2_O)        0.105     0.846 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.114     1.960    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X61Y123        LUT6 (Prop_lut6_I3_O)        0.105     2.065 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.690     2.754    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X64Y125        LUT3 (Prop_lut3_I2_O)        0.105     2.859 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.519     3.378    u_cpu/exe_stage/p_0_in[1]
    SLICE_X64Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.065 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.008     4.073    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X64Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.173 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.173    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.273 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.273    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.373 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.373    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.473 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.473    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X64Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.573 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.751 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.511     5.263    u_cpu/exe_stage/bout0[25]
    SLICE_X66Y130        LUT4 (Prop_lut4_I3_O)        0.238     5.501 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.501    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X66Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.945 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.945    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X66Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.207 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.419     6.625    u_cpu/exe_stage/p_2_in
    SLICE_X64Y132        LUT5 (Prop_lut5_I1_O)        0.250     6.875 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.745     7.621    u_cpu/decode_stage/controlsE[0]
    SLICE_X53Y133        LUT5 (Prop_lut5_I0_O)        0.105     7.726 f  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.727     8.453    u_cpu/decode_stage/forwardbD[1]
    SLICE_X58Y131        LUT2 (Prop_lut2_I0_O)        0.105     8.558 f  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          1.069     9.627    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X60Y125        LUT6 (Prop_lut6_I1_O)        0.105     9.732 r  u_cpu/decode_stage/inst_sram_addr[31]_i_124/O
                         net (fo=2, routed)           0.935    10.667    u_cpu/decode_stage/inst_sram_addr[31]_i_124_n_5
    SLICE_X58Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.772 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    10.772    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X58Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.212 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.212    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X58Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.310 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.310    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.500 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.908    12.407    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X58Y119        LUT5 (Prop_lut5_I2_O)        0.261    12.668 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.506    13.175    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X58Y119        LUT6 (Prop_lut6_I2_O)        0.105    13.280 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.764    14.044    u_cpu/decode_stage/branchD
    SLICE_X54Y127        LUT5 (Prop_lut5_I2_O)        0.105    14.149 r  u_cpu/decode_stage/inst_sram_addr[27]_i_1/O
                         net (fo=1, routed)           0.000    14.149    u_cpu/fetch_stage/D[27]
    SLICE_X54Y127        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.289    18.622    u_cpu/fetch_stage/cpu_clk
    SLICE_X54Y127        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[27]/C
                         clock pessimism             -0.455    18.167    
                         clock uncertainty           -0.087    18.080    
    SLICE_X54Y127        FDSE (Setup_fdse_C_D)        0.030    18.110    u_cpu/fetch_stage/inst_sram_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.933ns  (logic 5.188ns (32.562%)  route 10.745ns (67.438%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.402    -1.786    u_cpu/wb_stage/cpu_clk
    SLICE_X53Y132        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y132        FDRE (Prop_fdre_C_Q)         0.348    -1.438 r  u_cpu/wb_stage/writereg_next_reg[0]/Q
                         net (fo=110, routed)         1.051    -0.387    u_cpu/exe_stage/writereg_next_reg[0]
    SLICE_X54Y135        LUT6 (Prop_lut6_I2_O)        0.242    -0.145 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.124    -0.021    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X54Y135        LUT6 (Prop_lut6_I4_O)        0.105     0.084 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.657     0.741    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X53Y134        LUT3 (Prop_lut3_I2_O)        0.105     0.846 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.114     1.960    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X61Y123        LUT6 (Prop_lut6_I3_O)        0.105     2.065 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.690     2.754    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X64Y125        LUT3 (Prop_lut3_I2_O)        0.105     2.859 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.519     3.378    u_cpu/exe_stage/p_0_in[1]
    SLICE_X64Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.065 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.008     4.073    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X64Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.173 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.173    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.273 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.273    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.373 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.373    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.473 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.473    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X64Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.573 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.751 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.511     5.263    u_cpu/exe_stage/bout0[25]
    SLICE_X66Y130        LUT4 (Prop_lut4_I3_O)        0.238     5.501 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.501    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X66Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.945 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.945    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X66Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.207 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.419     6.625    u_cpu/exe_stage/p_2_in
    SLICE_X64Y132        LUT5 (Prop_lut5_I1_O)        0.250     6.875 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.745     7.621    u_cpu/decode_stage/controlsE[0]
    SLICE_X53Y133        LUT5 (Prop_lut5_I0_O)        0.105     7.726 f  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.727     8.453    u_cpu/decode_stage/forwardbD[1]
    SLICE_X58Y131        LUT2 (Prop_lut2_I0_O)        0.105     8.558 f  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          1.069     9.627    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X60Y125        LUT6 (Prop_lut6_I1_O)        0.105     9.732 r  u_cpu/decode_stage/inst_sram_addr[31]_i_124/O
                         net (fo=2, routed)           0.935    10.667    u_cpu/decode_stage/inst_sram_addr[31]_i_124_n_5
    SLICE_X58Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.772 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    10.772    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X58Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.212 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.212    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X58Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.310 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.310    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.500 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.908    12.407    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X58Y119        LUT5 (Prop_lut5_I2_O)        0.261    12.668 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.506    13.175    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X58Y119        LUT6 (Prop_lut6_I2_O)        0.105    13.280 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.762    14.042    u_cpu/decode_stage/branchD
    SLICE_X54Y127        LUT5 (Prop_lut5_I2_O)        0.105    14.147 r  u_cpu/decode_stage/inst_sram_addr[30]_i_1/O
                         net (fo=1, routed)           0.000    14.147    u_cpu/fetch_stage/D[30]
    SLICE_X54Y127        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.289    18.622    u_cpu/fetch_stage/cpu_clk
    SLICE_X54Y127        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[30]/C
                         clock pessimism             -0.455    18.167    
                         clock uncertainty           -0.087    18.080    
    SLICE_X54Y127        FDRE (Setup_fdre_C_D)        0.032    18.112    u_cpu/fetch_stage/inst_sram_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         18.112    
                         arrival time                         -14.147    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             3.976ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.920ns  (logic 5.188ns (32.587%)  route 10.732ns (67.413%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.402    -1.786    u_cpu/wb_stage/cpu_clk
    SLICE_X53Y132        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y132        FDRE (Prop_fdre_C_Q)         0.348    -1.438 r  u_cpu/wb_stage/writereg_next_reg[0]/Q
                         net (fo=110, routed)         1.051    -0.387    u_cpu/exe_stage/writereg_next_reg[0]
    SLICE_X54Y135        LUT6 (Prop_lut6_I2_O)        0.242    -0.145 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.124    -0.021    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X54Y135        LUT6 (Prop_lut6_I4_O)        0.105     0.084 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.657     0.741    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X53Y134        LUT3 (Prop_lut3_I2_O)        0.105     0.846 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.114     1.960    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X61Y123        LUT6 (Prop_lut6_I3_O)        0.105     2.065 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.690     2.754    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X64Y125        LUT3 (Prop_lut3_I2_O)        0.105     2.859 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.519     3.378    u_cpu/exe_stage/p_0_in[1]
    SLICE_X64Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.065 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.008     4.073    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X64Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.173 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.173    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.273 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.273    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.373 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.373    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.473 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.473    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X64Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.573 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.751 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.511     5.263    u_cpu/exe_stage/bout0[25]
    SLICE_X66Y130        LUT4 (Prop_lut4_I3_O)        0.238     5.501 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.501    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X66Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.945 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.945    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X66Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.207 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.419     6.625    u_cpu/exe_stage/p_2_in
    SLICE_X64Y132        LUT5 (Prop_lut5_I1_O)        0.250     6.875 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.745     7.621    u_cpu/decode_stage/controlsE[0]
    SLICE_X53Y133        LUT5 (Prop_lut5_I0_O)        0.105     7.726 f  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.727     8.453    u_cpu/decode_stage/forwardbD[1]
    SLICE_X58Y131        LUT2 (Prop_lut2_I0_O)        0.105     8.558 f  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          1.069     9.627    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X60Y125        LUT6 (Prop_lut6_I1_O)        0.105     9.732 r  u_cpu/decode_stage/inst_sram_addr[31]_i_124/O
                         net (fo=2, routed)           0.935    10.667    u_cpu/decode_stage/inst_sram_addr[31]_i_124_n_5
    SLICE_X58Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.772 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    10.772    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X58Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.212 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.212    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X58Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.310 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.310    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.500 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.908    12.407    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X58Y119        LUT5 (Prop_lut5_I2_O)        0.261    12.668 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.506    13.175    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X58Y119        LUT6 (Prop_lut6_I2_O)        0.105    13.280 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.750    14.030    u_cpu/decode_stage/branchD
    SLICE_X53Y123        LUT5 (Prop_lut5_I2_O)        0.105    14.135 r  u_cpu/decode_stage/inst_sram_addr[15]_i_1/O
                         net (fo=1, routed)           0.000    14.135    u_cpu/fetch_stage/D[15]
    SLICE_X53Y123        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.288    18.621    u_cpu/fetch_stage/cpu_clk
    SLICE_X53Y123        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[15]/C
                         clock pessimism             -0.455    18.166    
                         clock uncertainty           -0.087    18.079    
    SLICE_X53Y123        FDRE (Setup_fdre_C_D)        0.032    18.111    u_cpu/fetch_stage/inst_sram_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         18.111    
                         arrival time                         -14.135    
  -------------------------------------------------------------------
                         slack                                  3.976    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.909ns  (logic 5.188ns (32.611%)  route 10.721ns (67.389%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.402    -1.786    u_cpu/wb_stage/cpu_clk
    SLICE_X53Y132        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y132        FDRE (Prop_fdre_C_Q)         0.348    -1.438 r  u_cpu/wb_stage/writereg_next_reg[0]/Q
                         net (fo=110, routed)         1.051    -0.387    u_cpu/exe_stage/writereg_next_reg[0]
    SLICE_X54Y135        LUT6 (Prop_lut6_I2_O)        0.242    -0.145 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.124    -0.021    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X54Y135        LUT6 (Prop_lut6_I4_O)        0.105     0.084 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.657     0.741    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X53Y134        LUT3 (Prop_lut3_I2_O)        0.105     0.846 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.114     1.960    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X61Y123        LUT6 (Prop_lut6_I3_O)        0.105     2.065 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.690     2.754    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X64Y125        LUT3 (Prop_lut3_I2_O)        0.105     2.859 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.519     3.378    u_cpu/exe_stage/p_0_in[1]
    SLICE_X64Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.065 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.008     4.073    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X64Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.173 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.173    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.273 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.273    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.373 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.373    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.473 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.473    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X64Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.573 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.751 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.511     5.263    u_cpu/exe_stage/bout0[25]
    SLICE_X66Y130        LUT4 (Prop_lut4_I3_O)        0.238     5.501 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.501    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X66Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.945 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.945    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X66Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.207 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.419     6.625    u_cpu/exe_stage/p_2_in
    SLICE_X64Y132        LUT5 (Prop_lut5_I1_O)        0.250     6.875 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.745     7.621    u_cpu/decode_stage/controlsE[0]
    SLICE_X53Y133        LUT5 (Prop_lut5_I0_O)        0.105     7.726 f  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.727     8.453    u_cpu/decode_stage/forwardbD[1]
    SLICE_X58Y131        LUT2 (Prop_lut2_I0_O)        0.105     8.558 f  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          1.069     9.627    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X60Y125        LUT6 (Prop_lut6_I1_O)        0.105     9.732 r  u_cpu/decode_stage/inst_sram_addr[31]_i_124/O
                         net (fo=2, routed)           0.935    10.667    u_cpu/decode_stage/inst_sram_addr[31]_i_124_n_5
    SLICE_X58Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.772 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    10.772    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X58Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.212 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.212    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X58Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.310 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.310    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.500 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.908    12.407    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X58Y119        LUT5 (Prop_lut5_I2_O)        0.261    12.668 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.506    13.175    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X58Y119        LUT6 (Prop_lut6_I2_O)        0.105    13.280 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.738    14.018    u_cpu/decode_stage/branchD
    SLICE_X55Y127        LUT5 (Prop_lut5_I2_O)        0.105    14.123 r  u_cpu/decode_stage/inst_sram_addr[26]_i_1/O
                         net (fo=1, routed)           0.000    14.123    u_cpu/fetch_stage/D[26]
    SLICE_X55Y127        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.289    18.622    u_cpu/fetch_stage/cpu_clk
    SLICE_X55Y127        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[26]/C
                         clock pessimism             -0.455    18.167    
                         clock uncertainty           -0.087    18.080    
    SLICE_X55Y127        FDSE (Setup_fdse_C_D)        0.030    18.110    u_cpu/fetch_stage/inst_sram_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         18.110    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.944ns  (logic 5.188ns (32.539%)  route 10.756ns (67.461%))
  Logic Levels:           26  (CARRY4=12 LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.786ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.402    -1.786    u_cpu/wb_stage/cpu_clk
    SLICE_X53Y132        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y132        FDRE (Prop_fdre_C_Q)         0.348    -1.438 r  u_cpu/wb_stage/writereg_next_reg[0]/Q
                         net (fo=110, routed)         1.051    -0.387    u_cpu/exe_stage/writereg_next_reg[0]
    SLICE_X54Y135        LUT6 (Prop_lut6_I2_O)        0.242    -0.145 f  u_cpu/exe_stage/mem_write_dataM[31]_i_5/O
                         net (fo=1, routed)           0.124    -0.021    u_cpu/wb_stage/rtE_reg[2]
    SLICE_X54Y135        LUT6 (Prop_lut6_I4_O)        0.105     0.084 f  u_cpu/wb_stage/mem_write_dataM[31]_i_2/O
                         net (fo=3, routed)           0.657     0.741    u_cpu/exe_stage/writereg_next_reg[3]_2
    SLICE_X53Y134        LUT3 (Prop_lut3_I2_O)        0.105     0.846 r  u_cpu/exe_stage/mem_write_dataM[30]_i_3/O
                         net (fo=31, routed)          1.114     1.960    u_cpu/exe_stage/mem_write_dataM[30]_i_3_n_5
    SLICE_X61Y123        LUT6 (Prop_lut6_I3_O)        0.105     2.065 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           0.690     2.754    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X64Y125        LUT3 (Prop_lut3_I2_O)        0.105     2.859 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.519     3.378    u_cpu/exe_stage/p_0_in[1]
    SLICE_X64Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.065 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.008     4.073    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X64Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.173 r  u_cpu/exe_stage/hilo_temp2_i_49/CO[3]
                         net (fo=1, routed)           0.000     4.173    u_cpu/exe_stage/hilo_temp2_i_49_n_5
    SLICE_X64Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.273 r  u_cpu/exe_stage/hilo_temp2_i_44/CO[3]
                         net (fo=1, routed)           0.000     4.273    u_cpu/exe_stage/hilo_temp2_i_44_n_5
    SLICE_X64Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.373 r  u_cpu/exe_stage/hilo_temp2_i_38/CO[3]
                         net (fo=1, routed)           0.000     4.373    u_cpu/exe_stage/hilo_temp2_i_38_n_5
    SLICE_X64Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.473 r  u_cpu/exe_stage/hilo_temp2__0_i_30/CO[3]
                         net (fo=1, routed)           0.000     4.473    u_cpu/exe_stage/hilo_temp2__0_i_30_n_5
    SLICE_X64Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.573 r  u_cpu/exe_stage/hilo_temp2__0_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.573    u_cpu/exe_stage/hilo_temp2__0_i_25_n_5
    SLICE_X64Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     4.751 r  u_cpu/exe_stage/hilo_temp2__0_i_20/O[0]
                         net (fo=2, routed)           0.511     5.263    u_cpu/exe_stage/bout0[25]
    SLICE_X66Y130        LUT4 (Prop_lut4_I3_O)        0.238     5.501 r  u_cpu/exe_stage/aluout_reg[27]_i_9/O
                         net (fo=1, routed)           0.000     5.501    u_cpu/exe_stage/aluout_reg[27]_i_9_n_5
    SLICE_X66Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.945 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.945    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X66Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     6.207 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.419     6.625    u_cpu/exe_stage/p_2_in
    SLICE_X64Y132        LUT5 (Prop_lut5_I1_O)        0.250     6.875 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.745     7.621    u_cpu/decode_stage/controlsE[0]
    SLICE_X53Y133        LUT5 (Prop_lut5_I0_O)        0.105     7.726 f  u_cpu/decode_stage/srcbE[31]_i_2/O
                         net (fo=35, routed)          0.727     8.453    u_cpu/decode_stage/forwardbD[1]
    SLICE_X58Y131        LUT2 (Prop_lut2_I0_O)        0.105     8.558 f  u_cpu/decode_stage/inst_sram_addr[31]_i_107/O
                         net (fo=32, routed)          1.069     9.627    u_cpu/decode_stage/inst_sram_addr_reg[31]
    SLICE_X60Y125        LUT6 (Prop_lut6_I1_O)        0.105     9.732 r  u_cpu/decode_stage/inst_sram_addr[31]_i_124/O
                         net (fo=2, routed)           0.935    10.667    u_cpu/decode_stage/inst_sram_addr[31]_i_124_n_5
    SLICE_X58Y128        LUT6 (Prop_lut6_I3_O)        0.105    10.772 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    10.772    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X58Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.212 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.212    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X58Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.310 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.310    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X58Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.500 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.908    12.407    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X58Y119        LUT5 (Prop_lut5_I2_O)        0.261    12.668 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.506    13.175    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X58Y119        LUT6 (Prop_lut6_I2_O)        0.105    13.280 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.774    14.053    u_cpu/decode_stage/branchD
    SLICE_X56Y128        LUT5 (Prop_lut5_I2_O)        0.105    14.158 r  u_cpu/decode_stage/inst_sram_addr[24]_i_1/O
                         net (fo=1, routed)           0.000    14.158    u_cpu/fetch_stage/D[24]
    SLICE_X56Y128        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.289    18.622    u_cpu/fetch_stage/cpu_clk
    SLICE_X56Y128        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[24]/C
                         clock pessimism             -0.455    18.167    
                         clock uncertainty           -0.087    18.080    
    SLICE_X56Y128        FDSE (Setup_fdse_C_D)        0.072    18.152    u_cpu/fetch_stage/inst_sram_addr_reg[24]
  -------------------------------------------------------------------
                         required time                         18.152    
                         arrival time                         -14.158    
  -------------------------------------------------------------------
                         slack                                  3.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.717%)  route 0.167ns (54.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.642    -0.477    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X75Y99         FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.S_AXI_BID_reg[3]/Q
                         net (fo=1, routed)           0.167    -0.169    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/D[5]
    SLICE_X72Y100        FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.849    -0.302    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X72Y100        FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]/C
                         clock pessimism              0.026    -0.276    
    SLICE_X72Y100        FDRE (Hold_fdre_C_D)         0.052    -0.224    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.881%)  route 0.186ns (47.119%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.645    -0.474    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X68Y99         FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.124    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/chosen[0]
    SLICE_X68Y101        LUT4 (Prop_lut4_I2_O)        0.045    -0.079 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_ready_i_i_1__4/O
                         net (fo=1, routed)           0.000    -0.079    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_ready_i_i_1__4_n_0
    SLICE_X68Y101        FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.850    -0.301    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X68Y101        FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_ready_i_reg/C
                         clock pessimism              0.026    -0.275    
    SLICE_X68Y101        FDRE (Hold_fdre_C_D)         0.120    -0.155    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_confreg/conf_rdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.189ns (45.502%)  route 0.226ns (54.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.648    -0.471    u_confreg/cpu_clk
    SLICE_X63Y98         FDRE                                         r  u_confreg/conf_rdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  u_confreg/conf_rdata_reg_reg[8]/Q
                         net (fo=2, routed)           0.226    -0.104    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[8]
    SLICE_X64Y103        LUT3 (Prop_lut3_I0_O)        0.048    -0.056 r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[8]
    SLICE_X64Y103        FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.851    -0.300    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X64Y103        FDRE                                         r  u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[8]/C
                         clock pessimism              0.026    -0.274    
    SLICE_X64Y103        FDRE (Hold_fdre_C_D)         0.131    -0.143    u_axi_crossbar_1x2/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_confreg/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_confreg/scan_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.231ns (54.245%)  route 0.195ns (45.755%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.652    -0.467    u_confreg/cpu_clk
    SLICE_X55Y99         FDRE                                         r  u_confreg/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  u_confreg/count_reg[19]/Q
                         net (fo=13, routed)          0.195    -0.131    u_confreg/sel0[2]
    SLICE_X60Y100        MUXF7 (Prop_muxf7_S_O)       0.090    -0.041 r  u_confreg/scan_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.041    u_confreg/scan_data_1[1]
    SLICE_X60Y100        FDRE                                         r  u_confreg/scan_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.855    -0.296    u_confreg/cpu_clk
    SLICE_X60Y100        FDRE                                         r  u_confreg/scan_data_reg[1]/C
                         clock pessimism              0.026    -0.270    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.134    -0.136    u_confreg/scan_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.509%)  route 0.176ns (55.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.581    -0.539    u_cpu/wb_stage/cpu_clk
    SLICE_X54Y136        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_cpu/wb_stage/writereg_next_reg[4]/Q
                         net (fo=107, routed)         0.176    -0.222    u_cpu/regfile/rf_reg_r1_0_31_24_29/ADDRD4
    SLICE_X56Y135        RAMD32                                       r  u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.851    -0.300    u_cpu/regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y135        RAMD32                                       r  u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.224    -0.524    
    SLICE_X56Y135        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.324    u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.509%)  route 0.176ns (55.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.581    -0.539    u_cpu/wb_stage/cpu_clk
    SLICE_X54Y136        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_cpu/wb_stage/writereg_next_reg[4]/Q
                         net (fo=107, routed)         0.176    -0.222    u_cpu/regfile/rf_reg_r1_0_31_24_29/ADDRD4
    SLICE_X56Y135        RAMD32                                       r  u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.851    -0.300    u_cpu/regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y135        RAMD32                                       r  u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.224    -0.524    
    SLICE_X56Y135        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.324    u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.509%)  route 0.176ns (55.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.581    -0.539    u_cpu/wb_stage/cpu_clk
    SLICE_X54Y136        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_cpu/wb_stage/writereg_next_reg[4]/Q
                         net (fo=107, routed)         0.176    -0.222    u_cpu/regfile/rf_reg_r1_0_31_24_29/ADDRD4
    SLICE_X56Y135        RAMD32                                       r  u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.851    -0.300    u_cpu/regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y135        RAMD32                                       r  u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.224    -0.524    
    SLICE_X56Y135        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.324    u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.509%)  route 0.176ns (55.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.581    -0.539    u_cpu/wb_stage/cpu_clk
    SLICE_X54Y136        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_cpu/wb_stage/writereg_next_reg[4]/Q
                         net (fo=107, routed)         0.176    -0.222    u_cpu/regfile/rf_reg_r1_0_31_24_29/ADDRD4
    SLICE_X56Y135        RAMD32                                       r  u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.851    -0.300    u_cpu/regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y135        RAMD32                                       r  u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.224    -0.524    
    SLICE_X56Y135        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.324    u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.509%)  route 0.176ns (55.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.581    -0.539    u_cpu/wb_stage/cpu_clk
    SLICE_X54Y136        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_cpu/wb_stage/writereg_next_reg[4]/Q
                         net (fo=107, routed)         0.176    -0.222    u_cpu/regfile/rf_reg_r1_0_31_24_29/ADDRD4
    SLICE_X56Y135        RAMD32                                       r  u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.851    -0.300    u_cpu/regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y135        RAMD32                                       r  u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.224    -0.524    
    SLICE_X56Y135        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.324    u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_cpu/wb_stage/writereg_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.509%)  route 0.176ns (55.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.581    -0.539    u_cpu/wb_stage/cpu_clk
    SLICE_X54Y136        FDRE                                         r  u_cpu/wb_stage/writereg_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  u_cpu/wb_stage/writereg_next_reg[4]/Q
                         net (fo=107, routed)         0.176    -0.222    u_cpu/regfile/rf_reg_r1_0_31_24_29/ADDRD4
    SLICE_X56Y135        RAMD32                                       r  u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.851    -0.300    u_cpu/regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y135        RAMD32                                       r  u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.224    -0.524    
    SLICE_X56Y135        RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.324    u_cpu/regfile/rf_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X6Y28    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X6Y28    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y20    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y20    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X6Y17    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X6Y17    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y29    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y29    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y25    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[214].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X2Y25    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[214].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y124   u_cpu/d_cache/d_tags_reg_0_63_13_13/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y124   u_cpu/d_cache/d_tags_reg_0_63_14_14/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y124   u_cpu/d_cache/d_tags_reg_0_63_15_15/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X60Y124   u_cpu/d_cache/d_tags_reg_0_63_16_16/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y117   u_cpu/i_cache/d_data1_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y117   u_cpu/i_cache/d_data1_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y117   u_cpu/i_cache/d_data1_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y117   u_cpu/i_cache/d_data1_reg_0_63_3_3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y115   u_cpu/i_cache/d_data1_reg_0_63_4_4/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y115   u_cpu/i_cache/d_data1_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y119   u_cpu/i_cache/d_data2_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y119   u_cpu/i_cache/d_data2_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y119   u_cpu/i_cache/d_data2_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y119   u_cpu/i_cache/d_data2_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y118   u_cpu/i_cache/d_data2_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y118   u_cpu/i_cache/d_data2_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y118   u_cpu/i_cache/d_data2_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X52Y118   u_cpu/i_cache/d_data2_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X56Y118   u_cpu/i_cache/d_data3_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X56Y118   u_cpu/i_cache/d_data3_reg_0_63_1_1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 1.883ns (61.962%)  route 1.156ns (38.038%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.776ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.776    u_confreg/timer_clk
    SLICE_X50Y102        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.348    -1.428 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.155    -0.273    u_confreg/write_timer_begin_r3
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.242    -0.031 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.031    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.409 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.507 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.507    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.605 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.605    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.703 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.704    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.802 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.802    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.900 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.998 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.998    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.263 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.263    u_confreg/timer_reg[28]_i_1_n_11
    SLICE_X51Y103        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y103        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y103        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.263    
  -------------------------------------------------------------------
                         slack                                  6.915    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 1.878ns (61.899%)  route 1.156ns (38.101%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.776ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.776    u_confreg/timer_clk
    SLICE_X50Y102        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.348    -1.428 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.155    -0.273    u_confreg/write_timer_begin_r3
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.242    -0.031 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.031    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.409 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.507 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.507    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.605 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.605    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.703 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.704    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.802 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.802    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.900 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.998 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.998    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.258 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.258    u_confreg/timer_reg[28]_i_1_n_9
    SLICE_X51Y103        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y103        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y103        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.258    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             6.980ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.974ns  (logic 1.818ns (61.130%)  route 1.156ns (38.870%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.776ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.776    u_confreg/timer_clk
    SLICE_X50Y102        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.348    -1.428 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.155    -0.273    u_confreg/write_timer_begin_r3
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.242    -0.031 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.031    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.409 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.507 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.507    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.605 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.605    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.703 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.704    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.802 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.802    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.900 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.998 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.998    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.198 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.198    u_confreg/timer_reg[28]_i_1_n_10
    SLICE_X51Y103        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y103        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y103        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.198    
  -------------------------------------------------------------------
                         slack                                  6.980    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 1.799ns (60.880%)  route 1.156ns (39.120%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.776ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.776    u_confreg/timer_clk
    SLICE_X50Y102        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.348    -1.428 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.155    -0.273    u_confreg/write_timer_begin_r3
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.242    -0.031 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.031    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.409 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.507 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.507    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.605 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.605    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.703 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.704    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.802 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.802    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.900 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.998 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.998    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X51Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.179 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.179    u_confreg/timer_reg[28]_i_1_n_12
    SLICE_X51Y103        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y103        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y103        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             7.017ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 1.785ns (60.694%)  route 1.156ns (39.306%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.776ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.776    u_confreg/timer_clk
    SLICE_X50Y102        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.348    -1.428 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.155    -0.273    u_confreg/write_timer_begin_r3
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.242    -0.031 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.031    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.409 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.507 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.507    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.605 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.605    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.703 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.704    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.802 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.802    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.900 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.165 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.165    u_confreg/timer_reg[24]_i_1_n_11
    SLICE_X51Y102        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y102        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.435     8.200    
                         clock uncertainty           -0.077     8.123    
    SLICE_X51Y102        FDRE (Setup_fdre_C_D)        0.059     8.182    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                          -1.165    
  -------------------------------------------------------------------
                         slack                                  7.017    

Slack (MET) :             7.022ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 1.780ns (60.627%)  route 1.156ns (39.373%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.776ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.776    u_confreg/timer_clk
    SLICE_X50Y102        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.348    -1.428 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.155    -0.273    u_confreg/write_timer_begin_r3
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.242    -0.031 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.031    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.409 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.507 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.507    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.605 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.605    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.703 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.704    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.802 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.802    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.900 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.160 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.160    u_confreg/timer_reg[24]_i_1_n_9
    SLICE_X51Y102        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y102        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.435     8.200    
                         clock uncertainty           -0.077     8.123    
    SLICE_X51Y102        FDRE (Setup_fdre_C_D)        0.059     8.182    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  7.022    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.876ns  (logic 1.720ns (59.806%)  route 1.156ns (40.194%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.776ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.776    u_confreg/timer_clk
    SLICE_X50Y102        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.348    -1.428 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.155    -0.273    u_confreg/write_timer_begin_r3
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.242    -0.031 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.031    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.409 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.507 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.507    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.605 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.605    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.703 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.704    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.802 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.802    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.900 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.100 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.100    u_confreg/timer_reg[24]_i_1_n_10
    SLICE_X51Y102        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y102        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.435     8.200    
                         clock uncertainty           -0.077     8.123    
    SLICE_X51Y102        FDRE (Setup_fdre_C_D)        0.059     8.182    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.101ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 1.701ns (59.539%)  route 1.156ns (40.461%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.776ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.776    u_confreg/timer_clk
    SLICE_X50Y102        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.348    -1.428 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.155    -0.273    u_confreg/write_timer_begin_r3
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.242    -0.031 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.031    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.409 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.507 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.507    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.605 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.605    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.703 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.704    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.802 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.802    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.900 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.900    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.081 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.081    u_confreg/timer_reg[24]_i_1_n_12
    SLICE_X51Y102        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y102        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.435     8.200    
                         clock uncertainty           -0.077     8.123    
    SLICE_X51Y102        FDRE (Setup_fdre_C_D)        0.059     8.182    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          8.182    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  7.101    

Slack (MET) :             7.111ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 1.687ns (59.339%)  route 1.156ns (40.661%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.776ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.776    u_confreg/timer_clk
    SLICE_X50Y102        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.348    -1.428 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.155    -0.273    u_confreg/write_timer_begin_r3
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.242    -0.031 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.031    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.409 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.507 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.507    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.605 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.605    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.703 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.704    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.802 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.802    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.067 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.067    u_confreg/timer_reg[20]_i_1_n_11
    SLICE_X51Y101        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y101        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y101        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  7.111    

Slack (MET) :             7.116ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 1.682ns (59.268%)  route 1.156ns (40.732%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.365ns = ( 8.635 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.776ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.412    -1.776    u_confreg/timer_clk
    SLICE_X50Y102        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.348    -1.428 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.155    -0.273    u_confreg/write_timer_begin_r3
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.242    -0.031 r  u_confreg/timer[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.031    u_confreg/timer[0]_i_6_n_5
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     0.409 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.409    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.507 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.507    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.605 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.605    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.703 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.704    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.802 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.802    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.062 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.062    u_confreg/timer_reg[20]_i_1_n_9
    SLICE_X51Y101        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.302     8.635    u_confreg/timer_clk
    SLICE_X51Y101        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.439     8.196    
                         clock uncertainty           -0.077     8.119    
    SLICE_X51Y101        FDRE (Setup_fdre_C_D)        0.059     8.178    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          8.178    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  7.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.290ns (55.081%)  route 0.236ns (44.919%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X50Y102        FDRE                                         r  u_confreg/conf_wdata_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.128    -0.405 r  u_confreg/conf_wdata_r2_reg[7]/Q
                         net (fo=1, routed)           0.236    -0.168    u_confreg/data[7]
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.099    -0.069 r  u_confreg/timer[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.069    u_confreg/timer[4]_i_2_n_5
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.006 r  u_confreg/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.006    u_confreg/timer_reg[4]_i_1_n_9
    SLICE_X51Y97         FDRE                                         r  u_confreg/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X51Y97         FDRE                                         r  u_confreg/timer_reg[7]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_confreg/timer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    u_confreg/timer_clk
    SLICE_X51Y109        FDRE                                         r  u_confreg/conf_wdata_r1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  u_confreg/conf_wdata_r1_reg[31]/Q
                         net (fo=1, routed)           0.055    -0.339    u_confreg/conf_wdata_r1[31]
    SLICE_X51Y109        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.855    -0.296    u_confreg/timer_clk
    SLICE_X51Y109        FDRE                                         r  u_confreg/conf_wdata_r2_reg[31]/C
                         clock pessimism             -0.239    -0.535    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.076    -0.459    u_confreg/conf_wdata_r2_reg[31]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    u_confreg/timer_clk
    SLICE_X51Y109        FDRE                                         r  u_confreg/conf_wdata_r1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  u_confreg/conf_wdata_r1_reg[25]/Q
                         net (fo=1, routed)           0.055    -0.339    u_confreg/conf_wdata_r1[25]
    SLICE_X51Y109        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.855    -0.296    u_confreg/timer_clk
    SLICE_X51Y109        FDRE                                         r  u_confreg/conf_wdata_r2_reg[25]/C
                         clock pessimism             -0.239    -0.535    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.075    -0.460    u_confreg/conf_wdata_r2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.252ns (44.590%)  route 0.313ns (55.410%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X49Y102        FDRE                                         r  u_confreg/conf_wdata_r2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_confreg/conf_wdata_r2_reg[10]/Q
                         net (fo=1, routed)           0.313    -0.079    u_confreg/data[10]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.045    -0.034 r  u_confreg/timer[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.034    u_confreg/timer[8]_i_3_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.032 r  u_confreg/timer_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.032    u_confreg/timer_reg[8]_i_1_n_10
    SLICE_X51Y98         FDRE                                         r  u_confreg/timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X51Y98         FDRE                                         r  u_confreg/timer_reg[10]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_confreg/timer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    u_confreg/timer_clk
    SLICE_X51Y109        FDRE                                         r  u_confreg/conf_wdata_r1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  u_confreg/conf_wdata_r1_reg[28]/Q
                         net (fo=1, routed)           0.055    -0.339    u_confreg/conf_wdata_r1[28]
    SLICE_X51Y109        FDRE                                         r  u_confreg/conf_wdata_r2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.855    -0.296    u_confreg/timer_clk
    SLICE_X51Y109        FDRE                                         r  u_confreg/conf_wdata_r2_reg[28]/C
                         clock pessimism             -0.239    -0.535    
    SLICE_X51Y109        FDRE (Hold_fdre_C_D)         0.071    -0.464    u_confreg/conf_wdata_r2_reg[28]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.249ns (43.320%)  route 0.326ns (56.680%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X49Y102        FDRE                                         r  u_confreg/conf_wdata_r2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_confreg/conf_wdata_r2_reg[11]/Q
                         net (fo=1, routed)           0.326    -0.066    u_confreg/data[11]
    SLICE_X51Y98         LUT4 (Prop_lut4_I0_O)        0.045    -0.021 r  u_confreg/timer[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.021    u_confreg/timer[8]_i_2_n_5
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.042 r  u_confreg/timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.042    u_confreg/timer_reg[8]_i_1_n_9
    SLICE_X51Y98         FDRE                                         r  u_confreg/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X51Y98         FDRE                                         r  u_confreg/timer_reg[11]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_confreg/timer_reg[11]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.164ns (29.420%)  route 0.393ns (70.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    u_confreg/timer_clk
    SLICE_X52Y108        FDRE                                         r  u_confreg/conf_wdata_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  u_confreg/conf_wdata_r1_reg[3]/Q
                         net (fo=1, routed)           0.393     0.023    u_confreg/conf_wdata_r1[3]
    SLICE_X50Y96         FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.926    -0.225    u_confreg/timer_clk
    SLICE_X50Y96         FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
                         clock pessimism              0.026    -0.199    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.072    -0.127    u_confreg/conf_wdata_r2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.141ns (24.867%)  route 0.426ns (75.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    u_confreg/timer_clk
    SLICE_X50Y108        FDRE                                         r  u_confreg/conf_wdata_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  u_confreg/conf_wdata_r1_reg[2]/Q
                         net (fo=1, routed)           0.426     0.032    u_confreg/conf_wdata_r1[2]
    SLICE_X50Y96         FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.926    -0.225    u_confreg/timer_clk
    SLICE_X50Y96         FDRE                                         r  u_confreg/conf_wdata_r2_reg[2]/C
                         clock pessimism              0.026    -0.199    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.070    -0.129    u_confreg/conf_wdata_r2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.141ns (25.558%)  route 0.411ns (74.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    u_confreg/timer_clk
    SLICE_X50Y108        FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  u_confreg/conf_wdata_r1_reg[1]/Q
                         net (fo=1, routed)           0.411     0.017    u_confreg/conf_wdata_r1[1]
    SLICE_X50Y96         FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.926    -0.225    u_confreg/timer_clk
    SLICE_X50Y96         FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/C
                         clock pessimism              0.026    -0.199    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.047    -0.152    u_confreg/conf_wdata_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.017    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.252ns (40.818%)  route 0.365ns (59.182%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.587    -0.533    u_confreg/timer_clk
    SLICE_X50Y102        FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  u_confreg/conf_wdata_r2_reg[6]/Q
                         net (fo=1, routed)           0.365    -0.027    u_confreg/data[6]
    SLICE_X51Y97         LUT4 (Prop_lut4_I0_O)        0.045     0.018 r  u_confreg/timer[4]_i_3/O
                         net (fo=1, routed)           0.000     0.018    u_confreg/timer[4]_i_3_n_5
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.084 r  u_confreg/timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.084    u_confreg/timer_reg[4]_i_1_n_10
    SLICE_X51Y97         FDRE                                         r  u_confreg/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X51Y97         FDRE                                         r  u_confreg/timer_reg[6]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_confreg/timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y103   u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y110   u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y110   u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y110   u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y110   u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X49Y108   u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y108   u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X48Y110   u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y96    u_confreg/conf_wdata_r2_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y96    u_confreg/conf_wdata_r2_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y96    u_confreg/conf_wdata_r2_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y96    u_confreg/conf_wdata_r2_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96    u_confreg/timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98    u_confreg/timer_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98    u_confreg/timer_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y99    u_confreg/timer_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y99    u_confreg/timer_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y99    u_confreg/timer_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y110   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y110   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y110   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y110   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y110   u_confreg/conf_wdata_r1_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y110   u_confreg/conf_wdata_r1_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y110   u_confreg/conf_wdata_r1_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y110   u_confreg/conf_wdata_r1_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y110   u_confreg/conf_wdata_r1_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X49Y110   u_confreg/conf_wdata_r1_reg[21]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       10.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.884ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 0.484ns (5.832%)  route 7.816ns (94.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         4.103     2.986    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.105     3.091 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.713     6.804    u_cpu/d_cache/clear
    SLICE_X67Y113        FDCE                                         f  u_cpu/d_cache/d_valid_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.288    18.621    u_cpu/d_cache/cpu_clk
    SLICE_X67Y113        FDCE                                         r  u_cpu/d_cache/d_valid_reg[0]/C
                         clock pessimism             -0.515    18.106    
                         clock uncertainty           -0.087    18.019    
    SLICE_X67Y113        FDCE (Recov_fdce_C_CLR)     -0.331    17.688    u_cpu/d_cache/d_valid_reg[0]
  -------------------------------------------------------------------
                         required time                         17.688    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 10.884    

Slack (MET) :             10.884ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[2]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 0.484ns (5.832%)  route 7.816ns (94.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         4.103     2.986    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.105     3.091 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.713     6.804    u_cpu/d_cache/clear
    SLICE_X67Y113        FDCE                                         f  u_cpu/d_cache/d_valid_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.288    18.621    u_cpu/d_cache/cpu_clk
    SLICE_X67Y113        FDCE                                         r  u_cpu/d_cache/d_valid_reg[2]/C
                         clock pessimism             -0.515    18.106    
                         clock uncertainty           -0.087    18.019    
    SLICE_X67Y113        FDCE (Recov_fdce_C_CLR)     -0.331    17.688    u_cpu/d_cache/d_valid_reg[2]
  -------------------------------------------------------------------
                         required time                         17.688    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 10.884    

Slack (MET) :             10.945ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[49]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 0.484ns (5.876%)  route 7.753ns (94.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         4.103     2.986    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.105     3.091 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.650     6.742    u_cpu/d_cache/clear
    SLICE_X71Y111        FDCE                                         f  u_cpu/d_cache/d_valid_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.287    18.620    u_cpu/d_cache/cpu_clk
    SLICE_X71Y111        FDCE                                         r  u_cpu/d_cache/d_valid_reg[49]/C
                         clock pessimism             -0.515    18.105    
                         clock uncertainty           -0.087    18.018    
    SLICE_X71Y111        FDCE (Recov_fdce_C_CLR)     -0.331    17.687    u_cpu/d_cache/d_valid_reg[49]
  -------------------------------------------------------------------
                         required time                         17.687    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                 10.945    

Slack (MET) :             10.945ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[50]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 0.484ns (5.876%)  route 7.753ns (94.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         4.103     2.986    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.105     3.091 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.650     6.742    u_cpu/d_cache/clear
    SLICE_X71Y111        FDCE                                         f  u_cpu/d_cache/d_valid_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.287    18.620    u_cpu/d_cache/cpu_clk
    SLICE_X71Y111        FDCE                                         r  u_cpu/d_cache/d_valid_reg[50]/C
                         clock pessimism             -0.515    18.105    
                         clock uncertainty           -0.087    18.018    
    SLICE_X71Y111        FDCE (Recov_fdce_C_CLR)     -0.331    17.687    u_cpu/d_cache/d_valid_reg[50]
  -------------------------------------------------------------------
                         required time                         17.687    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                 10.945    

Slack (MET) :             10.945ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[55]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 0.484ns (5.876%)  route 7.753ns (94.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         4.103     2.986    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.105     3.091 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.650     6.742    u_cpu/d_cache/clear
    SLICE_X71Y111        FDCE                                         f  u_cpu/d_cache/d_valid_reg[55]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.287    18.620    u_cpu/d_cache/cpu_clk
    SLICE_X71Y111        FDCE                                         r  u_cpu/d_cache/d_valid_reg[55]/C
                         clock pessimism             -0.515    18.105    
                         clock uncertainty           -0.087    18.018    
    SLICE_X71Y111        FDCE (Recov_fdce_C_CLR)     -0.331    17.687    u_cpu/d_cache/d_valid_reg[55]
  -------------------------------------------------------------------
                         required time                         17.687    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                 10.945    

Slack (MET) :             10.957ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 0.484ns (5.832%)  route 7.816ns (94.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         4.103     2.986    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.105     3.091 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.713     6.804    u_cpu/d_cache/clear
    SLICE_X66Y113        FDCE                                         f  u_cpu/d_cache/d_valid_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.288    18.621    u_cpu/d_cache/cpu_clk
    SLICE_X66Y113        FDCE                                         r  u_cpu/d_cache/d_valid_reg[1]/C
                         clock pessimism             -0.515    18.106    
                         clock uncertainty           -0.087    18.019    
    SLICE_X66Y113        FDCE (Recov_fdce_C_CLR)     -0.258    17.761    u_cpu/d_cache/d_valid_reg[1]
  -------------------------------------------------------------------
                         required time                         17.761    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 10.957    

Slack (MET) :             10.957ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[33]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 0.484ns (5.832%)  route 7.816ns (94.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         4.103     2.986    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.105     3.091 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.713     6.804    u_cpu/d_cache/clear
    SLICE_X66Y113        FDCE                                         f  u_cpu/d_cache/d_valid_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.288    18.621    u_cpu/d_cache/cpu_clk
    SLICE_X66Y113        FDCE                                         r  u_cpu/d_cache/d_valid_reg[33]/C
                         clock pessimism             -0.515    18.106    
                         clock uncertainty           -0.087    18.019    
    SLICE_X66Y113        FDCE (Recov_fdce_C_CLR)     -0.258    17.761    u_cpu/d_cache/d_valid_reg[33]
  -------------------------------------------------------------------
                         required time                         17.761    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 10.957    

Slack (MET) :             10.957ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[34]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 0.484ns (5.832%)  route 7.816ns (94.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         4.103     2.986    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.105     3.091 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.713     6.804    u_cpu/d_cache/clear
    SLICE_X66Y113        FDCE                                         f  u_cpu/d_cache/d_valid_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.288    18.621    u_cpu/d_cache/cpu_clk
    SLICE_X66Y113        FDCE                                         r  u_cpu/d_cache/d_valid_reg[34]/C
                         clock pessimism             -0.515    18.106    
                         clock uncertainty           -0.087    18.019    
    SLICE_X66Y113        FDCE (Recov_fdce_C_CLR)     -0.258    17.761    u_cpu/d_cache/d_valid_reg[34]
  -------------------------------------------------------------------
                         required time                         17.761    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                 10.957    

Slack (MET) :             11.018ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[52]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 0.484ns (5.876%)  route 7.753ns (94.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         4.103     2.986    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.105     3.091 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.650     6.742    u_cpu/d_cache/clear
    SLICE_X70Y111        FDCE                                         f  u_cpu/d_cache/d_valid_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.287    18.620    u_cpu/d_cache/cpu_clk
    SLICE_X70Y111        FDCE                                         r  u_cpu/d_cache/d_valid_reg[52]/C
                         clock pessimism             -0.515    18.105    
                         clock uncertainty           -0.087    18.018    
    SLICE_X70Y111        FDCE (Recov_fdce_C_CLR)     -0.258    17.760    u_cpu/d_cache/d_valid_reg[52]
  -------------------------------------------------------------------
                         required time                         17.760    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                 11.018    

Slack (MET) :             11.018ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[53]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 0.484ns (5.876%)  route 7.753ns (94.124%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 18.620 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         4.103     2.986    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.105     3.091 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.650     6.742    u_cpu/d_cache/clear
    SLICE_X70Y111        FDCE                                         f  u_cpu/d_cache/d_valid_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.287    18.620    u_cpu/d_cache/cpu_clk
    SLICE_X70Y111        FDCE                                         r  u_cpu/d_cache/d_valid_reg[53]/C
                         clock pessimism             -0.515    18.105    
                         clock uncertainty           -0.087    18.018    
    SLICE_X70Y111        FDCE (Recov_fdce_C_CLR)     -0.258    17.760    u_cpu/d_cache/d_valid_reg[53]
  -------------------------------------------------------------------
                         required time                         17.760    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                 11.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.914ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[38]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.186ns (4.682%)  route 3.786ns (95.318%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.235     1.968    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.013 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.552     3.564    u_cpu/d_cache/clear
    SLICE_X70Y115        FDCE                                         f  u_cpu/d_cache/d_valid_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.842    -0.309    u_cpu/d_cache/cpu_clk
    SLICE_X70Y115        FDCE                                         r  u_cpu/d_cache/d_valid_reg[38]/C
                         clock pessimism              0.026    -0.283    
    SLICE_X70Y115        FDCE (Remov_fdce_C_CLR)     -0.067    -0.350    u_cpu/d_cache/d_valid_reg[38]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.916ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[36]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.186ns (4.679%)  route 3.789ns (95.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.235     1.968    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.013 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.554     3.567    u_cpu/d_cache/clear
    SLICE_X70Y114        FDCE                                         f  u_cpu/d_cache/d_valid_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.843    -0.308    u_cpu/d_cache/cpu_clk
    SLICE_X70Y114        FDCE                                         r  u_cpu/d_cache/d_valid_reg[36]/C
                         clock pessimism              0.026    -0.282    
    SLICE_X70Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.349    u_cpu/d_cache/d_valid_reg[36]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           3.567    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             3.916ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[37]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.186ns (4.679%)  route 3.789ns (95.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.235     1.968    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.013 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.554     3.567    u_cpu/d_cache/clear
    SLICE_X70Y114        FDCE                                         f  u_cpu/d_cache/d_valid_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.843    -0.308    u_cpu/d_cache/cpu_clk
    SLICE_X70Y114        FDCE                                         r  u_cpu/d_cache/d_valid_reg[37]/C
                         clock pessimism              0.026    -0.282    
    SLICE_X70Y114        FDCE (Remov_fdce_C_CLR)     -0.067    -0.349    u_cpu/d_cache/d_valid_reg[37]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           3.567    
  -------------------------------------------------------------------
                         slack                                  3.916    

Slack (MET) :             3.934ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[44]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.186ns (4.658%)  route 3.807ns (95.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.235     1.968    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.013 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.573     3.585    u_cpu/d_cache/clear
    SLICE_X72Y113        FDCE                                         f  u_cpu/d_cache/d_valid_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.843    -0.308    u_cpu/d_cache/cpu_clk
    SLICE_X72Y113        FDCE                                         r  u_cpu/d_cache/d_valid_reg[44]/C
                         clock pessimism              0.026    -0.282    
    SLICE_X72Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.349    u_cpu/d_cache/d_valid_reg[44]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[45]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.186ns (4.658%)  route 3.807ns (95.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.235     1.968    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.013 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.573     3.585    u_cpu/d_cache/clear
    SLICE_X72Y113        FDCE                                         f  u_cpu/d_cache/d_valid_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.843    -0.308    u_cpu/d_cache/cpu_clk
    SLICE_X72Y113        FDCE                                         r  u_cpu/d_cache/d_valid_reg[45]/C
                         clock pessimism              0.026    -0.282    
    SLICE_X72Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.349    u_cpu/d_cache/d_valid_reg[45]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.934ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[46]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.186ns (4.658%)  route 3.807ns (95.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.235     1.968    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.013 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.573     3.585    u_cpu/d_cache/clear
    SLICE_X72Y113        FDCE                                         f  u_cpu/d_cache/d_valid_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.843    -0.308    u_cpu/d_cache/cpu_clk
    SLICE_X72Y113        FDCE                                         r  u_cpu/d_cache/d_valid_reg[46]/C
                         clock pessimism              0.026    -0.282    
    SLICE_X72Y113        FDCE (Remov_fdce_C_CLR)     -0.067    -0.349    u_cpu/d_cache/d_valid_reg[46]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             3.937ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[59]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.186ns (4.684%)  route 3.785ns (95.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.235     1.968    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.013 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.551     3.563    u_cpu/d_cache/clear
    SLICE_X73Y114        FDCE                                         f  u_cpu/d_cache/d_valid_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.843    -0.308    u_cpu/d_cache/cpu_clk
    SLICE_X73Y114        FDCE                                         r  u_cpu/d_cache/d_valid_reg[59]/C
                         clock pessimism              0.026    -0.282    
    SLICE_X73Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.374    u_cpu/d_cache/d_valid_reg[59]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  3.937    

Slack (MET) :             3.941ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[39]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.186ns (4.679%)  route 3.789ns (95.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.235     1.968    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.013 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.554     3.567    u_cpu/d_cache/clear
    SLICE_X71Y114        FDCE                                         f  u_cpu/d_cache/d_valid_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.843    -0.308    u_cpu/d_cache/cpu_clk
    SLICE_X71Y114        FDCE                                         r  u_cpu/d_cache/d_valid_reg[39]/C
                         clock pessimism              0.026    -0.282    
    SLICE_X71Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.374    u_cpu/d_cache/d_valid_reg[39]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           3.567    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             3.941ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[41]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.975ns  (logic 0.186ns (4.679%)  route 3.789ns (95.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.235     1.968    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.013 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.554     3.567    u_cpu/d_cache/clear
    SLICE_X71Y114        FDCE                                         f  u_cpu/d_cache/d_valid_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.843    -0.308    u_cpu/d_cache/cpu_clk
    SLICE_X71Y114        FDCE                                         r  u_cpu/d_cache/d_valid_reg[41]/C
                         clock pessimism              0.026    -0.282    
    SLICE_X71Y114        FDCE (Remov_fdce_C_CLR)     -0.092    -0.374    u_cpu/d_cache/d_valid_reg[41]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           3.567    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             3.959ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[47]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.186ns (4.658%)  route 3.807ns (95.342%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.235     1.968    u_confreg/cpu_resetn
    SLICE_X98Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.013 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.573     3.585    u_cpu/d_cache/clear
    SLICE_X73Y113        FDCE                                         f  u_cpu/d_cache/d_valid_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.843    -0.308    u_cpu/d_cache/cpu_clk
    SLICE_X73Y113        FDCE                                         r  u_cpu/d_cache/d_valid_reg[47]/C
                         clock pessimism              0.026    -0.282    
    SLICE_X73Y113        FDCE (Remov_fdce_C_CLR)     -0.092    -0.374    u_cpu/d_cache/d_valid_reg[47]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.959    





