-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.
--KB1_ram_rom_addr_reg[0] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]
--register power-up is low

KB1_ram_rom_addr_reg[0] = AMPP_FUNCTION(A1L0, KB1L0, KB1_ram_rom_addr_reg[1], !N1_irf_reg[1][0], KB1L0, KB1L0);


--KB1_ram_rom_addr_reg[1] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]
--register power-up is low

KB1_ram_rom_addr_reg[1] = AMPP_FUNCTION(A1L0, KB1L0, KB1_ram_rom_addr_reg[2], !N1_irf_reg[1][0], KB1L0, KB1L0);


--KB1_ram_rom_addr_reg[2] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]
--register power-up is low

KB1_ram_rom_addr_reg[2] = AMPP_FUNCTION(A1L0, KB1L0, KB1_ram_rom_addr_reg[3], !N1_irf_reg[1][0], KB1L0, KB1L0);


--KB1_ram_rom_addr_reg[3] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]
--register power-up is low

KB1_ram_rom_addr_reg[3] = AMPP_FUNCTION(A1L0, KB1L0, KB1_ram_rom_addr_reg[4], !N1_irf_reg[1][0], KB1L0, KB1L0);


--KB1_ram_rom_addr_reg[4] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]
--register power-up is low

KB1_ram_rom_addr_reg[4] = AMPP_FUNCTION(A1L0, KB1L0, KB1_ram_rom_addr_reg[5], !N1_irf_reg[1][0], KB1L0, KB1L0);


--KB1_ram_rom_addr_reg[5] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]
--register power-up is low

KB1_ram_rom_addr_reg[5] = AMPP_FUNCTION(A1L0, KB1L0, KB1_ram_rom_addr_reg[6], !N1_irf_reg[1][0], KB1L0, KB1L0);


--KB1_ram_rom_addr_reg[6] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]
--register power-up is low

KB1_ram_rom_addr_reg[6] = AMPP_FUNCTION(A1L0, KB1L0, KB1_ram_rom_addr_reg[7], !N1_irf_reg[1][0], KB1L0, KB1L0);


--P1_word_counter[2] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]
--register power-up is low

P1_word_counter[2] = AMPP_FUNCTION(A1L0, P1L0, P1L0, P1L0);


--P1_word_counter[0] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]
--register power-up is low

P1_word_counter[0] = AMPP_FUNCTION(A1L0, P1L0, P1L0, P1L0);


--P1_word_counter[3] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]
--register power-up is low

P1_word_counter[3] = AMPP_FUNCTION(A1L0, P1L0, P1L0, P1L0);


--P1_word_counter[4] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]
--register power-up is low

P1_word_counter[4] = AMPP_FUNCTION(A1L0, P1L0, P1L0, P1L0);


--P1_word_counter[1] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]
--register power-up is low

P1_word_counter[1] = AMPP_FUNCTION(A1L0, P1L0, P1L0, P1L0);


--JB1_q_a[0] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[0]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[0]_PORT_A_data_in = V1_sigout[0];
JB1_q_a[0]_PORT_A_data_in_reg = DFFE(JB1_q_a[0]_PORT_A_data_in, JB1_q_a[0]_clock_0, , , );
JB1_q_a[0]_PORT_B_data_in = KB1_ram_rom_data_reg[0];
JB1_q_a[0]_PORT_B_data_in_reg = DFFE(JB1_q_a[0]_PORT_B_data_in, JB1_q_a[0]_clock_1, , , );
JB1_q_a[0]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[0]_PORT_A_address_reg = DFFE(JB1_q_a[0]_PORT_A_address, JB1_q_a[0]_clock_0, , , );
JB1_q_a[0]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[0]_PORT_B_address_reg = DFFE(JB1_q_a[0]_PORT_B_address, JB1_q_a[0]_clock_1, , , );
JB1_q_a[0]_PORT_A_write_enable = Y1L39;
JB1_q_a[0]_PORT_A_write_enable_reg = DFFE(JB1_q_a[0]_PORT_A_write_enable, JB1_q_a[0]_clock_0, , , );
JB1_q_a[0]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[0]_PORT_A_read_enable_reg = DFFE(JB1_q_a[0]_PORT_A_read_enable, JB1_q_a[0]_clock_0, , , );
JB1_q_a[0]_PORT_B_write_enable = KB1L0;
JB1_q_a[0]_PORT_B_write_enable_reg = DFFE(JB1_q_a[0]_PORT_B_write_enable, JB1_q_a[0]_clock_1, , , );
JB1_q_a[0]_PORT_B_read_enable = VCC;
JB1_q_a[0]_PORT_B_read_enable_reg = DFFE(JB1_q_a[0]_PORT_B_read_enable, JB1_q_a[0]_clock_1, , , );
JB1_q_a[0]_clock_0 = A1L0;
JB1_q_a[0]_clock_1 = A1L0;
JB1_q_a[0]_clear_0 = GND;
JB1_q_a[0]_PORT_A_data_out = MEMORY(JB1_q_a[0]_PORT_A_data_in_reg, JB1_q_a[0]_PORT_B_data_in_reg, JB1_q_a[0]_PORT_A_address_reg, JB1_q_a[0]_PORT_B_address_reg, JB1_q_a[0]_PORT_A_write_enable_reg, JB1_q_a[0]_PORT_A_read_enable_reg, JB1_q_a[0]_PORT_B_write_enable_reg, JB1_q_a[0]_PORT_B_read_enable_reg, , , JB1_q_a[0]_clock_0, JB1_q_a[0]_clock_1, , , , , JB1_q_a[0]_clear_0, );
JB1_q_a[0] = JB1_q_a[0]_PORT_A_data_out[0];

--JB1_q_b[0] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[0]
JB1_q_b[0]_PORT_A_data_in = V1_sigout[0];
JB1_q_b[0]_PORT_A_data_in_reg = DFFE(JB1_q_b[0]_PORT_A_data_in, JB1_q_b[0]_clock_0, , , );
JB1_q_b[0]_PORT_B_data_in = KB1_ram_rom_data_reg[0];
JB1_q_b[0]_PORT_B_data_in_reg = DFFE(JB1_q_b[0]_PORT_B_data_in, JB1_q_b[0]_clock_1, , , );
JB1_q_b[0]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[0]_PORT_A_address_reg = DFFE(JB1_q_b[0]_PORT_A_address, JB1_q_b[0]_clock_0, , , );
JB1_q_b[0]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[0]_PORT_B_address_reg = DFFE(JB1_q_b[0]_PORT_B_address, JB1_q_b[0]_clock_1, , , );
JB1_q_b[0]_PORT_A_write_enable = Y1L39;
JB1_q_b[0]_PORT_A_write_enable_reg = DFFE(JB1_q_b[0]_PORT_A_write_enable, JB1_q_b[0]_clock_0, , , );
JB1_q_b[0]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[0]_PORT_A_read_enable_reg = DFFE(JB1_q_b[0]_PORT_A_read_enable, JB1_q_b[0]_clock_0, , , );
JB1_q_b[0]_PORT_B_write_enable = KB1L0;
JB1_q_b[0]_PORT_B_write_enable_reg = DFFE(JB1_q_b[0]_PORT_B_write_enable, JB1_q_b[0]_clock_1, , , );
JB1_q_b[0]_PORT_B_read_enable = VCC;
JB1_q_b[0]_PORT_B_read_enable_reg = DFFE(JB1_q_b[0]_PORT_B_read_enable, JB1_q_b[0]_clock_1, , , );
JB1_q_b[0]_clock_0 = A1L0;
JB1_q_b[0]_clock_1 = A1L0;
JB1_q_b[0]_clear_0 = GND;
JB1_q_b[0]_PORT_B_data_out = MEMORY(JB1_q_b[0]_PORT_A_data_in_reg, JB1_q_b[0]_PORT_B_data_in_reg, JB1_q_b[0]_PORT_A_address_reg, JB1_q_b[0]_PORT_B_address_reg, JB1_q_b[0]_PORT_A_write_enable_reg, JB1_q_b[0]_PORT_A_read_enable_reg, JB1_q_b[0]_PORT_B_write_enable_reg, JB1_q_b[0]_PORT_B_read_enable_reg, , , JB1_q_b[0]_clock_0, JB1_q_b[0]_clock_1, , , , , JB1_q_b[0]_clear_0, );
JB1_q_b[0] = JB1_q_b[0]_PORT_B_data_out[0];


--EB1_mac_out4 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4
--DSP Block Operation Mode: Simple Multiplier (18-bit)
EB1_mac_out4 = EB1_mac_mult3;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT1
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT2
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT3
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT4
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT5
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT6
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT7
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT8
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT9
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT10
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT11
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT12
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT13
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT14
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT15
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT16
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT17
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT18
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT19
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT20
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT21
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT22
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT23
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT24
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT25
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT26
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT27
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT28
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT29
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT30
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out4~DATAOUT31
EB1L0 = EB1L0;


--EB1_mac_out6 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6
--DSP Block Operation Mode: Simple Multiplier (18-bit)
EB1_mac_out6 = EB1_mac_mult5;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT1
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT2
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT3
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT4
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT5
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT6
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT7
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT8
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT9
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT10
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT11
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT12
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT13
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT14
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT15
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT16
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT17
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT18
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT19
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT20
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT21
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT22
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT23
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT24
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT25
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT26
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT27
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT28
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT29
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT30
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out6~DATAOUT31
EB1L0 = EB1L0;


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[0]~0
EB1L0 = (EB1_mac_out4 & (EB1_mac_out6 $ (VCC))) # (!EB1_mac_out4 & (EB1_mac_out6 & VCC));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[0]~1
EB1L0 = CARRY((EB1_mac_out4 & EB1_mac_out6));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[1]~2
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[1]~3
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[2]~4
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[2]~5
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[3]~6
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[3]~7
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[4]~8
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[4]~9
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[5]~10
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[5]~11
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[6]~12
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[6]~13
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[7]~14
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[7]~15
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[8]~16
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[8]~17
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[9]~18
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[9]~19
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[10]~20
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[10]~21
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[11]~22
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[11]~23
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[12]~24
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[12]~25
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[13]~26
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[13]~27
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[14]~28
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[14]~29
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[15]~30
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[15]~31
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[16]~32
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[16]~33
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1_w513w[0] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[0]
--DSP Block Operation Mode: Simple Multiplier (18-bit)
EB1_w513w[0] = EB1_mac_mult1;

--EB1_w513w[1] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[1]
EB1_w513w[1] = EB1L0;

--EB1_w513w[2] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[2]
EB1_w513w[2] = EB1L0;

--EB1_w513w[3] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[3]
EB1_w513w[3] = EB1L0;

--EB1_w513w[4] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[4]
EB1_w513w[4] = EB1L0;

--EB1_w513w[5] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[5]
EB1_w513w[5] = EB1L0;

--EB1_w513w[6] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[6]
EB1_w513w[6] = EB1L0;

--EB1_w513w[7] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[7]
EB1_w513w[7] = EB1L0;

--EB1_w513w[8] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[8]
EB1_w513w[8] = EB1L0;

--EB1_w513w[9] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[9]
EB1_w513w[9] = EB1L0;

--EB1_w513w[10] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[10]
EB1_w513w[10] = EB1L0;

--EB1_w513w[11] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[11]
EB1_w513w[11] = EB1L0;

--EB1_w513w[12] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[12]
EB1_w513w[12] = EB1L0;

--EB1_w513w[13] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[13]
EB1_w513w[13] = EB1L0;

--EB1_w513w[14] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[14]
EB1_w513w[14] = EB1L0;

--EB1_w513w[15] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[15]
EB1_w513w[15] = EB1L0;

--EB1_w513w[16] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[16]
EB1_w513w[16] = EB1L0;

--EB1_w513w[17] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|w513w[17]
EB1_w513w[17] = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT18
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT19
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT20
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT21
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT22
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT23
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT24
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT25
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT26
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT27
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT28
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT29
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT30
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT31
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT32
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT33
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT34
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out2~DATAOUT35
EB1L0 = EB1L0;


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~0
EB1L0 = (EB1L0 & (EB1L0 $ (VCC))) # (!EB1L0 & (EB1L0 & VCC));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~1
EB1L0 = CARRY((EB1L0 & EB1L0));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~2
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~3
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~4
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~5
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~6
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~7
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~8
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~9
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~10
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~11
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~12
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~13
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~14
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~15
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~16
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~17
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~18
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~19
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~20
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~21
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~22
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~23
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~24
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~25
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~26
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~27
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~28
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~29
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~30
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~31
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~32
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~33
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--DB1_mac_out4 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4
--DSP Block Operation Mode: Simple Multiplier (18-bit)
DB1_mac_out4 = DB1_mac_mult3;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT1
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT2
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT3
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT4
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT5
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT6
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT7
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT8
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT9
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT10
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT11
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT12
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT13
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT14
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT15
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT16
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT17
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT18
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT19
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT20
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT21
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT22
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT23
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT24
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT25
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT26
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT27
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT28
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT29
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT30
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out4~DATAOUT31
DB1L0 = DB1L0;


--DB1_mac_out6 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6
--DSP Block Operation Mode: Simple Multiplier (18-bit)
DB1_mac_out6 = DB1_mac_mult5;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT1
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT2
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT3
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT4
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT5
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT6
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT7
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT8
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT9
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT10
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT11
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT12
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT13
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT14
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT15
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT16
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT17
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT18
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT19
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT20
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT21
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT22
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT23
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT24
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT25
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT26
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT27
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT28
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT29
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT30
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out6~DATAOUT31
DB1L0 = DB1L0;


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[0]~0
DB1L0 = (DB1_mac_out4 & (DB1_mac_out6 $ (VCC))) # (!DB1_mac_out4 & (DB1_mac_out6 & VCC));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[0]~1
DB1L0 = CARRY((DB1_mac_out4 & DB1_mac_out6));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[1]~2
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[1]~3
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[2]~4
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[2]~5
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[3]~6
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[3]~7
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[4]~8
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[4]~9
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[5]~10
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[5]~11
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[6]~12
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[6]~13
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[7]~14
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[7]~15
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[8]~16
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[8]~17
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[9]~18
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[9]~19
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[10]~20
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[10]~21
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[11]~22
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[11]~23
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[12]~24
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[12]~25
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[13]~26
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[13]~27
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[14]~28
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[14]~29
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[15]~30
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[15]~31
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[16]~32
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[16]~33
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1_w569w[0] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[0]
--DSP Block Operation Mode: Simple Multiplier (18-bit)
DB1_w569w[0] = DB1_mac_mult1;

--DB1_w569w[1] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[1]
DB1_w569w[1] = DB1L0;

--DB1_w569w[2] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[2]
DB1_w569w[2] = DB1L0;

--DB1_w569w[3] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[3]
DB1_w569w[3] = DB1L0;

--DB1_w569w[4] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[4]
DB1_w569w[4] = DB1L0;

--DB1_w569w[5] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[5]
DB1_w569w[5] = DB1L0;

--DB1_w569w[6] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[6]
DB1_w569w[6] = DB1L0;

--DB1_w569w[7] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[7]
DB1_w569w[7] = DB1L0;

--DB1_w569w[8] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[8]
DB1_w569w[8] = DB1L0;

--DB1_w569w[9] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[9]
DB1_w569w[9] = DB1L0;

--DB1_w569w[10] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[10]
DB1_w569w[10] = DB1L0;

--DB1_w569w[11] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[11]
DB1_w569w[11] = DB1L0;

--DB1_w569w[12] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[12]
DB1_w569w[12] = DB1L0;

--DB1_w569w[13] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[13]
DB1_w569w[13] = DB1L0;

--DB1_w569w[14] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[14]
DB1_w569w[14] = DB1L0;

--DB1_w569w[15] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[15]
DB1_w569w[15] = DB1L0;

--DB1_w569w[16] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[16]
DB1_w569w[16] = DB1L0;

--DB1_w569w[17] is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|w569w[17]
DB1_w569w[17] = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT18
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT19
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT20
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT21
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT22
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT23
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT24
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT25
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT26
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT27
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT28
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT29
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT30
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT31
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT32
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT33
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT34
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out2~DATAOUT35
DB1L0 = DB1L0;


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~0
DB1L0 = (DB1L0 & (DB1L0 $ (VCC))) # (!DB1L0 & (DB1L0 & VCC));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~1
DB1L0 = CARRY((DB1L0 & DB1L0));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~2
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~3
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~4
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~5
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~6
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~7
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~8
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~9
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~10
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~11
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~12
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~13
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~14
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~15
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~16
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~17
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~18
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~19
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~20
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~21
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~22
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~23
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~24
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~25
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~26
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~27
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~28
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~29
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~30
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~31
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~32
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~33
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~5
S1L0 = CARRY((U1L0 & U1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~6
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~7
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~8
S1L0 = ((S1L0 $ (X1L0 $ (!S1L0)))) # (GND);

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~9
S1L0 = CARRY((S1L0 & ((X1L0) # (!S1L0))) # (!S1L0 & (X1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~10
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~11
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--V1_sigout[4] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[4]
--register power-up is low

V1_sigout[4] = DFFEAS(V1L0, A1L0,  ,  , C1_WideOr3, V1_sigout[4],  ,  , Y1L0);


--V1_sigout[1] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[1]
--register power-up is low

V1_sigout[1] = DFFEAS(V1L0, A1L0,  ,  , C1_WideOr3, V1_sigout[1],  ,  , Y1L0);


--V1_sigout[0] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[0]
--register power-up is low

V1_sigout[0] = DFFEAS(V1L0, A1L0,  ,  , C1_WideOr3, V1_sigout[0],  ,  , Y1L0);


--V1_sigout[2] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[2]
--register power-up is low

V1_sigout[2] = DFFEAS(V1L0, A1L0,  ,  , C1_WideOr3, V1_sigout[2],  ,  , Y1L0);


--V1_sigout[5] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[5]
--register power-up is low

V1_sigout[5] = DFFEAS(V1L0, A1L0,  ,  , C1_WideOr3, V1_sigout[5],  ,  , Y1L0);


--V1_sigout[3] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[3]
--register power-up is low

V1_sigout[3] = DFFEAS(V1L0, A1L0,  ,  , C1_WideOr3, V1_sigout[3],  ,  , Y1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~19
S1L0 = ((S1L0 $ (X1L0 $ (!S1L0)))) # (GND);

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~20
S1L0 = CARRY((S1L0 & ((X1L0) # (!S1L0))) # (!S1L0 & (X1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~21
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~22
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~23
S1L0 = ((S1L0 $ (X1L0 $ (!S1L0)))) # (GND);

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~24
S1L0 = CARRY((S1L0 & ((X1L0) # (!S1L0))) # (!S1L0 & (X1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~25
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~26
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~27
S1L0 = ((S1L0 $ (X1L0 $ (!S1L0)))) # (GND);

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~28
S1L0 = CARRY((S1L0 & ((X1L0) # (!S1L0))) # (!S1L0 & (X1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~29
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~30
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~31
S1L0 = ((S1L0 $ (X1L0 $ (!S1L0)))) # (GND);

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~32
S1L0 = CARRY((S1L0 & ((X1L0) # (!S1L0))) # (!S1L0 & (X1L0 & !S1L0)));


--EB1_mac_out8 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8
--DSP Block Operation Mode: Simple Multiplier (18-bit)
EB1_mac_out8 = EB1_mac_mult7;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT1
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT2
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT3
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT4
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT5
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT6
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT7
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT8
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT9
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT10
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT11
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT12
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT13
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT14
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT15
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT16
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT17
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT18
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT19
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT20
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT21
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT22
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT23
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT24
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT25
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT26
EB1L0 = EB1L0;

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_out8~DATAOUT27
EB1L0 = EB1L0;


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[17]~34
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[17]~35
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[18]~36
EB1L0 = ((EB1L0 $ (EB1_mac_out8 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[18]~37
EB1L0 = CARRY((EB1L0 & ((EB1_mac_out8) # (!EB1L0))) # (!EB1L0 & (EB1_mac_out8 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[19]~38
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[19]~39
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[20]~40
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[20]~41
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[21]~42
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[21]~43
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[22]~44
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[22]~45
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[23]~46
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[23]~47
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~34
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~35
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~36
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~37
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~38
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~39
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~40
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~41
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~42
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~43
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~44
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~45
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~46
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~47
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--DB1_mac_out8 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8
--DSP Block Operation Mode: Simple Multiplier (18-bit)
DB1_mac_out8 = DB1_mac_mult7;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT1
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT2
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT3
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT4
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT5
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT6
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT7
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT8
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT9
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT10
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT11
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT12
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT13
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT14
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT15
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT16
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT17
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT18
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT19
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT20
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT21
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT22
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT23
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT24
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT25
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT26
DB1L0 = DB1L0;

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8~DATAOUT27
DB1L0 = DB1L0;


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[17]~34
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[17]~35
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[18]~36
DB1L0 = ((DB1L0 $ (DB1_mac_out8 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[18]~37
DB1L0 = CARRY((DB1L0 & ((DB1_mac_out8) # (!DB1L0))) # (!DB1L0 & (DB1_mac_out8 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[19]~38
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[19]~39
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[20]~40
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[20]~41
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[21]~42
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[21]~43
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[22]~44
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[22]~45
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[23]~46
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[23]~47
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~34
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~35
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~36
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~37
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~38
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~39
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~40
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~41
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~42
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~43
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~44
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~45
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~46
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~47
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[24]~48
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[24]~49
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[25]~50
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[25]~51
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[26]~52
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[26]~53
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[27]~54
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[27]~55
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[28]~56
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[28]~57
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[29]~58
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[29]~59
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[30]~60
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[30]~61
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[31]~62
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[31]~63
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|add9_result[32]~64
EB1L0 = !EB1L0;


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~48
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~49
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~50
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~51
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~52
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~53
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~54
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~55
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~56
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~57
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~58
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~59
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~60
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~61
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~62
EB1L0 = (EB1L0 & ((EB1L0 & (EB1L0 & VCC)) # (!EB1L0 & (!EB1L0)))) # (!EB1L0 & ((EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)))));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~63
EB1L0 = CARRY((EB1L0 & (!EB1L0 & !EB1L0)) # (!EB1L0 & ((!EB1L0) # (!EB1L0))));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~64
EB1L0 = ((EB1L0 $ (EB1L0 $ (!EB1L0)))) # (GND);

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~65
EB1L0 = CARRY((EB1L0 & ((EB1L0) # (!EB1L0))) # (!EB1L0 & (EB1L0 & !EB1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~66
EB1L0 = (EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~67
EB1L0 = CARRY((!EB1L0) # (!EB1L0));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~68
EB1L0 = (EB1L0 & (EB1L0 $ (GND))) # (!EB1L0 & (!EB1L0 & VCC));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~69
EB1L0 = CARRY((EB1L0 & !EB1L0));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~70
EB1L0 = (EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~71
EB1L0 = CARRY((!EB1L0) # (!EB1L0));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[24]~48
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[24]~49
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[25]~50
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[25]~51
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[26]~52
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[26]~53
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[27]~54
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[27]~55
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[28]~56
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[28]~57
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[29]~58
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[29]~59
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[30]~60
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[30]~61
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[31]~62
DB1L0 = (DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND))))) # (!DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[31]~63
DB1L0 = CARRY((DB1L0 & ((!DB1L0) # (!DB1L0))) # (!DB1L0 & (!DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[32]~64
DB1L0 = (DB1L0 & (DB1L0 $ (GND))) # (!DB1L0 & (!DB1L0 & VCC));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[32]~65
DB1L0 = CARRY((DB1L0 & !DB1L0));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[33]~66
DB1L0 = (DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[33]~67
DB1L0 = CARRY((!DB1L0) # (!DB1L0));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[34]~68
DB1L0 = (DB1L0 & (DB1L0 $ (GND))) # (!DB1L0 & (!DB1L0 & VCC));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[34]~69
DB1L0 = CARRY((DB1L0 & !DB1L0));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[35]~70
DB1L0 = (DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[35]~71
DB1L0 = CARRY((!DB1L0) # (!DB1L0));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~48
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~49
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~50
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~51
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~52
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~53
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~54
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~55
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~56
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~57
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~58
DB1L0 = (DB1L0 & ((DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0)))) # (!DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & ((DB1L0) # (GND)))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~59
DB1L0 = CARRY((DB1L0 & (!DB1L0 & !DB1L0)) # (!DB1L0 & ((!DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~60
DB1L0 = ((DB1L0 $ (DB1L0 $ (!DB1L0)))) # (GND);

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~61
DB1L0 = CARRY((DB1L0 & ((DB1L0) # (!DB1L0))) # (!DB1L0 & (DB1L0 & !DB1L0)));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~62
DB1L0 = (DB1L0 & ((DB1L0 & (!DB1L0)) # (!DB1L0 & (DB1L0 & VCC)))) # (!DB1L0 & ((DB1L0 & ((DB1L0) # (GND))) # (!DB1L0 & (!DB1L0))));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~63
DB1L0 = CARRY((DB1L0 & (DB1L0 & !DB1L0)) # (!DB1L0 & ((DB1L0) # (!DB1L0))));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~64
DB1L0 = (DB1L0 & ((GND) # (!DB1L0))) # (!DB1L0 & (DB1L0 $ (GND)));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~65
DB1L0 = CARRY((DB1L0) # (!DB1L0));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~66
DB1L0 = (DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~67
DB1L0 = CARRY((!DB1L0 & !DB1L0));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~68
DB1L0 = (DB1L0 & ((GND) # (!DB1L0))) # (!DB1L0 & (DB1L0 $ (GND)));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~69
DB1L0 = CARRY((DB1L0) # (!DB1L0));


--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~70
DB1L0 = (DB1L0 & (DB1L0 & VCC)) # (!DB1L0 & (!DB1L0));

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~71
DB1L0 = CARRY((!DB1L0 & !DB1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~45
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~46
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~47
S1L0 = ((S1L0 $ (X1L0 $ (!S1L0)))) # (GND);

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~48
S1L0 = CARRY((S1L0 & ((X1L0) # (!S1L0))) # (!S1L0 & (X1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~49
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~50
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~51
S1L0 = ((S1L0 $ (X1L0 $ (!S1L0)))) # (GND);

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~52
S1L0 = CARRY((S1L0 & ((X1L0) # (!S1L0))) # (!S1L0 & (X1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~53
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~54
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~55
S1L0 = ((S1L0 $ (X1L0 $ (!S1L0)))) # (GND);

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~56
S1L0 = CARRY((S1L0 & ((X1L0) # (!S1L0))) # (!S1L0 & (X1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~57
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~58
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~59
S1L0 = ((S1L0 $ (X1L0 $ (!S1L0)))) # (GND);

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~60
S1L0 = CARRY((S1L0 & ((X1L0) # (!S1L0))) # (!S1L0 & (X1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~61
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~62
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~63
S1L0 = ((S1L0 $ (X1L0 $ (!S1L0)))) # (GND);

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~64
S1L0 = CARRY((S1L0 & ((X1L0) # (!S1L0))) # (!S1L0 & (X1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~65
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~66
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~67
S1L0 = ((S1L0 $ (X1L0 $ (!S1L0)))) # (GND);

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~68
S1L0 = CARRY((S1L0 & ((X1L0) # (!S1L0))) # (!S1L0 & (X1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~1
S1L0 = CARRY((!X1L0 & T1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~3
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~5
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~7
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~9
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~11
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~13
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~15
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~17
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~19
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~21
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~23
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~25
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~27
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~29
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~31
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~33
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~35
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~37
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~39
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~41
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~43
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~45
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~47
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~49
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~51
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~53
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~55
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~57
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~59
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~61
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan1~62
S1L0 = (X1L0 & (T1L0 & S1L0)) # (!X1L0 & ((T1L0) # (S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~1
S1L0 = CARRY((!X1L0 & T1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~3
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~5
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~7
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~9
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~11
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~13
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~15
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~17
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~19
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~21
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~23
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~25
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~27
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~29
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~31
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~33
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~35
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~37
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~39
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~41
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~43
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~45
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~47
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~49
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~51
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~53
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~55
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~57
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~59
S1L0 = CARRY((X1L0 & ((!S1L0) # (!T1L0))) # (!X1L0 & (!T1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~61
S1L0 = CARRY((X1L0 & (T1L0 & !S1L0)) # (!X1L0 & ((T1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan0~62
S1L0 = (T1L0 & (X1L0 & S1L0)) # (!T1L0 & ((X1L0) # (S1L0)));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~72
EB1L0 = (EB1L0 & (EB1L0 $ (GND))) # (!EB1L0 & (!EB1L0 & VCC));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~73
EB1L0 = CARRY((EB1L0 & !EB1L0));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~74
EB1L0 = (EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~75
EB1L0 = CARRY((!EB1L0) # (!EB1L0));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~76
EB1L0 = (EB1L0 & (EB1L0 $ (GND))) # (!EB1L0 & (!EB1L0 & VCC));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~77
EB1L0 = CARRY((EB1L0 & !EB1L0));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~78
EB1L0 = (EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~79
EB1L0 = CARRY((!EB1L0) # (!EB1L0));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~80
EB1L0 = (EB1L0 & (EB1L0 $ (GND))) # (!EB1L0 & (!EB1L0 & VCC));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~81
EB1L0 = CARRY((EB1L0 & !EB1L0));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~82
EB1L0 = (EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~83
EB1L0 = CARRY((!EB1L0) # (!EB1L0));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~84
EB1L0 = (EB1L0 & (EB1L0 $ (GND))) # (!EB1L0 & (!EB1L0 & VCC));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~85
EB1L0 = CARRY((EB1L0 & !EB1L0));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~86
EB1L0 = (EB1L0 & (!EB1L0)) # (!EB1L0 & ((EB1L0) # (GND)));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~87
EB1L0 = CARRY((!EB1L0) # (!EB1L0));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~88
EB1L0 = (EB1L0 & (EB1L0 $ (GND))) # (!EB1L0 & (!EB1L0 & VCC));

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~89
EB1L0 = CARRY((EB1L0 & !EB1L0));


--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|op_1~90
EB1L0 = EB1L0 $ (EB1L0);


--DB1L45 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[36]~72
DB1L45 = (DB1L0 & (DB1L0 $ (GND))) # (!DB1L0 & (!DB1L0 & VCC));

--DB1L8 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[36]~73
DB1L8 = CARRY((DB1L0 & !DB1L0));


--DB1L9 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[37]~74
DB1L9 = (DB1L0 & (!DB1L8)) # (!DB1L0 & ((DB1L8) # (GND)));

--DB1L10 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[37]~75
DB1L10 = CARRY((!DB1L8) # (!DB1L0));


--DB1L11 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[38]~76
DB1L11 = (DB1L0 & (DB1L10 $ (GND))) # (!DB1L0 & (!DB1L10 & VCC));

--DB1L12 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[38]~77
DB1L12 = CARRY((DB1L0 & !DB1L10));


--DB1L13 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[39]~78
DB1L13 = (DB1L0 & (!DB1L12)) # (!DB1L0 & ((DB1L12) # (GND)));

--DB1L14 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[39]~79
DB1L14 = CARRY((!DB1L12) # (!DB1L0));


--DB1L15 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[40]~80
DB1L15 = (DB1L0 & (DB1L14 $ (GND))) # (!DB1L0 & (!DB1L14 & VCC));

--DB1L16 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[40]~81
DB1L16 = CARRY((DB1L0 & !DB1L14));


--DB1L17 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[41]~82
DB1L17 = (DB1L0 & (!DB1L16)) # (!DB1L0 & ((DB1L16) # (GND)));

--DB1L46 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[41]~83
DB1L46 = CARRY((!DB1L16) # (!DB1L0));


--DB1L47 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[42]~84
DB1L47 = (DB1L0 & (DB1L46 $ (GND))) # (!DB1L0 & (!DB1L46 & VCC));

--DB1L48 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[42]~85
DB1L48 = CARRY((DB1L0 & !DB1L46));


--DB1L49 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[43]~86
DB1L49 = (DB1L0 & (!DB1L48)) # (!DB1L0 & ((DB1L48) # (GND)));

--DB1L50 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[43]~87
DB1L50 = CARRY((!DB1L48) # (!DB1L0));


--DB1L51 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[44]~88
DB1L51 = (DB1L0 & (DB1L50 $ (GND))) # (!DB1L0 & (!DB1L50 & VCC));

--DB1L52 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[44]~89
DB1L52 = CARRY((DB1L0 & !DB1L50));


--DB1L53 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|add9_result[45]~90
DB1L53 = DB1L52;


--DB1L55 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~72
DB1L55 = (DB1L45 & ((GND) # (!DB1L0))) # (!DB1L45 & (DB1L0 $ (GND)));

--DB1L56 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~73
DB1L56 = CARRY((DB1L45) # (!DB1L0));


--DB1L57 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~74
DB1L57 = (DB1L9 & (DB1L56 & VCC)) # (!DB1L9 & (!DB1L56));

--DB1L58 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~75
DB1L58 = CARRY((!DB1L9 & !DB1L56));


--DB1L59 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~76
DB1L59 = (DB1L11 & ((GND) # (!DB1L58))) # (!DB1L11 & (DB1L58 $ (GND)));

--DB1L60 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~77
DB1L60 = CARRY((DB1L11) # (!DB1L58));


--DB1L61 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~78
DB1L61 = (DB1L13 & (DB1L60 & VCC)) # (!DB1L13 & (!DB1L60));

--DB1L62 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~79
DB1L62 = CARRY((!DB1L13 & !DB1L60));


--DB1L63 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~80
DB1L63 = (DB1L15 & ((GND) # (!DB1L62))) # (!DB1L15 & (DB1L62 $ (GND)));

--DB1L64 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~81
DB1L64 = CARRY((DB1L15) # (!DB1L62));


--DB1L65 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~82
DB1L65 = (DB1L17 & (DB1L64 & VCC)) # (!DB1L17 & (!DB1L64));

--DB1L66 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~83
DB1L66 = CARRY((!DB1L17 & !DB1L64));


--DB1L67 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~84
DB1L67 = (DB1L47 & ((GND) # (!DB1L66))) # (!DB1L47 & (DB1L66 $ (GND)));

--DB1L68 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~85
DB1L68 = CARRY((DB1L47) # (!DB1L66));


--DB1L69 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~86
DB1L69 = (DB1L49 & (DB1L68 & VCC)) # (!DB1L49 & (!DB1L68));

--DB1L70 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~87
DB1L70 = CARRY((!DB1L49 & !DB1L68));


--DB1L71 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~88
DB1L71 = (DB1L51 & ((GND) # (!DB1L70))) # (!DB1L51 & (DB1L70 $ (GND)));

--DB1L72 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~89
DB1L72 = CARRY((DB1L51) # (!DB1L70));


--DB1L73 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|op_1~90
DB1L73 = DB1L53 $ (DB1L0 $ (!DB1L72));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~87
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~88
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~89
S1L0 = ((S1L0 $ (X1L0 $ (!S1L0)))) # (GND);

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~90
S1L0 = CARRY((S1L0 & ((X1L0) # (!S1L0))) # (!S1L0 & (X1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~91
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~92
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~93
S1L0 = ((S1L0 $ (X1L0 $ (!S1L0)))) # (GND);

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~94
S1L0 = CARRY((S1L0 & ((X1L0) # (!S1L0))) # (!S1L0 & (X1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~95
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~96
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~97
S1L0 = ((S1L0 $ (X1L0 $ (!S1L0)))) # (GND);

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~98
S1L0 = CARRY((S1L0 & ((X1L0) # (!S1L0))) # (!S1L0 & (X1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~99
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~100
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~101
S1L0 = ((S1L0 $ (X1L0 $ (!S1L0)))) # (GND);

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~102
S1L0 = CARRY((S1L0 & ((X1L0) # (!S1L0))) # (!S1L0 & (X1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~103
S1L0 = (S1L0 & ((X1L0 & (S1L0 & VCC)) # (!X1L0 & (!S1L0)))) # (!S1L0 & ((X1L0 & (!S1L0)) # (!X1L0 & ((S1L0) # (GND)))));

--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~104
S1L0 = CARRY((S1L0 & (!X1L0 & !S1L0)) # (!S1L0 & ((!S1L0) # (!X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~105
S1L0 = S1L78 $ (X1L0 $ (!S1L0));


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~8
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_addr_reg[0], GND);

--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~9
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_addr_reg[0]);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~13
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_addr_reg[1], GND, KB1L0);

--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~14
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_addr_reg[1], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~15
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_addr_reg[2], GND, KB1L0);

--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~16
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_addr_reg[2], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~17
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_addr_reg[3], GND, KB1L0);

--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~18
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_addr_reg[3], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~19
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_addr_reg[4], GND, KB1L0);

--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~20
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_addr_reg[4], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~21
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_addr_reg[5], GND, KB1L0);

--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~22
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_addr_reg[5], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~23
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_addr_reg[6], GND, KB1L0);

--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~24
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_addr_reg[6], KB1L0);


--KB1_ram_rom_addr_reg[7] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]
--register power-up is low

KB1_ram_rom_addr_reg[7] = AMPP_FUNCTION(A1L0, KB1L0, A1L0, !N1_irf_reg[1][0], KB1L0, KB1L0);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7
P1L0 = AMPP_FUNCTION(P1_word_counter[0], GND);

--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8
P1L0 = AMPP_FUNCTION(P1_word_counter[0]);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9
P1L0 = AMPP_FUNCTION(P1_word_counter[1], GND, P1L0);

--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10
P1L0 = AMPP_FUNCTION(P1_word_counter[1], P1L0);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11
P1L0 = AMPP_FUNCTION(P1_word_counter[2], GND, P1L0);

--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12
P1L0 = AMPP_FUNCTION(P1_word_counter[2], P1L0);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15
P1L0 = AMPP_FUNCTION(P1_word_counter[3], GND, P1L0);

--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16
P1L0 = AMPP_FUNCTION(P1_word_counter[3], P1L0);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17
P1L0 = AMPP_FUNCTION(P1_word_counter[4], P1L0);


--JB1_q_a[1] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[1]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[1]_PORT_A_data_in = V1_sigout[1];
JB1_q_a[1]_PORT_A_data_in_reg = DFFE(JB1_q_a[1]_PORT_A_data_in, JB1_q_a[1]_clock_0, , , );
JB1_q_a[1]_PORT_B_data_in = KB1_ram_rom_data_reg[1];
JB1_q_a[1]_PORT_B_data_in_reg = DFFE(JB1_q_a[1]_PORT_B_data_in, JB1_q_a[1]_clock_1, , , );
JB1_q_a[1]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[1]_PORT_A_address_reg = DFFE(JB1_q_a[1]_PORT_A_address, JB1_q_a[1]_clock_0, , , );
JB1_q_a[1]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[1]_PORT_B_address_reg = DFFE(JB1_q_a[1]_PORT_B_address, JB1_q_a[1]_clock_1, , , );
JB1_q_a[1]_PORT_A_write_enable = Y1L39;
JB1_q_a[1]_PORT_A_write_enable_reg = DFFE(JB1_q_a[1]_PORT_A_write_enable, JB1_q_a[1]_clock_0, , , );
JB1_q_a[1]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[1]_PORT_A_read_enable_reg = DFFE(JB1_q_a[1]_PORT_A_read_enable, JB1_q_a[1]_clock_0, , , );
JB1_q_a[1]_PORT_B_write_enable = KB1L0;
JB1_q_a[1]_PORT_B_write_enable_reg = DFFE(JB1_q_a[1]_PORT_B_write_enable, JB1_q_a[1]_clock_1, , , );
JB1_q_a[1]_PORT_B_read_enable = VCC;
JB1_q_a[1]_PORT_B_read_enable_reg = DFFE(JB1_q_a[1]_PORT_B_read_enable, JB1_q_a[1]_clock_1, , , );
JB1_q_a[1]_clock_0 = A1L0;
JB1_q_a[1]_clock_1 = A1L0;
JB1_q_a[1]_clear_0 = GND;
JB1_q_a[1]_PORT_A_data_out = MEMORY(JB1_q_a[1]_PORT_A_data_in_reg, JB1_q_a[1]_PORT_B_data_in_reg, JB1_q_a[1]_PORT_A_address_reg, JB1_q_a[1]_PORT_B_address_reg, JB1_q_a[1]_PORT_A_write_enable_reg, JB1_q_a[1]_PORT_A_read_enable_reg, JB1_q_a[1]_PORT_B_write_enable_reg, JB1_q_a[1]_PORT_B_read_enable_reg, , , JB1_q_a[1]_clock_0, JB1_q_a[1]_clock_1, , , , , JB1_q_a[1]_clear_0, );
JB1_q_a[1] = JB1_q_a[1]_PORT_A_data_out[0];

--JB1_q_b[1] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[1]
JB1_q_b[1]_PORT_A_data_in = V1_sigout[1];
JB1_q_b[1]_PORT_A_data_in_reg = DFFE(JB1_q_b[1]_PORT_A_data_in, JB1_q_b[1]_clock_0, , , );
JB1_q_b[1]_PORT_B_data_in = KB1_ram_rom_data_reg[1];
JB1_q_b[1]_PORT_B_data_in_reg = DFFE(JB1_q_b[1]_PORT_B_data_in, JB1_q_b[1]_clock_1, , , );
JB1_q_b[1]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[1]_PORT_A_address_reg = DFFE(JB1_q_b[1]_PORT_A_address, JB1_q_b[1]_clock_0, , , );
JB1_q_b[1]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[1]_PORT_B_address_reg = DFFE(JB1_q_b[1]_PORT_B_address, JB1_q_b[1]_clock_1, , , );
JB1_q_b[1]_PORT_A_write_enable = Y1L39;
JB1_q_b[1]_PORT_A_write_enable_reg = DFFE(JB1_q_b[1]_PORT_A_write_enable, JB1_q_b[1]_clock_0, , , );
JB1_q_b[1]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[1]_PORT_A_read_enable_reg = DFFE(JB1_q_b[1]_PORT_A_read_enable, JB1_q_b[1]_clock_0, , , );
JB1_q_b[1]_PORT_B_write_enable = KB1L0;
JB1_q_b[1]_PORT_B_write_enable_reg = DFFE(JB1_q_b[1]_PORT_B_write_enable, JB1_q_b[1]_clock_1, , , );
JB1_q_b[1]_PORT_B_read_enable = VCC;
JB1_q_b[1]_PORT_B_read_enable_reg = DFFE(JB1_q_b[1]_PORT_B_read_enable, JB1_q_b[1]_clock_1, , , );
JB1_q_b[1]_clock_0 = A1L0;
JB1_q_b[1]_clock_1 = A1L0;
JB1_q_b[1]_clear_0 = GND;
JB1_q_b[1]_PORT_B_data_out = MEMORY(JB1_q_b[1]_PORT_A_data_in_reg, JB1_q_b[1]_PORT_B_data_in_reg, JB1_q_b[1]_PORT_A_address_reg, JB1_q_b[1]_PORT_B_address_reg, JB1_q_b[1]_PORT_A_write_enable_reg, JB1_q_b[1]_PORT_A_read_enable_reg, JB1_q_b[1]_PORT_B_write_enable_reg, JB1_q_b[1]_PORT_B_read_enable_reg, , , JB1_q_b[1]_clock_0, JB1_q_b[1]_clock_1, , , , , JB1_q_b[1]_clear_0, );
JB1_q_b[1] = JB1_q_b[1]_PORT_B_data_out[0];


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~0
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_data_shift_cntr_reg[0], GND);

--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~1
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_data_shift_cntr_reg[0]);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~2
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_data_shift_cntr_reg[1], GND, KB1L0);

--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~3
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_data_shift_cntr_reg[1], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~4
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_data_shift_cntr_reg[2], GND, KB1L0);

--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~5
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_data_shift_cntr_reg[2], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~6
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_data_shift_cntr_reg[3], GND, KB1L0);

--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~7
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_data_shift_cntr_reg[3], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~8
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_data_shift_cntr_reg[4], GND, KB1L0);

--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~9
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_data_shift_cntr_reg[4], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~10
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_data_shift_cntr_reg[5], KB1L0);


--EB1_mac_mult3 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3
--DSP Block Multiplier Base Width: 18-bits
EB1_mac_mult3_a_data = DATA(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0);
EB1_mac_mult3_a_rep = UNSIGNED(EB1_mac_mult3_a_data);
EB1_mac_mult3_b_data = DATA(T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0);
EB1_mac_mult3_b_rep = UNSIGNED(EB1_mac_mult3_b_data);
EB1_mac_mult3_result = EB1_mac_mult3_a_rep * EB1_mac_mult3_b_rep;
EB1_mac_mult3 = EB1_mac_mult3_result[0];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT1
EB1L0 = EB1_mac_mult3_result[1];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT2
EB1L0 = EB1_mac_mult3_result[2];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT3
EB1L0 = EB1_mac_mult3_result[3];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT4
EB1L0 = EB1_mac_mult3_result[4];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT5
EB1L0 = EB1_mac_mult3_result[5];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT6
EB1L0 = EB1_mac_mult3_result[6];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT7
EB1L0 = EB1_mac_mult3_result[7];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT8
EB1L0 = EB1_mac_mult3_result[8];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT9
EB1L0 = EB1_mac_mult3_result[9];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT10
EB1L0 = EB1_mac_mult3_result[10];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT11
EB1L0 = EB1_mac_mult3_result[11];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT12
EB1L0 = EB1_mac_mult3_result[12];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT13
EB1L0 = EB1_mac_mult3_result[13];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT14
EB1L0 = EB1_mac_mult3_result[14];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT15
EB1L0 = EB1_mac_mult3_result[15];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT16
EB1L0 = EB1_mac_mult3_result[16];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT17
EB1L0 = EB1_mac_mult3_result[17];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT18
EB1L0 = EB1_mac_mult3_result[18];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT19
EB1L0 = EB1_mac_mult3_result[19];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT20
EB1L0 = EB1_mac_mult3_result[20];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT21
EB1L0 = EB1_mac_mult3_result[21];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT22
EB1L0 = EB1_mac_mult3_result[22];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT23
EB1L0 = EB1_mac_mult3_result[23];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT24
EB1L0 = EB1_mac_mult3_result[24];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT25
EB1L0 = EB1_mac_mult3_result[25];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT26
EB1L0 = EB1_mac_mult3_result[26];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT27
EB1L0 = EB1_mac_mult3_result[27];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT28
EB1L0 = EB1_mac_mult3_result[28];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT29
EB1L0 = EB1_mac_mult3_result[29];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT30
EB1L0 = EB1_mac_mult3_result[30];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult3~DATAOUT31
EB1L0 = EB1_mac_mult3_result[31];


--EB1_mac_mult5 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5
--DSP Block Multiplier Base Width: 18-bits
EB1_mac_mult5_a_data = DATA(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0);
EB1_mac_mult5_a_rep = UNSIGNED(EB1_mac_mult5_a_data);
EB1_mac_mult5_b_data = DATA(T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0);
EB1_mac_mult5_b_rep = UNSIGNED(EB1_mac_mult5_b_data);
EB1_mac_mult5_result = EB1_mac_mult5_a_rep * EB1_mac_mult5_b_rep;
EB1_mac_mult5 = EB1_mac_mult5_result[0];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT1
EB1L0 = EB1_mac_mult5_result[1];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT2
EB1L0 = EB1_mac_mult5_result[2];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT3
EB1L0 = EB1_mac_mult5_result[3];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT4
EB1L0 = EB1_mac_mult5_result[4];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT5
EB1L0 = EB1_mac_mult5_result[5];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT6
EB1L0 = EB1_mac_mult5_result[6];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT7
EB1L0 = EB1_mac_mult5_result[7];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT8
EB1L0 = EB1_mac_mult5_result[8];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT9
EB1L0 = EB1_mac_mult5_result[9];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT10
EB1L0 = EB1_mac_mult5_result[10];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT11
EB1L0 = EB1_mac_mult5_result[11];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT12
EB1L0 = EB1_mac_mult5_result[12];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT13
EB1L0 = EB1_mac_mult5_result[13];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT14
EB1L0 = EB1_mac_mult5_result[14];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT15
EB1L0 = EB1_mac_mult5_result[15];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT16
EB1L0 = EB1_mac_mult5_result[16];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT17
EB1L0 = EB1_mac_mult5_result[17];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT18
EB1L0 = EB1_mac_mult5_result[18];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT19
EB1L0 = EB1_mac_mult5_result[19];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT20
EB1L0 = EB1_mac_mult5_result[20];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT21
EB1L0 = EB1_mac_mult5_result[21];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT22
EB1L0 = EB1_mac_mult5_result[22];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT23
EB1L0 = EB1_mac_mult5_result[23];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT24
EB1L0 = EB1_mac_mult5_result[24];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT25
EB1L0 = EB1_mac_mult5_result[25];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT26
EB1L0 = EB1_mac_mult5_result[26];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT27
EB1L0 = EB1_mac_mult5_result[27];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT28
EB1L0 = EB1_mac_mult5_result[28];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT29
EB1L0 = EB1_mac_mult5_result[29];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT30
EB1L0 = EB1_mac_mult5_result[30];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult5~DATAOUT31
EB1L0 = EB1_mac_mult5_result[31];


--EB1_mac_mult1 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1
--DSP Block Multiplier Base Width: 18-bits
EB1_mac_mult1_a_data = DATA(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0);
EB1_mac_mult1_a_rep = UNSIGNED(EB1_mac_mult1_a_data);
EB1_mac_mult1_b_data = DATA(T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0);
EB1_mac_mult1_b_rep = UNSIGNED(EB1_mac_mult1_b_data);
EB1_mac_mult1_result = EB1_mac_mult1_a_rep * EB1_mac_mult1_b_rep;
EB1_mac_mult1 = EB1_mac_mult1_result[0];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT1
EB1L0 = EB1_mac_mult1_result[1];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT2
EB1L0 = EB1_mac_mult1_result[2];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT3
EB1L0 = EB1_mac_mult1_result[3];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT4
EB1L0 = EB1_mac_mult1_result[4];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT5
EB1L0 = EB1_mac_mult1_result[5];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT6
EB1L0 = EB1_mac_mult1_result[6];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT7
EB1L0 = EB1_mac_mult1_result[7];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT8
EB1L0 = EB1_mac_mult1_result[8];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT9
EB1L0 = EB1_mac_mult1_result[9];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT10
EB1L0 = EB1_mac_mult1_result[10];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT11
EB1L0 = EB1_mac_mult1_result[11];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT12
EB1L0 = EB1_mac_mult1_result[12];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT13
EB1L0 = EB1_mac_mult1_result[13];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT14
EB1L0 = EB1_mac_mult1_result[14];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT15
EB1L0 = EB1_mac_mult1_result[15];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT16
EB1L0 = EB1_mac_mult1_result[16];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT17
EB1L0 = EB1_mac_mult1_result[17];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT18
EB1L0 = EB1_mac_mult1_result[18];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT19
EB1L0 = EB1_mac_mult1_result[19];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT20
EB1L0 = EB1_mac_mult1_result[20];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT21
EB1L0 = EB1_mac_mult1_result[21];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT22
EB1L0 = EB1_mac_mult1_result[22];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT23
EB1L0 = EB1_mac_mult1_result[23];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT24
EB1L0 = EB1_mac_mult1_result[24];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT25
EB1L0 = EB1_mac_mult1_result[25];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT26
EB1L0 = EB1_mac_mult1_result[26];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT27
EB1L0 = EB1_mac_mult1_result[27];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT28
EB1L0 = EB1_mac_mult1_result[28];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT29
EB1L0 = EB1_mac_mult1_result[29];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT30
EB1L0 = EB1_mac_mult1_result[30];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT31
EB1L0 = EB1_mac_mult1_result[31];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT32
EB1L0 = EB1_mac_mult1_result[32];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT33
EB1L0 = EB1_mac_mult1_result[33];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT34
EB1L0 = EB1_mac_mult1_result[34];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult1~DATAOUT35
EB1L0 = EB1_mac_mult1_result[35];


--DB1_mac_mult3 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3
--DSP Block Multiplier Base Width: 18-bits
DB1_mac_mult3_a_data = DATA(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0);
DB1_mac_mult3_a_rep = UNSIGNED(DB1_mac_mult3_a_data);
DB1_mac_mult3_b_data = DATA(T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0);
DB1_mac_mult3_b_rep = SIGNED(DB1_mac_mult3_b_data);
DB1_mac_mult3_result = DB1_mac_mult3_a_rep * DB1_mac_mult3_b_rep;
DB1_mac_mult3 = DB1_mac_mult3_result[0];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT1
DB1L0 = DB1_mac_mult3_result[1];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT2
DB1L0 = DB1_mac_mult3_result[2];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT3
DB1L0 = DB1_mac_mult3_result[3];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT4
DB1L0 = DB1_mac_mult3_result[4];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT5
DB1L0 = DB1_mac_mult3_result[5];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT6
DB1L0 = DB1_mac_mult3_result[6];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT7
DB1L0 = DB1_mac_mult3_result[7];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT8
DB1L0 = DB1_mac_mult3_result[8];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT9
DB1L0 = DB1_mac_mult3_result[9];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT10
DB1L0 = DB1_mac_mult3_result[10];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT11
DB1L0 = DB1_mac_mult3_result[11];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT12
DB1L0 = DB1_mac_mult3_result[12];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT13
DB1L0 = DB1_mac_mult3_result[13];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT14
DB1L0 = DB1_mac_mult3_result[14];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT15
DB1L0 = DB1_mac_mult3_result[15];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT16
DB1L0 = DB1_mac_mult3_result[16];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT17
DB1L0 = DB1_mac_mult3_result[17];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT18
DB1L0 = DB1_mac_mult3_result[18];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT19
DB1L0 = DB1_mac_mult3_result[19];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT20
DB1L0 = DB1_mac_mult3_result[20];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT21
DB1L0 = DB1_mac_mult3_result[21];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT22
DB1L0 = DB1_mac_mult3_result[22];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT23
DB1L0 = DB1_mac_mult3_result[23];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT24
DB1L0 = DB1_mac_mult3_result[24];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT25
DB1L0 = DB1_mac_mult3_result[25];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT26
DB1L0 = DB1_mac_mult3_result[26];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT27
DB1L0 = DB1_mac_mult3_result[27];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT28
DB1L0 = DB1_mac_mult3_result[28];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT29
DB1L0 = DB1_mac_mult3_result[29];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT30
DB1L0 = DB1_mac_mult3_result[30];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult3~DATAOUT31
DB1L0 = DB1_mac_mult3_result[31];


--DB1_mac_mult5 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5
--DSP Block Multiplier Base Width: 18-bits
DB1_mac_mult5_a_data = DATA(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0);
DB1_mac_mult5_a_rep = SIGNED(DB1_mac_mult5_a_data);
DB1_mac_mult5_b_data = DATA(T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0);
DB1_mac_mult5_b_rep = UNSIGNED(DB1_mac_mult5_b_data);
DB1_mac_mult5_result = DB1_mac_mult5_a_rep * DB1_mac_mult5_b_rep;
DB1_mac_mult5 = DB1_mac_mult5_result[0];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT1
DB1L0 = DB1_mac_mult5_result[1];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT2
DB1L0 = DB1_mac_mult5_result[2];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT3
DB1L0 = DB1_mac_mult5_result[3];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT4
DB1L0 = DB1_mac_mult5_result[4];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT5
DB1L0 = DB1_mac_mult5_result[5];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT6
DB1L0 = DB1_mac_mult5_result[6];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT7
DB1L0 = DB1_mac_mult5_result[7];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT8
DB1L0 = DB1_mac_mult5_result[8];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT9
DB1L0 = DB1_mac_mult5_result[9];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT10
DB1L0 = DB1_mac_mult5_result[10];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT11
DB1L0 = DB1_mac_mult5_result[11];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT12
DB1L0 = DB1_mac_mult5_result[12];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT13
DB1L0 = DB1_mac_mult5_result[13];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT14
DB1L0 = DB1_mac_mult5_result[14];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT15
DB1L0 = DB1_mac_mult5_result[15];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT16
DB1L0 = DB1_mac_mult5_result[16];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT17
DB1L0 = DB1_mac_mult5_result[17];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT18
DB1L0 = DB1_mac_mult5_result[18];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT19
DB1L0 = DB1_mac_mult5_result[19];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT20
DB1L0 = DB1_mac_mult5_result[20];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT21
DB1L0 = DB1_mac_mult5_result[21];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT22
DB1L0 = DB1_mac_mult5_result[22];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT23
DB1L0 = DB1_mac_mult5_result[23];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT24
DB1L0 = DB1_mac_mult5_result[24];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT25
DB1L0 = DB1_mac_mult5_result[25];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT26
DB1L0 = DB1_mac_mult5_result[26];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT27
DB1L0 = DB1_mac_mult5_result[27];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT28
DB1L0 = DB1_mac_mult5_result[28];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT29
DB1L0 = DB1_mac_mult5_result[29];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT30
DB1L0 = DB1_mac_mult5_result[30];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult5~DATAOUT31
DB1L0 = DB1_mac_mult5_result[31];


--DB1_mac_mult1 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1
--DSP Block Multiplier Base Width: 18-bits
DB1_mac_mult1_a_data = DATA(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0);
DB1_mac_mult1_a_rep = UNSIGNED(DB1_mac_mult1_a_data);
DB1_mac_mult1_b_data = DATA(T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0);
DB1_mac_mult1_b_rep = UNSIGNED(DB1_mac_mult1_b_data);
DB1_mac_mult1_result = DB1_mac_mult1_a_rep * DB1_mac_mult1_b_rep;
DB1_mac_mult1 = DB1_mac_mult1_result[0];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT1
DB1L0 = DB1_mac_mult1_result[1];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT2
DB1L0 = DB1_mac_mult1_result[2];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT3
DB1L0 = DB1_mac_mult1_result[3];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT4
DB1L0 = DB1_mac_mult1_result[4];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT5
DB1L0 = DB1_mac_mult1_result[5];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT6
DB1L0 = DB1_mac_mult1_result[6];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT7
DB1L0 = DB1_mac_mult1_result[7];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT8
DB1L0 = DB1_mac_mult1_result[8];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT9
DB1L0 = DB1_mac_mult1_result[9];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT10
DB1L0 = DB1_mac_mult1_result[10];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT11
DB1L0 = DB1_mac_mult1_result[11];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT12
DB1L0 = DB1_mac_mult1_result[12];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT13
DB1L0 = DB1_mac_mult1_result[13];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT14
DB1L0 = DB1_mac_mult1_result[14];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT15
DB1L0 = DB1_mac_mult1_result[15];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT16
DB1L0 = DB1_mac_mult1_result[16];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT17
DB1L0 = DB1_mac_mult1_result[17];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT18
DB1L0 = DB1_mac_mult1_result[18];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT19
DB1L0 = DB1_mac_mult1_result[19];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT20
DB1L0 = DB1_mac_mult1_result[20];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT21
DB1L0 = DB1_mac_mult1_result[21];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT22
DB1L0 = DB1_mac_mult1_result[22];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT23
DB1L0 = DB1_mac_mult1_result[23];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT24
DB1L0 = DB1_mac_mult1_result[24];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT25
DB1L0 = DB1_mac_mult1_result[25];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT26
DB1L0 = DB1_mac_mult1_result[26];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT27
DB1L0 = DB1_mac_mult1_result[27];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT28
DB1L0 = DB1_mac_mult1_result[28];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT29
DB1L0 = DB1_mac_mult1_result[29];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT30
DB1L0 = DB1_mac_mult1_result[30];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT31
DB1L0 = DB1_mac_mult1_result[31];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT32
DB1L0 = DB1_mac_mult1_result[32];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT33
DB1L0 = DB1_mac_mult1_result[33];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT34
DB1L0 = DB1_mac_mult1_result[34];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult1~DATAOUT35
DB1L0 = DB1_mac_mult1_result[35];


--V1_sigout[7] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[7]
--register power-up is low

V1_sigout[7] = DFFEAS(V1L0, A1L0,  ,  , C1_WideOr3, V1_sigout[7],  ,  , Y1L0);


--V1_sigout[6] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[6]
--register power-up is low

V1_sigout[6] = DFFEAS(V1L0, A1L0,  ,  , C1_WideOr3, V1_sigout[6],  ,  , Y1L0);


--V1_sigout[8] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[8]
--register power-up is low

V1_sigout[8] = DFFEAS(V1L0, A1L0,  ,  , C1_WideOr3, V1_sigout[8],  ,  , Y1L0);


--JB1_q_a[4] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[4]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[4]_PORT_A_data_in = V1_sigout[4];
JB1_q_a[4]_PORT_A_data_in_reg = DFFE(JB1_q_a[4]_PORT_A_data_in, JB1_q_a[4]_clock_0, , , );
JB1_q_a[4]_PORT_B_data_in = KB1_ram_rom_data_reg[4];
JB1_q_a[4]_PORT_B_data_in_reg = DFFE(JB1_q_a[4]_PORT_B_data_in, JB1_q_a[4]_clock_1, , , );
JB1_q_a[4]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[4]_PORT_A_address_reg = DFFE(JB1_q_a[4]_PORT_A_address, JB1_q_a[4]_clock_0, , , );
JB1_q_a[4]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[4]_PORT_B_address_reg = DFFE(JB1_q_a[4]_PORT_B_address, JB1_q_a[4]_clock_1, , , );
JB1_q_a[4]_PORT_A_write_enable = Y1L39;
JB1_q_a[4]_PORT_A_write_enable_reg = DFFE(JB1_q_a[4]_PORT_A_write_enable, JB1_q_a[4]_clock_0, , , );
JB1_q_a[4]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[4]_PORT_A_read_enable_reg = DFFE(JB1_q_a[4]_PORT_A_read_enable, JB1_q_a[4]_clock_0, , , );
JB1_q_a[4]_PORT_B_write_enable = KB1L0;
JB1_q_a[4]_PORT_B_write_enable_reg = DFFE(JB1_q_a[4]_PORT_B_write_enable, JB1_q_a[4]_clock_1, , , );
JB1_q_a[4]_PORT_B_read_enable = VCC;
JB1_q_a[4]_PORT_B_read_enable_reg = DFFE(JB1_q_a[4]_PORT_B_read_enable, JB1_q_a[4]_clock_1, , , );
JB1_q_a[4]_clock_0 = A1L0;
JB1_q_a[4]_clock_1 = A1L0;
JB1_q_a[4]_clear_0 = GND;
JB1_q_a[4]_PORT_A_data_out = MEMORY(JB1_q_a[4]_PORT_A_data_in_reg, JB1_q_a[4]_PORT_B_data_in_reg, JB1_q_a[4]_PORT_A_address_reg, JB1_q_a[4]_PORT_B_address_reg, JB1_q_a[4]_PORT_A_write_enable_reg, JB1_q_a[4]_PORT_A_read_enable_reg, JB1_q_a[4]_PORT_B_write_enable_reg, JB1_q_a[4]_PORT_B_read_enable_reg, , , JB1_q_a[4]_clock_0, JB1_q_a[4]_clock_1, , , , , JB1_q_a[4]_clear_0, );
JB1_q_a[4] = JB1_q_a[4]_PORT_A_data_out[0];

--JB1_q_b[4] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[4]
JB1_q_b[4]_PORT_A_data_in = V1_sigout[4];
JB1_q_b[4]_PORT_A_data_in_reg = DFFE(JB1_q_b[4]_PORT_A_data_in, JB1_q_b[4]_clock_0, , , );
JB1_q_b[4]_PORT_B_data_in = KB1_ram_rom_data_reg[4];
JB1_q_b[4]_PORT_B_data_in_reg = DFFE(JB1_q_b[4]_PORT_B_data_in, JB1_q_b[4]_clock_1, , , );
JB1_q_b[4]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[4]_PORT_A_address_reg = DFFE(JB1_q_b[4]_PORT_A_address, JB1_q_b[4]_clock_0, , , );
JB1_q_b[4]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[4]_PORT_B_address_reg = DFFE(JB1_q_b[4]_PORT_B_address, JB1_q_b[4]_clock_1, , , );
JB1_q_b[4]_PORT_A_write_enable = Y1L39;
JB1_q_b[4]_PORT_A_write_enable_reg = DFFE(JB1_q_b[4]_PORT_A_write_enable, JB1_q_b[4]_clock_0, , , );
JB1_q_b[4]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[4]_PORT_A_read_enable_reg = DFFE(JB1_q_b[4]_PORT_A_read_enable, JB1_q_b[4]_clock_0, , , );
JB1_q_b[4]_PORT_B_write_enable = KB1L0;
JB1_q_b[4]_PORT_B_write_enable_reg = DFFE(JB1_q_b[4]_PORT_B_write_enable, JB1_q_b[4]_clock_1, , , );
JB1_q_b[4]_PORT_B_read_enable = VCC;
JB1_q_b[4]_PORT_B_read_enable_reg = DFFE(JB1_q_b[4]_PORT_B_read_enable, JB1_q_b[4]_clock_1, , , );
JB1_q_b[4]_clock_0 = A1L0;
JB1_q_b[4]_clock_1 = A1L0;
JB1_q_b[4]_clear_0 = GND;
JB1_q_b[4]_PORT_B_data_out = MEMORY(JB1_q_b[4]_PORT_A_data_in_reg, JB1_q_b[4]_PORT_B_data_in_reg, JB1_q_b[4]_PORT_A_address_reg, JB1_q_b[4]_PORT_B_address_reg, JB1_q_b[4]_PORT_A_write_enable_reg, JB1_q_b[4]_PORT_A_read_enable_reg, JB1_q_b[4]_PORT_B_write_enable_reg, JB1_q_b[4]_PORT_B_read_enable_reg, , , JB1_q_b[4]_clock_0, JB1_q_b[4]_clock_1, , , , , JB1_q_b[4]_clear_0, );
JB1_q_b[4] = JB1_q_b[4]_PORT_B_data_out[0];


--V1L0 is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[4]~4
V1L0 = (Y1L0 & ((V1_sigout[4]))) # (!Y1L0 & (JB1_q_a[4]));


--JB1_q_a[31] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[31]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[31]_PORT_A_data_in = V1_sigout[31];
JB1_q_a[31]_PORT_A_data_in_reg = DFFE(JB1_q_a[31]_PORT_A_data_in, JB1_q_a[31]_clock_0, , , );
JB1_q_a[31]_PORT_B_data_in = KB1_ram_rom_data_reg[31];
JB1_q_a[31]_PORT_B_data_in_reg = DFFE(JB1_q_a[31]_PORT_B_data_in, JB1_q_a[31]_clock_1, , , );
JB1_q_a[31]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[31]_PORT_A_address_reg = DFFE(JB1_q_a[31]_PORT_A_address, JB1_q_a[31]_clock_0, , , );
JB1_q_a[31]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[31]_PORT_B_address_reg = DFFE(JB1_q_a[31]_PORT_B_address, JB1_q_a[31]_clock_1, , , );
JB1_q_a[31]_PORT_A_write_enable = Y1L39;
JB1_q_a[31]_PORT_A_write_enable_reg = DFFE(JB1_q_a[31]_PORT_A_write_enable, JB1_q_a[31]_clock_0, , , );
JB1_q_a[31]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[31]_PORT_A_read_enable_reg = DFFE(JB1_q_a[31]_PORT_A_read_enable, JB1_q_a[31]_clock_0, , , );
JB1_q_a[31]_PORT_B_write_enable = KB1L0;
JB1_q_a[31]_PORT_B_write_enable_reg = DFFE(JB1_q_a[31]_PORT_B_write_enable, JB1_q_a[31]_clock_1, , , );
JB1_q_a[31]_PORT_B_read_enable = VCC;
JB1_q_a[31]_PORT_B_read_enable_reg = DFFE(JB1_q_a[31]_PORT_B_read_enable, JB1_q_a[31]_clock_1, , , );
JB1_q_a[31]_clock_0 = A1L0;
JB1_q_a[31]_clock_1 = A1L0;
JB1_q_a[31]_clear_0 = GND;
JB1_q_a[31]_PORT_A_data_out = MEMORY(JB1_q_a[31]_PORT_A_data_in_reg, JB1_q_a[31]_PORT_B_data_in_reg, JB1_q_a[31]_PORT_A_address_reg, JB1_q_a[31]_PORT_B_address_reg, JB1_q_a[31]_PORT_A_write_enable_reg, JB1_q_a[31]_PORT_A_read_enable_reg, JB1_q_a[31]_PORT_B_write_enable_reg, JB1_q_a[31]_PORT_B_read_enable_reg, , , JB1_q_a[31]_clock_0, JB1_q_a[31]_clock_1, , , , , JB1_q_a[31]_clear_0, );
JB1_q_a[31] = JB1_q_a[31]_PORT_A_data_out[0];

--JB1_q_b[31] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[31]
JB1_q_b[31]_PORT_A_data_in = V1_sigout[31];
JB1_q_b[31]_PORT_A_data_in_reg = DFFE(JB1_q_b[31]_PORT_A_data_in, JB1_q_b[31]_clock_0, , , );
JB1_q_b[31]_PORT_B_data_in = KB1_ram_rom_data_reg[31];
JB1_q_b[31]_PORT_B_data_in_reg = DFFE(JB1_q_b[31]_PORT_B_data_in, JB1_q_b[31]_clock_1, , , );
JB1_q_b[31]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[31]_PORT_A_address_reg = DFFE(JB1_q_b[31]_PORT_A_address, JB1_q_b[31]_clock_0, , , );
JB1_q_b[31]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[31]_PORT_B_address_reg = DFFE(JB1_q_b[31]_PORT_B_address, JB1_q_b[31]_clock_1, , , );
JB1_q_b[31]_PORT_A_write_enable = Y1L39;
JB1_q_b[31]_PORT_A_write_enable_reg = DFFE(JB1_q_b[31]_PORT_A_write_enable, JB1_q_b[31]_clock_0, , , );
JB1_q_b[31]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[31]_PORT_A_read_enable_reg = DFFE(JB1_q_b[31]_PORT_A_read_enable, JB1_q_b[31]_clock_0, , , );
JB1_q_b[31]_PORT_B_write_enable = KB1L0;
JB1_q_b[31]_PORT_B_write_enable_reg = DFFE(JB1_q_b[31]_PORT_B_write_enable, JB1_q_b[31]_clock_1, , , );
JB1_q_b[31]_PORT_B_read_enable = VCC;
JB1_q_b[31]_PORT_B_read_enable_reg = DFFE(JB1_q_b[31]_PORT_B_read_enable, JB1_q_b[31]_clock_1, , , );
JB1_q_b[31]_clock_0 = A1L0;
JB1_q_b[31]_clock_1 = A1L0;
JB1_q_b[31]_clear_0 = GND;
JB1_q_b[31]_PORT_B_data_out = MEMORY(JB1_q_b[31]_PORT_A_data_in_reg, JB1_q_b[31]_PORT_B_data_in_reg, JB1_q_b[31]_PORT_A_address_reg, JB1_q_b[31]_PORT_B_address_reg, JB1_q_b[31]_PORT_A_write_enable_reg, JB1_q_b[31]_PORT_A_read_enable_reg, JB1_q_b[31]_PORT_B_write_enable_reg, JB1_q_b[31]_PORT_B_read_enable_reg, , , JB1_q_b[31]_clock_0, JB1_q_b[31]_clock_1, , , , , JB1_q_b[31]_clear_0, );
JB1_q_b[31] = JB1_q_b[31]_PORT_B_data_out[0];


--JB1_q_a[28] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[28]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[28]_PORT_A_data_in = V1_sigout[28];
JB1_q_a[28]_PORT_A_data_in_reg = DFFE(JB1_q_a[28]_PORT_A_data_in, JB1_q_a[28]_clock_0, , , );
JB1_q_a[28]_PORT_B_data_in = KB1_ram_rom_data_reg[28];
JB1_q_a[28]_PORT_B_data_in_reg = DFFE(JB1_q_a[28]_PORT_B_data_in, JB1_q_a[28]_clock_1, , , );
JB1_q_a[28]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[28]_PORT_A_address_reg = DFFE(JB1_q_a[28]_PORT_A_address, JB1_q_a[28]_clock_0, , , );
JB1_q_a[28]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[28]_PORT_B_address_reg = DFFE(JB1_q_a[28]_PORT_B_address, JB1_q_a[28]_clock_1, , , );
JB1_q_a[28]_PORT_A_write_enable = Y1L39;
JB1_q_a[28]_PORT_A_write_enable_reg = DFFE(JB1_q_a[28]_PORT_A_write_enable, JB1_q_a[28]_clock_0, , , );
JB1_q_a[28]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[28]_PORT_A_read_enable_reg = DFFE(JB1_q_a[28]_PORT_A_read_enable, JB1_q_a[28]_clock_0, , , );
JB1_q_a[28]_PORT_B_write_enable = KB1L0;
JB1_q_a[28]_PORT_B_write_enable_reg = DFFE(JB1_q_a[28]_PORT_B_write_enable, JB1_q_a[28]_clock_1, , , );
JB1_q_a[28]_PORT_B_read_enable = VCC;
JB1_q_a[28]_PORT_B_read_enable_reg = DFFE(JB1_q_a[28]_PORT_B_read_enable, JB1_q_a[28]_clock_1, , , );
JB1_q_a[28]_clock_0 = A1L0;
JB1_q_a[28]_clock_1 = A1L0;
JB1_q_a[28]_clear_0 = GND;
JB1_q_a[28]_PORT_A_data_out = MEMORY(JB1_q_a[28]_PORT_A_data_in_reg, JB1_q_a[28]_PORT_B_data_in_reg, JB1_q_a[28]_PORT_A_address_reg, JB1_q_a[28]_PORT_B_address_reg, JB1_q_a[28]_PORT_A_write_enable_reg, JB1_q_a[28]_PORT_A_read_enable_reg, JB1_q_a[28]_PORT_B_write_enable_reg, JB1_q_a[28]_PORT_B_read_enable_reg, , , JB1_q_a[28]_clock_0, JB1_q_a[28]_clock_1, , , , , JB1_q_a[28]_clear_0, );
JB1_q_a[28] = JB1_q_a[28]_PORT_A_data_out[0];

--JB1_q_b[28] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[28]
JB1_q_b[28]_PORT_A_data_in = V1_sigout[28];
JB1_q_b[28]_PORT_A_data_in_reg = DFFE(JB1_q_b[28]_PORT_A_data_in, JB1_q_b[28]_clock_0, , , );
JB1_q_b[28]_PORT_B_data_in = KB1_ram_rom_data_reg[28];
JB1_q_b[28]_PORT_B_data_in_reg = DFFE(JB1_q_b[28]_PORT_B_data_in, JB1_q_b[28]_clock_1, , , );
JB1_q_b[28]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[28]_PORT_A_address_reg = DFFE(JB1_q_b[28]_PORT_A_address, JB1_q_b[28]_clock_0, , , );
JB1_q_b[28]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[28]_PORT_B_address_reg = DFFE(JB1_q_b[28]_PORT_B_address, JB1_q_b[28]_clock_1, , , );
JB1_q_b[28]_PORT_A_write_enable = Y1L39;
JB1_q_b[28]_PORT_A_write_enable_reg = DFFE(JB1_q_b[28]_PORT_A_write_enable, JB1_q_b[28]_clock_0, , , );
JB1_q_b[28]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[28]_PORT_A_read_enable_reg = DFFE(JB1_q_b[28]_PORT_A_read_enable, JB1_q_b[28]_clock_0, , , );
JB1_q_b[28]_PORT_B_write_enable = KB1L0;
JB1_q_b[28]_PORT_B_write_enable_reg = DFFE(JB1_q_b[28]_PORT_B_write_enable, JB1_q_b[28]_clock_1, , , );
JB1_q_b[28]_PORT_B_read_enable = VCC;
JB1_q_b[28]_PORT_B_read_enable_reg = DFFE(JB1_q_b[28]_PORT_B_read_enable, JB1_q_b[28]_clock_1, , , );
JB1_q_b[28]_clock_0 = A1L0;
JB1_q_b[28]_clock_1 = A1L0;
JB1_q_b[28]_clear_0 = GND;
JB1_q_b[28]_PORT_B_data_out = MEMORY(JB1_q_b[28]_PORT_A_data_in_reg, JB1_q_b[28]_PORT_B_data_in_reg, JB1_q_b[28]_PORT_A_address_reg, JB1_q_b[28]_PORT_B_address_reg, JB1_q_b[28]_PORT_A_write_enable_reg, JB1_q_b[28]_PORT_A_read_enable_reg, JB1_q_b[28]_PORT_B_write_enable_reg, JB1_q_b[28]_PORT_B_read_enable_reg, , , JB1_q_b[28]_clock_0, JB1_q_b[28]_clock_1, , , , , JB1_q_b[28]_clear_0, );
JB1_q_b[28] = JB1_q_b[28]_PORT_B_data_out[0];


--JB1_q_a[29] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[29]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[29]_PORT_A_data_in = V1_sigout[29];
JB1_q_a[29]_PORT_A_data_in_reg = DFFE(JB1_q_a[29]_PORT_A_data_in, JB1_q_a[29]_clock_0, , , );
JB1_q_a[29]_PORT_B_data_in = KB1_ram_rom_data_reg[29];
JB1_q_a[29]_PORT_B_data_in_reg = DFFE(JB1_q_a[29]_PORT_B_data_in, JB1_q_a[29]_clock_1, , , );
JB1_q_a[29]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[29]_PORT_A_address_reg = DFFE(JB1_q_a[29]_PORT_A_address, JB1_q_a[29]_clock_0, , , );
JB1_q_a[29]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[29]_PORT_B_address_reg = DFFE(JB1_q_a[29]_PORT_B_address, JB1_q_a[29]_clock_1, , , );
JB1_q_a[29]_PORT_A_write_enable = Y1L39;
JB1_q_a[29]_PORT_A_write_enable_reg = DFFE(JB1_q_a[29]_PORT_A_write_enable, JB1_q_a[29]_clock_0, , , );
JB1_q_a[29]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[29]_PORT_A_read_enable_reg = DFFE(JB1_q_a[29]_PORT_A_read_enable, JB1_q_a[29]_clock_0, , , );
JB1_q_a[29]_PORT_B_write_enable = KB1L0;
JB1_q_a[29]_PORT_B_write_enable_reg = DFFE(JB1_q_a[29]_PORT_B_write_enable, JB1_q_a[29]_clock_1, , , );
JB1_q_a[29]_PORT_B_read_enable = VCC;
JB1_q_a[29]_PORT_B_read_enable_reg = DFFE(JB1_q_a[29]_PORT_B_read_enable, JB1_q_a[29]_clock_1, , , );
JB1_q_a[29]_clock_0 = A1L0;
JB1_q_a[29]_clock_1 = A1L0;
JB1_q_a[29]_clear_0 = GND;
JB1_q_a[29]_PORT_A_data_out = MEMORY(JB1_q_a[29]_PORT_A_data_in_reg, JB1_q_a[29]_PORT_B_data_in_reg, JB1_q_a[29]_PORT_A_address_reg, JB1_q_a[29]_PORT_B_address_reg, JB1_q_a[29]_PORT_A_write_enable_reg, JB1_q_a[29]_PORT_A_read_enable_reg, JB1_q_a[29]_PORT_B_write_enable_reg, JB1_q_a[29]_PORT_B_read_enable_reg, , , JB1_q_a[29]_clock_0, JB1_q_a[29]_clock_1, , , , , JB1_q_a[29]_clear_0, );
JB1_q_a[29] = JB1_q_a[29]_PORT_A_data_out[0];

--JB1_q_b[29] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[29]
JB1_q_b[29]_PORT_A_data_in = V1_sigout[29];
JB1_q_b[29]_PORT_A_data_in_reg = DFFE(JB1_q_b[29]_PORT_A_data_in, JB1_q_b[29]_clock_0, , , );
JB1_q_b[29]_PORT_B_data_in = KB1_ram_rom_data_reg[29];
JB1_q_b[29]_PORT_B_data_in_reg = DFFE(JB1_q_b[29]_PORT_B_data_in, JB1_q_b[29]_clock_1, , , );
JB1_q_b[29]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[29]_PORT_A_address_reg = DFFE(JB1_q_b[29]_PORT_A_address, JB1_q_b[29]_clock_0, , , );
JB1_q_b[29]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[29]_PORT_B_address_reg = DFFE(JB1_q_b[29]_PORT_B_address, JB1_q_b[29]_clock_1, , , );
JB1_q_b[29]_PORT_A_write_enable = Y1L39;
JB1_q_b[29]_PORT_A_write_enable_reg = DFFE(JB1_q_b[29]_PORT_A_write_enable, JB1_q_b[29]_clock_0, , , );
JB1_q_b[29]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[29]_PORT_A_read_enable_reg = DFFE(JB1_q_b[29]_PORT_A_read_enable, JB1_q_b[29]_clock_0, , , );
JB1_q_b[29]_PORT_B_write_enable = KB1L0;
JB1_q_b[29]_PORT_B_write_enable_reg = DFFE(JB1_q_b[29]_PORT_B_write_enable, JB1_q_b[29]_clock_1, , , );
JB1_q_b[29]_PORT_B_read_enable = VCC;
JB1_q_b[29]_PORT_B_read_enable_reg = DFFE(JB1_q_b[29]_PORT_B_read_enable, JB1_q_b[29]_clock_1, , , );
JB1_q_b[29]_clock_0 = A1L0;
JB1_q_b[29]_clock_1 = A1L0;
JB1_q_b[29]_clear_0 = GND;
JB1_q_b[29]_PORT_B_data_out = MEMORY(JB1_q_b[29]_PORT_A_data_in_reg, JB1_q_b[29]_PORT_B_data_in_reg, JB1_q_b[29]_PORT_A_address_reg, JB1_q_b[29]_PORT_B_address_reg, JB1_q_b[29]_PORT_A_write_enable_reg, JB1_q_b[29]_PORT_A_read_enable_reg, JB1_q_b[29]_PORT_B_write_enable_reg, JB1_q_b[29]_PORT_B_read_enable_reg, , , JB1_q_b[29]_clock_0, JB1_q_b[29]_clock_1, , , , , JB1_q_b[29]_clear_0, );
JB1_q_b[29] = JB1_q_b[29]_PORT_B_data_out[0];


--JB1_q_a[30] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[30]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[30]_PORT_A_data_in = V1_sigout[30];
JB1_q_a[30]_PORT_A_data_in_reg = DFFE(JB1_q_a[30]_PORT_A_data_in, JB1_q_a[30]_clock_0, , , );
JB1_q_a[30]_PORT_B_data_in = KB1_ram_rom_data_reg[30];
JB1_q_a[30]_PORT_B_data_in_reg = DFFE(JB1_q_a[30]_PORT_B_data_in, JB1_q_a[30]_clock_1, , , );
JB1_q_a[30]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[30]_PORT_A_address_reg = DFFE(JB1_q_a[30]_PORT_A_address, JB1_q_a[30]_clock_0, , , );
JB1_q_a[30]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[30]_PORT_B_address_reg = DFFE(JB1_q_a[30]_PORT_B_address, JB1_q_a[30]_clock_1, , , );
JB1_q_a[30]_PORT_A_write_enable = Y1L39;
JB1_q_a[30]_PORT_A_write_enable_reg = DFFE(JB1_q_a[30]_PORT_A_write_enable, JB1_q_a[30]_clock_0, , , );
JB1_q_a[30]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[30]_PORT_A_read_enable_reg = DFFE(JB1_q_a[30]_PORT_A_read_enable, JB1_q_a[30]_clock_0, , , );
JB1_q_a[30]_PORT_B_write_enable = KB1L0;
JB1_q_a[30]_PORT_B_write_enable_reg = DFFE(JB1_q_a[30]_PORT_B_write_enable, JB1_q_a[30]_clock_1, , , );
JB1_q_a[30]_PORT_B_read_enable = VCC;
JB1_q_a[30]_PORT_B_read_enable_reg = DFFE(JB1_q_a[30]_PORT_B_read_enable, JB1_q_a[30]_clock_1, , , );
JB1_q_a[30]_clock_0 = A1L0;
JB1_q_a[30]_clock_1 = A1L0;
JB1_q_a[30]_clear_0 = GND;
JB1_q_a[30]_PORT_A_data_out = MEMORY(JB1_q_a[30]_PORT_A_data_in_reg, JB1_q_a[30]_PORT_B_data_in_reg, JB1_q_a[30]_PORT_A_address_reg, JB1_q_a[30]_PORT_B_address_reg, JB1_q_a[30]_PORT_A_write_enable_reg, JB1_q_a[30]_PORT_A_read_enable_reg, JB1_q_a[30]_PORT_B_write_enable_reg, JB1_q_a[30]_PORT_B_read_enable_reg, , , JB1_q_a[30]_clock_0, JB1_q_a[30]_clock_1, , , , , JB1_q_a[30]_clear_0, );
JB1_q_a[30] = JB1_q_a[30]_PORT_A_data_out[0];

--JB1_q_b[30] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[30]
JB1_q_b[30]_PORT_A_data_in = V1_sigout[30];
JB1_q_b[30]_PORT_A_data_in_reg = DFFE(JB1_q_b[30]_PORT_A_data_in, JB1_q_b[30]_clock_0, , , );
JB1_q_b[30]_PORT_B_data_in = KB1_ram_rom_data_reg[30];
JB1_q_b[30]_PORT_B_data_in_reg = DFFE(JB1_q_b[30]_PORT_B_data_in, JB1_q_b[30]_clock_1, , , );
JB1_q_b[30]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[30]_PORT_A_address_reg = DFFE(JB1_q_b[30]_PORT_A_address, JB1_q_b[30]_clock_0, , , );
JB1_q_b[30]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[30]_PORT_B_address_reg = DFFE(JB1_q_b[30]_PORT_B_address, JB1_q_b[30]_clock_1, , , );
JB1_q_b[30]_PORT_A_write_enable = Y1L39;
JB1_q_b[30]_PORT_A_write_enable_reg = DFFE(JB1_q_b[30]_PORT_A_write_enable, JB1_q_b[30]_clock_0, , , );
JB1_q_b[30]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[30]_PORT_A_read_enable_reg = DFFE(JB1_q_b[30]_PORT_A_read_enable, JB1_q_b[30]_clock_0, , , );
JB1_q_b[30]_PORT_B_write_enable = KB1L0;
JB1_q_b[30]_PORT_B_write_enable_reg = DFFE(JB1_q_b[30]_PORT_B_write_enable, JB1_q_b[30]_clock_1, , , );
JB1_q_b[30]_PORT_B_read_enable = VCC;
JB1_q_b[30]_PORT_B_read_enable_reg = DFFE(JB1_q_b[30]_PORT_B_read_enable, JB1_q_b[30]_clock_1, , , );
JB1_q_b[30]_clock_0 = A1L0;
JB1_q_b[30]_clock_1 = A1L0;
JB1_q_b[30]_clear_0 = GND;
JB1_q_b[30]_PORT_B_data_out = MEMORY(JB1_q_b[30]_PORT_A_data_in_reg, JB1_q_b[30]_PORT_B_data_in_reg, JB1_q_b[30]_PORT_A_address_reg, JB1_q_b[30]_PORT_B_address_reg, JB1_q_b[30]_PORT_A_write_enable_reg, JB1_q_b[30]_PORT_A_read_enable_reg, JB1_q_b[30]_PORT_B_write_enable_reg, JB1_q_b[30]_PORT_B_read_enable_reg, , , JB1_q_b[30]_clock_0, JB1_q_b[30]_clock_1, , , , , JB1_q_b[30]_clear_0, );
JB1_q_b[30] = JB1_q_b[30]_PORT_B_data_out[0];


--JB1_q_a[26] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[26]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[26]_PORT_A_data_in = V1_sigout[26];
JB1_q_a[26]_PORT_A_data_in_reg = DFFE(JB1_q_a[26]_PORT_A_data_in, JB1_q_a[26]_clock_0, , , );
JB1_q_a[26]_PORT_B_data_in = KB1_ram_rom_data_reg[26];
JB1_q_a[26]_PORT_B_data_in_reg = DFFE(JB1_q_a[26]_PORT_B_data_in, JB1_q_a[26]_clock_1, , , );
JB1_q_a[26]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[26]_PORT_A_address_reg = DFFE(JB1_q_a[26]_PORT_A_address, JB1_q_a[26]_clock_0, , , );
JB1_q_a[26]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[26]_PORT_B_address_reg = DFFE(JB1_q_a[26]_PORT_B_address, JB1_q_a[26]_clock_1, , , );
JB1_q_a[26]_PORT_A_write_enable = Y1L39;
JB1_q_a[26]_PORT_A_write_enable_reg = DFFE(JB1_q_a[26]_PORT_A_write_enable, JB1_q_a[26]_clock_0, , , );
JB1_q_a[26]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[26]_PORT_A_read_enable_reg = DFFE(JB1_q_a[26]_PORT_A_read_enable, JB1_q_a[26]_clock_0, , , );
JB1_q_a[26]_PORT_B_write_enable = KB1L0;
JB1_q_a[26]_PORT_B_write_enable_reg = DFFE(JB1_q_a[26]_PORT_B_write_enable, JB1_q_a[26]_clock_1, , , );
JB1_q_a[26]_PORT_B_read_enable = VCC;
JB1_q_a[26]_PORT_B_read_enable_reg = DFFE(JB1_q_a[26]_PORT_B_read_enable, JB1_q_a[26]_clock_1, , , );
JB1_q_a[26]_clock_0 = A1L0;
JB1_q_a[26]_clock_1 = A1L0;
JB1_q_a[26]_clear_0 = GND;
JB1_q_a[26]_PORT_A_data_out = MEMORY(JB1_q_a[26]_PORT_A_data_in_reg, JB1_q_a[26]_PORT_B_data_in_reg, JB1_q_a[26]_PORT_A_address_reg, JB1_q_a[26]_PORT_B_address_reg, JB1_q_a[26]_PORT_A_write_enable_reg, JB1_q_a[26]_PORT_A_read_enable_reg, JB1_q_a[26]_PORT_B_write_enable_reg, JB1_q_a[26]_PORT_B_read_enable_reg, , , JB1_q_a[26]_clock_0, JB1_q_a[26]_clock_1, , , , , JB1_q_a[26]_clear_0, );
JB1_q_a[26] = JB1_q_a[26]_PORT_A_data_out[0];

--JB1_q_b[26] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[26]
JB1_q_b[26]_PORT_A_data_in = V1_sigout[26];
JB1_q_b[26]_PORT_A_data_in_reg = DFFE(JB1_q_b[26]_PORT_A_data_in, JB1_q_b[26]_clock_0, , , );
JB1_q_b[26]_PORT_B_data_in = KB1_ram_rom_data_reg[26];
JB1_q_b[26]_PORT_B_data_in_reg = DFFE(JB1_q_b[26]_PORT_B_data_in, JB1_q_b[26]_clock_1, , , );
JB1_q_b[26]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[26]_PORT_A_address_reg = DFFE(JB1_q_b[26]_PORT_A_address, JB1_q_b[26]_clock_0, , , );
JB1_q_b[26]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[26]_PORT_B_address_reg = DFFE(JB1_q_b[26]_PORT_B_address, JB1_q_b[26]_clock_1, , , );
JB1_q_b[26]_PORT_A_write_enable = Y1L39;
JB1_q_b[26]_PORT_A_write_enable_reg = DFFE(JB1_q_b[26]_PORT_A_write_enable, JB1_q_b[26]_clock_0, , , );
JB1_q_b[26]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[26]_PORT_A_read_enable_reg = DFFE(JB1_q_b[26]_PORT_A_read_enable, JB1_q_b[26]_clock_0, , , );
JB1_q_b[26]_PORT_B_write_enable = KB1L0;
JB1_q_b[26]_PORT_B_write_enable_reg = DFFE(JB1_q_b[26]_PORT_B_write_enable, JB1_q_b[26]_clock_1, , , );
JB1_q_b[26]_PORT_B_read_enable = VCC;
JB1_q_b[26]_PORT_B_read_enable_reg = DFFE(JB1_q_b[26]_PORT_B_read_enable, JB1_q_b[26]_clock_1, , , );
JB1_q_b[26]_clock_0 = A1L0;
JB1_q_b[26]_clock_1 = A1L0;
JB1_q_b[26]_clear_0 = GND;
JB1_q_b[26]_PORT_B_data_out = MEMORY(JB1_q_b[26]_PORT_A_data_in_reg, JB1_q_b[26]_PORT_B_data_in_reg, JB1_q_b[26]_PORT_A_address_reg, JB1_q_b[26]_PORT_B_address_reg, JB1_q_b[26]_PORT_A_write_enable_reg, JB1_q_b[26]_PORT_A_read_enable_reg, JB1_q_b[26]_PORT_B_write_enable_reg, JB1_q_b[26]_PORT_B_read_enable_reg, , , JB1_q_b[26]_clock_0, JB1_q_b[26]_clock_1, , , , , JB1_q_b[26]_clear_0, );
JB1_q_b[26] = JB1_q_b[26]_PORT_B_data_out[0];


--JB1_q_a[27] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[27]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[27]_PORT_A_data_in = V1_sigout[27];
JB1_q_a[27]_PORT_A_data_in_reg = DFFE(JB1_q_a[27]_PORT_A_data_in, JB1_q_a[27]_clock_0, , , );
JB1_q_a[27]_PORT_B_data_in = KB1_ram_rom_data_reg[27];
JB1_q_a[27]_PORT_B_data_in_reg = DFFE(JB1_q_a[27]_PORT_B_data_in, JB1_q_a[27]_clock_1, , , );
JB1_q_a[27]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[27]_PORT_A_address_reg = DFFE(JB1_q_a[27]_PORT_A_address, JB1_q_a[27]_clock_0, , , );
JB1_q_a[27]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[27]_PORT_B_address_reg = DFFE(JB1_q_a[27]_PORT_B_address, JB1_q_a[27]_clock_1, , , );
JB1_q_a[27]_PORT_A_write_enable = Y1L39;
JB1_q_a[27]_PORT_A_write_enable_reg = DFFE(JB1_q_a[27]_PORT_A_write_enable, JB1_q_a[27]_clock_0, , , );
JB1_q_a[27]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[27]_PORT_A_read_enable_reg = DFFE(JB1_q_a[27]_PORT_A_read_enable, JB1_q_a[27]_clock_0, , , );
JB1_q_a[27]_PORT_B_write_enable = KB1L0;
JB1_q_a[27]_PORT_B_write_enable_reg = DFFE(JB1_q_a[27]_PORT_B_write_enable, JB1_q_a[27]_clock_1, , , );
JB1_q_a[27]_PORT_B_read_enable = VCC;
JB1_q_a[27]_PORT_B_read_enable_reg = DFFE(JB1_q_a[27]_PORT_B_read_enable, JB1_q_a[27]_clock_1, , , );
JB1_q_a[27]_clock_0 = A1L0;
JB1_q_a[27]_clock_1 = A1L0;
JB1_q_a[27]_clear_0 = GND;
JB1_q_a[27]_PORT_A_data_out = MEMORY(JB1_q_a[27]_PORT_A_data_in_reg, JB1_q_a[27]_PORT_B_data_in_reg, JB1_q_a[27]_PORT_A_address_reg, JB1_q_a[27]_PORT_B_address_reg, JB1_q_a[27]_PORT_A_write_enable_reg, JB1_q_a[27]_PORT_A_read_enable_reg, JB1_q_a[27]_PORT_B_write_enable_reg, JB1_q_a[27]_PORT_B_read_enable_reg, , , JB1_q_a[27]_clock_0, JB1_q_a[27]_clock_1, , , , , JB1_q_a[27]_clear_0, );
JB1_q_a[27] = JB1_q_a[27]_PORT_A_data_out[0];

--JB1_q_b[27] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[27]
JB1_q_b[27]_PORT_A_data_in = V1_sigout[27];
JB1_q_b[27]_PORT_A_data_in_reg = DFFE(JB1_q_b[27]_PORT_A_data_in, JB1_q_b[27]_clock_0, , , );
JB1_q_b[27]_PORT_B_data_in = KB1_ram_rom_data_reg[27];
JB1_q_b[27]_PORT_B_data_in_reg = DFFE(JB1_q_b[27]_PORT_B_data_in, JB1_q_b[27]_clock_1, , , );
JB1_q_b[27]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[27]_PORT_A_address_reg = DFFE(JB1_q_b[27]_PORT_A_address, JB1_q_b[27]_clock_0, , , );
JB1_q_b[27]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[27]_PORT_B_address_reg = DFFE(JB1_q_b[27]_PORT_B_address, JB1_q_b[27]_clock_1, , , );
JB1_q_b[27]_PORT_A_write_enable = Y1L39;
JB1_q_b[27]_PORT_A_write_enable_reg = DFFE(JB1_q_b[27]_PORT_A_write_enable, JB1_q_b[27]_clock_0, , , );
JB1_q_b[27]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[27]_PORT_A_read_enable_reg = DFFE(JB1_q_b[27]_PORT_A_read_enable, JB1_q_b[27]_clock_0, , , );
JB1_q_b[27]_PORT_B_write_enable = KB1L0;
JB1_q_b[27]_PORT_B_write_enable_reg = DFFE(JB1_q_b[27]_PORT_B_write_enable, JB1_q_b[27]_clock_1, , , );
JB1_q_b[27]_PORT_B_read_enable = VCC;
JB1_q_b[27]_PORT_B_read_enable_reg = DFFE(JB1_q_b[27]_PORT_B_read_enable, JB1_q_b[27]_clock_1, , , );
JB1_q_b[27]_clock_0 = A1L0;
JB1_q_b[27]_clock_1 = A1L0;
JB1_q_b[27]_clear_0 = GND;
JB1_q_b[27]_PORT_B_data_out = MEMORY(JB1_q_b[27]_PORT_A_data_in_reg, JB1_q_b[27]_PORT_B_data_in_reg, JB1_q_b[27]_PORT_A_address_reg, JB1_q_b[27]_PORT_B_address_reg, JB1_q_b[27]_PORT_A_write_enable_reg, JB1_q_b[27]_PORT_A_read_enable_reg, JB1_q_b[27]_PORT_B_write_enable_reg, JB1_q_b[27]_PORT_B_read_enable_reg, , , JB1_q_b[27]_clock_0, JB1_q_b[27]_clock_1, , , , , JB1_q_b[27]_clear_0, );
JB1_q_b[27] = JB1_q_b[27]_PORT_B_data_out[0];


--V1L0 is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[1]~1
V1L0 = (Y1L0 & ((V1_sigout[1]))) # (!Y1L0 & (JB1_q_a[1]));


--V1L0 is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[0]~0
V1L0 = (Y1L0 & ((V1_sigout[0]))) # (!Y1L0 & (JB1_q_a[0]));


--JB1_q_a[2] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[2]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[2]_PORT_A_data_in = V1_sigout[2];
JB1_q_a[2]_PORT_A_data_in_reg = DFFE(JB1_q_a[2]_PORT_A_data_in, JB1_q_a[2]_clock_0, , , );
JB1_q_a[2]_PORT_B_data_in = KB1_ram_rom_data_reg[2];
JB1_q_a[2]_PORT_B_data_in_reg = DFFE(JB1_q_a[2]_PORT_B_data_in, JB1_q_a[2]_clock_1, , , );
JB1_q_a[2]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[2]_PORT_A_address_reg = DFFE(JB1_q_a[2]_PORT_A_address, JB1_q_a[2]_clock_0, , , );
JB1_q_a[2]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[2]_PORT_B_address_reg = DFFE(JB1_q_a[2]_PORT_B_address, JB1_q_a[2]_clock_1, , , );
JB1_q_a[2]_PORT_A_write_enable = Y1L39;
JB1_q_a[2]_PORT_A_write_enable_reg = DFFE(JB1_q_a[2]_PORT_A_write_enable, JB1_q_a[2]_clock_0, , , );
JB1_q_a[2]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[2]_PORT_A_read_enable_reg = DFFE(JB1_q_a[2]_PORT_A_read_enable, JB1_q_a[2]_clock_0, , , );
JB1_q_a[2]_PORT_B_write_enable = KB1L0;
JB1_q_a[2]_PORT_B_write_enable_reg = DFFE(JB1_q_a[2]_PORT_B_write_enable, JB1_q_a[2]_clock_1, , , );
JB1_q_a[2]_PORT_B_read_enable = VCC;
JB1_q_a[2]_PORT_B_read_enable_reg = DFFE(JB1_q_a[2]_PORT_B_read_enable, JB1_q_a[2]_clock_1, , , );
JB1_q_a[2]_clock_0 = A1L0;
JB1_q_a[2]_clock_1 = A1L0;
JB1_q_a[2]_clear_0 = GND;
JB1_q_a[2]_PORT_A_data_out = MEMORY(JB1_q_a[2]_PORT_A_data_in_reg, JB1_q_a[2]_PORT_B_data_in_reg, JB1_q_a[2]_PORT_A_address_reg, JB1_q_a[2]_PORT_B_address_reg, JB1_q_a[2]_PORT_A_write_enable_reg, JB1_q_a[2]_PORT_A_read_enable_reg, JB1_q_a[2]_PORT_B_write_enable_reg, JB1_q_a[2]_PORT_B_read_enable_reg, , , JB1_q_a[2]_clock_0, JB1_q_a[2]_clock_1, , , , , JB1_q_a[2]_clear_0, );
JB1_q_a[2] = JB1_q_a[2]_PORT_A_data_out[0];

--JB1_q_b[2] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[2]
JB1_q_b[2]_PORT_A_data_in = V1_sigout[2];
JB1_q_b[2]_PORT_A_data_in_reg = DFFE(JB1_q_b[2]_PORT_A_data_in, JB1_q_b[2]_clock_0, , , );
JB1_q_b[2]_PORT_B_data_in = KB1_ram_rom_data_reg[2];
JB1_q_b[2]_PORT_B_data_in_reg = DFFE(JB1_q_b[2]_PORT_B_data_in, JB1_q_b[2]_clock_1, , , );
JB1_q_b[2]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[2]_PORT_A_address_reg = DFFE(JB1_q_b[2]_PORT_A_address, JB1_q_b[2]_clock_0, , , );
JB1_q_b[2]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[2]_PORT_B_address_reg = DFFE(JB1_q_b[2]_PORT_B_address, JB1_q_b[2]_clock_1, , , );
JB1_q_b[2]_PORT_A_write_enable = Y1L39;
JB1_q_b[2]_PORT_A_write_enable_reg = DFFE(JB1_q_b[2]_PORT_A_write_enable, JB1_q_b[2]_clock_0, , , );
JB1_q_b[2]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[2]_PORT_A_read_enable_reg = DFFE(JB1_q_b[2]_PORT_A_read_enable, JB1_q_b[2]_clock_0, , , );
JB1_q_b[2]_PORT_B_write_enable = KB1L0;
JB1_q_b[2]_PORT_B_write_enable_reg = DFFE(JB1_q_b[2]_PORT_B_write_enable, JB1_q_b[2]_clock_1, , , );
JB1_q_b[2]_PORT_B_read_enable = VCC;
JB1_q_b[2]_PORT_B_read_enable_reg = DFFE(JB1_q_b[2]_PORT_B_read_enable, JB1_q_b[2]_clock_1, , , );
JB1_q_b[2]_clock_0 = A1L0;
JB1_q_b[2]_clock_1 = A1L0;
JB1_q_b[2]_clear_0 = GND;
JB1_q_b[2]_PORT_B_data_out = MEMORY(JB1_q_b[2]_PORT_A_data_in_reg, JB1_q_b[2]_PORT_B_data_in_reg, JB1_q_b[2]_PORT_A_address_reg, JB1_q_b[2]_PORT_B_address_reg, JB1_q_b[2]_PORT_A_write_enable_reg, JB1_q_b[2]_PORT_A_read_enable_reg, JB1_q_b[2]_PORT_B_write_enable_reg, JB1_q_b[2]_PORT_B_read_enable_reg, , , JB1_q_b[2]_clock_0, JB1_q_b[2]_clock_1, , , , , JB1_q_b[2]_clear_0, );
JB1_q_b[2] = JB1_q_b[2]_PORT_B_data_out[0];


--V1L0 is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[2]~2
V1L0 = (Y1L0 & ((V1_sigout[2]))) # (!Y1L0 & (JB1_q_a[2]));


--JB1_q_a[5] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[5]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[5]_PORT_A_data_in = V1_sigout[5];
JB1_q_a[5]_PORT_A_data_in_reg = DFFE(JB1_q_a[5]_PORT_A_data_in, JB1_q_a[5]_clock_0, , , );
JB1_q_a[5]_PORT_B_data_in = KB1_ram_rom_data_reg[5];
JB1_q_a[5]_PORT_B_data_in_reg = DFFE(JB1_q_a[5]_PORT_B_data_in, JB1_q_a[5]_clock_1, , , );
JB1_q_a[5]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[5]_PORT_A_address_reg = DFFE(JB1_q_a[5]_PORT_A_address, JB1_q_a[5]_clock_0, , , );
JB1_q_a[5]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[5]_PORT_B_address_reg = DFFE(JB1_q_a[5]_PORT_B_address, JB1_q_a[5]_clock_1, , , );
JB1_q_a[5]_PORT_A_write_enable = Y1L39;
JB1_q_a[5]_PORT_A_write_enable_reg = DFFE(JB1_q_a[5]_PORT_A_write_enable, JB1_q_a[5]_clock_0, , , );
JB1_q_a[5]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[5]_PORT_A_read_enable_reg = DFFE(JB1_q_a[5]_PORT_A_read_enable, JB1_q_a[5]_clock_0, , , );
JB1_q_a[5]_PORT_B_write_enable = KB1L0;
JB1_q_a[5]_PORT_B_write_enable_reg = DFFE(JB1_q_a[5]_PORT_B_write_enable, JB1_q_a[5]_clock_1, , , );
JB1_q_a[5]_PORT_B_read_enable = VCC;
JB1_q_a[5]_PORT_B_read_enable_reg = DFFE(JB1_q_a[5]_PORT_B_read_enable, JB1_q_a[5]_clock_1, , , );
JB1_q_a[5]_clock_0 = A1L0;
JB1_q_a[5]_clock_1 = A1L0;
JB1_q_a[5]_clear_0 = GND;
JB1_q_a[5]_PORT_A_data_out = MEMORY(JB1_q_a[5]_PORT_A_data_in_reg, JB1_q_a[5]_PORT_B_data_in_reg, JB1_q_a[5]_PORT_A_address_reg, JB1_q_a[5]_PORT_B_address_reg, JB1_q_a[5]_PORT_A_write_enable_reg, JB1_q_a[5]_PORT_A_read_enable_reg, JB1_q_a[5]_PORT_B_write_enable_reg, JB1_q_a[5]_PORT_B_read_enable_reg, , , JB1_q_a[5]_clock_0, JB1_q_a[5]_clock_1, , , , , JB1_q_a[5]_clear_0, );
JB1_q_a[5] = JB1_q_a[5]_PORT_A_data_out[0];

--JB1_q_b[5] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[5]
JB1_q_b[5]_PORT_A_data_in = V1_sigout[5];
JB1_q_b[5]_PORT_A_data_in_reg = DFFE(JB1_q_b[5]_PORT_A_data_in, JB1_q_b[5]_clock_0, , , );
JB1_q_b[5]_PORT_B_data_in = KB1_ram_rom_data_reg[5];
JB1_q_b[5]_PORT_B_data_in_reg = DFFE(JB1_q_b[5]_PORT_B_data_in, JB1_q_b[5]_clock_1, , , );
JB1_q_b[5]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[5]_PORT_A_address_reg = DFFE(JB1_q_b[5]_PORT_A_address, JB1_q_b[5]_clock_0, , , );
JB1_q_b[5]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[5]_PORT_B_address_reg = DFFE(JB1_q_b[5]_PORT_B_address, JB1_q_b[5]_clock_1, , , );
JB1_q_b[5]_PORT_A_write_enable = Y1L39;
JB1_q_b[5]_PORT_A_write_enable_reg = DFFE(JB1_q_b[5]_PORT_A_write_enable, JB1_q_b[5]_clock_0, , , );
JB1_q_b[5]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[5]_PORT_A_read_enable_reg = DFFE(JB1_q_b[5]_PORT_A_read_enable, JB1_q_b[5]_clock_0, , , );
JB1_q_b[5]_PORT_B_write_enable = KB1L0;
JB1_q_b[5]_PORT_B_write_enable_reg = DFFE(JB1_q_b[5]_PORT_B_write_enable, JB1_q_b[5]_clock_1, , , );
JB1_q_b[5]_PORT_B_read_enable = VCC;
JB1_q_b[5]_PORT_B_read_enable_reg = DFFE(JB1_q_b[5]_PORT_B_read_enable, JB1_q_b[5]_clock_1, , , );
JB1_q_b[5]_clock_0 = A1L0;
JB1_q_b[5]_clock_1 = A1L0;
JB1_q_b[5]_clear_0 = GND;
JB1_q_b[5]_PORT_B_data_out = MEMORY(JB1_q_b[5]_PORT_A_data_in_reg, JB1_q_b[5]_PORT_B_data_in_reg, JB1_q_b[5]_PORT_A_address_reg, JB1_q_b[5]_PORT_B_address_reg, JB1_q_b[5]_PORT_A_write_enable_reg, JB1_q_b[5]_PORT_A_read_enable_reg, JB1_q_b[5]_PORT_B_write_enable_reg, JB1_q_b[5]_PORT_B_read_enable_reg, , , JB1_q_b[5]_clock_0, JB1_q_b[5]_clock_1, , , , , JB1_q_b[5]_clear_0, );
JB1_q_b[5] = JB1_q_b[5]_PORT_B_data_out[0];


--V1L0 is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[5]~5
V1L0 = (Y1L0 & ((V1_sigout[5]))) # (!Y1L0 & (JB1_q_a[5]));


--JB1_q_a[3] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[3]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[3]_PORT_A_data_in = V1_sigout[3];
JB1_q_a[3]_PORT_A_data_in_reg = DFFE(JB1_q_a[3]_PORT_A_data_in, JB1_q_a[3]_clock_0, , , );
JB1_q_a[3]_PORT_B_data_in = KB1_ram_rom_data_reg[3];
JB1_q_a[3]_PORT_B_data_in_reg = DFFE(JB1_q_a[3]_PORT_B_data_in, JB1_q_a[3]_clock_1, , , );
JB1_q_a[3]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[3]_PORT_A_address_reg = DFFE(JB1_q_a[3]_PORT_A_address, JB1_q_a[3]_clock_0, , , );
JB1_q_a[3]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[3]_PORT_B_address_reg = DFFE(JB1_q_a[3]_PORT_B_address, JB1_q_a[3]_clock_1, , , );
JB1_q_a[3]_PORT_A_write_enable = Y1L39;
JB1_q_a[3]_PORT_A_write_enable_reg = DFFE(JB1_q_a[3]_PORT_A_write_enable, JB1_q_a[3]_clock_0, , , );
JB1_q_a[3]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[3]_PORT_A_read_enable_reg = DFFE(JB1_q_a[3]_PORT_A_read_enable, JB1_q_a[3]_clock_0, , , );
JB1_q_a[3]_PORT_B_write_enable = KB1L0;
JB1_q_a[3]_PORT_B_write_enable_reg = DFFE(JB1_q_a[3]_PORT_B_write_enable, JB1_q_a[3]_clock_1, , , );
JB1_q_a[3]_PORT_B_read_enable = VCC;
JB1_q_a[3]_PORT_B_read_enable_reg = DFFE(JB1_q_a[3]_PORT_B_read_enable, JB1_q_a[3]_clock_1, , , );
JB1_q_a[3]_clock_0 = A1L0;
JB1_q_a[3]_clock_1 = A1L0;
JB1_q_a[3]_clear_0 = GND;
JB1_q_a[3]_PORT_A_data_out = MEMORY(JB1_q_a[3]_PORT_A_data_in_reg, JB1_q_a[3]_PORT_B_data_in_reg, JB1_q_a[3]_PORT_A_address_reg, JB1_q_a[3]_PORT_B_address_reg, JB1_q_a[3]_PORT_A_write_enable_reg, JB1_q_a[3]_PORT_A_read_enable_reg, JB1_q_a[3]_PORT_B_write_enable_reg, JB1_q_a[3]_PORT_B_read_enable_reg, , , JB1_q_a[3]_clock_0, JB1_q_a[3]_clock_1, , , , , JB1_q_a[3]_clear_0, );
JB1_q_a[3] = JB1_q_a[3]_PORT_A_data_out[0];

--JB1_q_b[3] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[3]
JB1_q_b[3]_PORT_A_data_in = V1_sigout[3];
JB1_q_b[3]_PORT_A_data_in_reg = DFFE(JB1_q_b[3]_PORT_A_data_in, JB1_q_b[3]_clock_0, , , );
JB1_q_b[3]_PORT_B_data_in = KB1_ram_rom_data_reg[3];
JB1_q_b[3]_PORT_B_data_in_reg = DFFE(JB1_q_b[3]_PORT_B_data_in, JB1_q_b[3]_clock_1, , , );
JB1_q_b[3]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[3]_PORT_A_address_reg = DFFE(JB1_q_b[3]_PORT_A_address, JB1_q_b[3]_clock_0, , , );
JB1_q_b[3]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[3]_PORT_B_address_reg = DFFE(JB1_q_b[3]_PORT_B_address, JB1_q_b[3]_clock_1, , , );
JB1_q_b[3]_PORT_A_write_enable = Y1L39;
JB1_q_b[3]_PORT_A_write_enable_reg = DFFE(JB1_q_b[3]_PORT_A_write_enable, JB1_q_b[3]_clock_0, , , );
JB1_q_b[3]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[3]_PORT_A_read_enable_reg = DFFE(JB1_q_b[3]_PORT_A_read_enable, JB1_q_b[3]_clock_0, , , );
JB1_q_b[3]_PORT_B_write_enable = KB1L0;
JB1_q_b[3]_PORT_B_write_enable_reg = DFFE(JB1_q_b[3]_PORT_B_write_enable, JB1_q_b[3]_clock_1, , , );
JB1_q_b[3]_PORT_B_read_enable = VCC;
JB1_q_b[3]_PORT_B_read_enable_reg = DFFE(JB1_q_b[3]_PORT_B_read_enable, JB1_q_b[3]_clock_1, , , );
JB1_q_b[3]_clock_0 = A1L0;
JB1_q_b[3]_clock_1 = A1L0;
JB1_q_b[3]_clear_0 = GND;
JB1_q_b[3]_PORT_B_data_out = MEMORY(JB1_q_b[3]_PORT_A_data_in_reg, JB1_q_b[3]_PORT_B_data_in_reg, JB1_q_b[3]_PORT_A_address_reg, JB1_q_b[3]_PORT_B_address_reg, JB1_q_b[3]_PORT_A_write_enable_reg, JB1_q_b[3]_PORT_A_read_enable_reg, JB1_q_b[3]_PORT_B_write_enable_reg, JB1_q_b[3]_PORT_B_read_enable_reg, , , JB1_q_b[3]_clock_0, JB1_q_b[3]_clock_1, , , , , JB1_q_b[3]_clear_0, );
JB1_q_b[3] = JB1_q_b[3]_PORT_B_data_out[0];


--V1L0 is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[3]~3
V1L0 = (Y1L0 & ((V1_sigout[3]))) # (!Y1L0 & (JB1_q_a[3]));


--EB1_mac_mult7 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7
--DSP Block Multiplier Base Width: 18-bits
EB1_mac_mult7_a_data = DATA(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0);
EB1_mac_mult7_a_rep = UNSIGNED(EB1_mac_mult7_a_data);
EB1_mac_mult7_b_data = DATA(T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0);
EB1_mac_mult7_b_rep = UNSIGNED(EB1_mac_mult7_b_data);
EB1_mac_mult7_result = EB1_mac_mult7_a_rep * EB1_mac_mult7_b_rep;
EB1_mac_mult7 = EB1_mac_mult7_result[0];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT1
EB1L0 = EB1_mac_mult7_result[1];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT2
EB1L0 = EB1_mac_mult7_result[2];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT3
EB1L0 = EB1_mac_mult7_result[3];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT4
EB1L0 = EB1_mac_mult7_result[4];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT5
EB1L0 = EB1_mac_mult7_result[5];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT6
EB1L0 = EB1_mac_mult7_result[6];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT7
EB1L0 = EB1_mac_mult7_result[7];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT8
EB1L0 = EB1_mac_mult7_result[8];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT9
EB1L0 = EB1_mac_mult7_result[9];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT10
EB1L0 = EB1_mac_mult7_result[10];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT11
EB1L0 = EB1_mac_mult7_result[11];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT12
EB1L0 = EB1_mac_mult7_result[12];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT13
EB1L0 = EB1_mac_mult7_result[13];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT14
EB1L0 = EB1_mac_mult7_result[14];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT15
EB1L0 = EB1_mac_mult7_result[15];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT16
EB1L0 = EB1_mac_mult7_result[16];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT17
EB1L0 = EB1_mac_mult7_result[17];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT18
EB1L0 = EB1_mac_mult7_result[18];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT19
EB1L0 = EB1_mac_mult7_result[19];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT20
EB1L0 = EB1_mac_mult7_result[20];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT21
EB1L0 = EB1_mac_mult7_result[21];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT22
EB1L0 = EB1_mac_mult7_result[22];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT23
EB1L0 = EB1_mac_mult7_result[23];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT24
EB1L0 = EB1_mac_mult7_result[24];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT25
EB1L0 = EB1_mac_mult7_result[25];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT26
EB1L0 = EB1_mac_mult7_result[26];

--EB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult1|mult_tns:auto_generated|mac_mult7~DATAOUT27
EB1L0 = EB1_mac_mult7_result[27];


--DB1_mac_mult7 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7
--DSP Block Multiplier Base Width: 18-bits
DB1_mac_mult7_a_data = DATA(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, X1L0);
DB1_mac_mult7_a_rep = SIGNED(DB1_mac_mult7_a_data);
DB1_mac_mult7_b_data = DATA(T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0, T1L0);
DB1_mac_mult7_b_rep = SIGNED(DB1_mac_mult7_b_data);
DB1_mac_mult7_result = DB1_mac_mult7_a_rep * DB1_mac_mult7_b_rep;
DB1_mac_mult7 = DB1_mac_mult7_result[0];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT1
DB1L0 = DB1_mac_mult7_result[1];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT2
DB1L0 = DB1_mac_mult7_result[2];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT3
DB1L0 = DB1_mac_mult7_result[3];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT4
DB1L0 = DB1_mac_mult7_result[4];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT5
DB1L0 = DB1_mac_mult7_result[5];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT6
DB1L0 = DB1_mac_mult7_result[6];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT7
DB1L0 = DB1_mac_mult7_result[7];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT8
DB1L0 = DB1_mac_mult7_result[8];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT9
DB1L0 = DB1_mac_mult7_result[9];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT10
DB1L0 = DB1_mac_mult7_result[10];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT11
DB1L0 = DB1_mac_mult7_result[11];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT12
DB1L0 = DB1_mac_mult7_result[12];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT13
DB1L0 = DB1_mac_mult7_result[13];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT14
DB1L0 = DB1_mac_mult7_result[14];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT15
DB1L0 = DB1_mac_mult7_result[15];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT16
DB1L0 = DB1_mac_mult7_result[16];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT17
DB1L0 = DB1_mac_mult7_result[17];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT18
DB1L0 = DB1_mac_mult7_result[18];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT19
DB1L0 = DB1_mac_mult7_result[19];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT20
DB1L0 = DB1_mac_mult7_result[20];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT21
DB1L0 = DB1_mac_mult7_result[21];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT22
DB1L0 = DB1_mac_mult7_result[22];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT23
DB1L0 = DB1_mac_mult7_result[23];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT24
DB1L0 = DB1_mac_mult7_result[24];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT25
DB1L0 = DB1_mac_mult7_result[25];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT26
DB1L0 = DB1_mac_mult7_result[26];

--DB1L0 is datapath:datapathcircuit|MIPS_ALU:alu|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7~DATAOUT27
DB1L0 = DB1_mac_mult7_result[27];


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~25
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_addr_reg[7], KB1L0);


--JB1_q_a[7] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[7]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[7]_PORT_A_data_in = V1_sigout[7];
JB1_q_a[7]_PORT_A_data_in_reg = DFFE(JB1_q_a[7]_PORT_A_data_in, JB1_q_a[7]_clock_0, , , );
JB1_q_a[7]_PORT_B_data_in = KB1_ram_rom_data_reg[7];
JB1_q_a[7]_PORT_B_data_in_reg = DFFE(JB1_q_a[7]_PORT_B_data_in, JB1_q_a[7]_clock_1, , , );
JB1_q_a[7]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[7]_PORT_A_address_reg = DFFE(JB1_q_a[7]_PORT_A_address, JB1_q_a[7]_clock_0, , , );
JB1_q_a[7]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[7]_PORT_B_address_reg = DFFE(JB1_q_a[7]_PORT_B_address, JB1_q_a[7]_clock_1, , , );
JB1_q_a[7]_PORT_A_write_enable = Y1L39;
JB1_q_a[7]_PORT_A_write_enable_reg = DFFE(JB1_q_a[7]_PORT_A_write_enable, JB1_q_a[7]_clock_0, , , );
JB1_q_a[7]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[7]_PORT_A_read_enable_reg = DFFE(JB1_q_a[7]_PORT_A_read_enable, JB1_q_a[7]_clock_0, , , );
JB1_q_a[7]_PORT_B_write_enable = KB1L0;
JB1_q_a[7]_PORT_B_write_enable_reg = DFFE(JB1_q_a[7]_PORT_B_write_enable, JB1_q_a[7]_clock_1, , , );
JB1_q_a[7]_PORT_B_read_enable = VCC;
JB1_q_a[7]_PORT_B_read_enable_reg = DFFE(JB1_q_a[7]_PORT_B_read_enable, JB1_q_a[7]_clock_1, , , );
JB1_q_a[7]_clock_0 = A1L0;
JB1_q_a[7]_clock_1 = A1L0;
JB1_q_a[7]_clear_0 = GND;
JB1_q_a[7]_PORT_A_data_out = MEMORY(JB1_q_a[7]_PORT_A_data_in_reg, JB1_q_a[7]_PORT_B_data_in_reg, JB1_q_a[7]_PORT_A_address_reg, JB1_q_a[7]_PORT_B_address_reg, JB1_q_a[7]_PORT_A_write_enable_reg, JB1_q_a[7]_PORT_A_read_enable_reg, JB1_q_a[7]_PORT_B_write_enable_reg, JB1_q_a[7]_PORT_B_read_enable_reg, , , JB1_q_a[7]_clock_0, JB1_q_a[7]_clock_1, , , , , JB1_q_a[7]_clear_0, );
JB1_q_a[7] = JB1_q_a[7]_PORT_A_data_out[0];

--JB1_q_b[7] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[7]
JB1_q_b[7]_PORT_A_data_in = V1_sigout[7];
JB1_q_b[7]_PORT_A_data_in_reg = DFFE(JB1_q_b[7]_PORT_A_data_in, JB1_q_b[7]_clock_0, , , );
JB1_q_b[7]_PORT_B_data_in = KB1_ram_rom_data_reg[7];
JB1_q_b[7]_PORT_B_data_in_reg = DFFE(JB1_q_b[7]_PORT_B_data_in, JB1_q_b[7]_clock_1, , , );
JB1_q_b[7]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[7]_PORT_A_address_reg = DFFE(JB1_q_b[7]_PORT_A_address, JB1_q_b[7]_clock_0, , , );
JB1_q_b[7]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[7]_PORT_B_address_reg = DFFE(JB1_q_b[7]_PORT_B_address, JB1_q_b[7]_clock_1, , , );
JB1_q_b[7]_PORT_A_write_enable = Y1L39;
JB1_q_b[7]_PORT_A_write_enable_reg = DFFE(JB1_q_b[7]_PORT_A_write_enable, JB1_q_b[7]_clock_0, , , );
JB1_q_b[7]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[7]_PORT_A_read_enable_reg = DFFE(JB1_q_b[7]_PORT_A_read_enable, JB1_q_b[7]_clock_0, , , );
JB1_q_b[7]_PORT_B_write_enable = KB1L0;
JB1_q_b[7]_PORT_B_write_enable_reg = DFFE(JB1_q_b[7]_PORT_B_write_enable, JB1_q_b[7]_clock_1, , , );
JB1_q_b[7]_PORT_B_read_enable = VCC;
JB1_q_b[7]_PORT_B_read_enable_reg = DFFE(JB1_q_b[7]_PORT_B_read_enable, JB1_q_b[7]_clock_1, , , );
JB1_q_b[7]_clock_0 = A1L0;
JB1_q_b[7]_clock_1 = A1L0;
JB1_q_b[7]_clear_0 = GND;
JB1_q_b[7]_PORT_B_data_out = MEMORY(JB1_q_b[7]_PORT_A_data_in_reg, JB1_q_b[7]_PORT_B_data_in_reg, JB1_q_b[7]_PORT_A_address_reg, JB1_q_b[7]_PORT_B_address_reg, JB1_q_b[7]_PORT_A_write_enable_reg, JB1_q_b[7]_PORT_A_read_enable_reg, JB1_q_b[7]_PORT_B_write_enable_reg, JB1_q_b[7]_PORT_B_read_enable_reg, , , JB1_q_b[7]_clock_0, JB1_q_b[7]_clock_1, , , , , JB1_q_b[7]_clear_0, );
JB1_q_b[7] = JB1_q_b[7]_PORT_B_data_out[0];


--V1L0 is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[7]~7
V1L0 = (Y1L0 & ((V1_sigout[7]))) # (!Y1L0 & (JB1_q_a[7]));


--JB1_q_a[6] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[6]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[6]_PORT_A_data_in = V1_sigout[6];
JB1_q_a[6]_PORT_A_data_in_reg = DFFE(JB1_q_a[6]_PORT_A_data_in, JB1_q_a[6]_clock_0, , , );
JB1_q_a[6]_PORT_B_data_in = KB1_ram_rom_data_reg[6];
JB1_q_a[6]_PORT_B_data_in_reg = DFFE(JB1_q_a[6]_PORT_B_data_in, JB1_q_a[6]_clock_1, , , );
JB1_q_a[6]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[6]_PORT_A_address_reg = DFFE(JB1_q_a[6]_PORT_A_address, JB1_q_a[6]_clock_0, , , );
JB1_q_a[6]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[6]_PORT_B_address_reg = DFFE(JB1_q_a[6]_PORT_B_address, JB1_q_a[6]_clock_1, , , );
JB1_q_a[6]_PORT_A_write_enable = Y1L39;
JB1_q_a[6]_PORT_A_write_enable_reg = DFFE(JB1_q_a[6]_PORT_A_write_enable, JB1_q_a[6]_clock_0, , , );
JB1_q_a[6]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[6]_PORT_A_read_enable_reg = DFFE(JB1_q_a[6]_PORT_A_read_enable, JB1_q_a[6]_clock_0, , , );
JB1_q_a[6]_PORT_B_write_enable = KB1L0;
JB1_q_a[6]_PORT_B_write_enable_reg = DFFE(JB1_q_a[6]_PORT_B_write_enable, JB1_q_a[6]_clock_1, , , );
JB1_q_a[6]_PORT_B_read_enable = VCC;
JB1_q_a[6]_PORT_B_read_enable_reg = DFFE(JB1_q_a[6]_PORT_B_read_enable, JB1_q_a[6]_clock_1, , , );
JB1_q_a[6]_clock_0 = A1L0;
JB1_q_a[6]_clock_1 = A1L0;
JB1_q_a[6]_clear_0 = GND;
JB1_q_a[6]_PORT_A_data_out = MEMORY(JB1_q_a[6]_PORT_A_data_in_reg, JB1_q_a[6]_PORT_B_data_in_reg, JB1_q_a[6]_PORT_A_address_reg, JB1_q_a[6]_PORT_B_address_reg, JB1_q_a[6]_PORT_A_write_enable_reg, JB1_q_a[6]_PORT_A_read_enable_reg, JB1_q_a[6]_PORT_B_write_enable_reg, JB1_q_a[6]_PORT_B_read_enable_reg, , , JB1_q_a[6]_clock_0, JB1_q_a[6]_clock_1, , , , , JB1_q_a[6]_clear_0, );
JB1_q_a[6] = JB1_q_a[6]_PORT_A_data_out[0];

--JB1_q_b[6] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[6]
JB1_q_b[6]_PORT_A_data_in = V1_sigout[6];
JB1_q_b[6]_PORT_A_data_in_reg = DFFE(JB1_q_b[6]_PORT_A_data_in, JB1_q_b[6]_clock_0, , , );
JB1_q_b[6]_PORT_B_data_in = KB1_ram_rom_data_reg[6];
JB1_q_b[6]_PORT_B_data_in_reg = DFFE(JB1_q_b[6]_PORT_B_data_in, JB1_q_b[6]_clock_1, , , );
JB1_q_b[6]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[6]_PORT_A_address_reg = DFFE(JB1_q_b[6]_PORT_A_address, JB1_q_b[6]_clock_0, , , );
JB1_q_b[6]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[6]_PORT_B_address_reg = DFFE(JB1_q_b[6]_PORT_B_address, JB1_q_b[6]_clock_1, , , );
JB1_q_b[6]_PORT_A_write_enable = Y1L39;
JB1_q_b[6]_PORT_A_write_enable_reg = DFFE(JB1_q_b[6]_PORT_A_write_enable, JB1_q_b[6]_clock_0, , , );
JB1_q_b[6]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[6]_PORT_A_read_enable_reg = DFFE(JB1_q_b[6]_PORT_A_read_enable, JB1_q_b[6]_clock_0, , , );
JB1_q_b[6]_PORT_B_write_enable = KB1L0;
JB1_q_b[6]_PORT_B_write_enable_reg = DFFE(JB1_q_b[6]_PORT_B_write_enable, JB1_q_b[6]_clock_1, , , );
JB1_q_b[6]_PORT_B_read_enable = VCC;
JB1_q_b[6]_PORT_B_read_enable_reg = DFFE(JB1_q_b[6]_PORT_B_read_enable, JB1_q_b[6]_clock_1, , , );
JB1_q_b[6]_clock_0 = A1L0;
JB1_q_b[6]_clock_1 = A1L0;
JB1_q_b[6]_clear_0 = GND;
JB1_q_b[6]_PORT_B_data_out = MEMORY(JB1_q_b[6]_PORT_A_data_in_reg, JB1_q_b[6]_PORT_B_data_in_reg, JB1_q_b[6]_PORT_A_address_reg, JB1_q_b[6]_PORT_B_address_reg, JB1_q_b[6]_PORT_A_write_enable_reg, JB1_q_b[6]_PORT_A_read_enable_reg, JB1_q_b[6]_PORT_B_write_enable_reg, JB1_q_b[6]_PORT_B_read_enable_reg, , , JB1_q_b[6]_clock_0, JB1_q_b[6]_clock_1, , , , , JB1_q_b[6]_clear_0, );
JB1_q_b[6] = JB1_q_b[6]_PORT_B_data_out[0];


--V1L0 is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[6]~6
V1L0 = (Y1L0 & ((V1_sigout[6]))) # (!Y1L0 & (JB1_q_a[6]));


--JB1_q_a[8] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[8]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[8]_PORT_A_data_in = V1_sigout[8];
JB1_q_a[8]_PORT_A_data_in_reg = DFFE(JB1_q_a[8]_PORT_A_data_in, JB1_q_a[8]_clock_0, , , );
JB1_q_a[8]_PORT_B_data_in = KB1_ram_rom_data_reg[8];
JB1_q_a[8]_PORT_B_data_in_reg = DFFE(JB1_q_a[8]_PORT_B_data_in, JB1_q_a[8]_clock_1, , , );
JB1_q_a[8]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[8]_PORT_A_address_reg = DFFE(JB1_q_a[8]_PORT_A_address, JB1_q_a[8]_clock_0, , , );
JB1_q_a[8]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[8]_PORT_B_address_reg = DFFE(JB1_q_a[8]_PORT_B_address, JB1_q_a[8]_clock_1, , , );
JB1_q_a[8]_PORT_A_write_enable = Y1L39;
JB1_q_a[8]_PORT_A_write_enable_reg = DFFE(JB1_q_a[8]_PORT_A_write_enable, JB1_q_a[8]_clock_0, , , );
JB1_q_a[8]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[8]_PORT_A_read_enable_reg = DFFE(JB1_q_a[8]_PORT_A_read_enable, JB1_q_a[8]_clock_0, , , );
JB1_q_a[8]_PORT_B_write_enable = KB1L0;
JB1_q_a[8]_PORT_B_write_enable_reg = DFFE(JB1_q_a[8]_PORT_B_write_enable, JB1_q_a[8]_clock_1, , , );
JB1_q_a[8]_PORT_B_read_enable = VCC;
JB1_q_a[8]_PORT_B_read_enable_reg = DFFE(JB1_q_a[8]_PORT_B_read_enable, JB1_q_a[8]_clock_1, , , );
JB1_q_a[8]_clock_0 = A1L0;
JB1_q_a[8]_clock_1 = A1L0;
JB1_q_a[8]_clear_0 = GND;
JB1_q_a[8]_PORT_A_data_out = MEMORY(JB1_q_a[8]_PORT_A_data_in_reg, JB1_q_a[8]_PORT_B_data_in_reg, JB1_q_a[8]_PORT_A_address_reg, JB1_q_a[8]_PORT_B_address_reg, JB1_q_a[8]_PORT_A_write_enable_reg, JB1_q_a[8]_PORT_A_read_enable_reg, JB1_q_a[8]_PORT_B_write_enable_reg, JB1_q_a[8]_PORT_B_read_enable_reg, , , JB1_q_a[8]_clock_0, JB1_q_a[8]_clock_1, , , , , JB1_q_a[8]_clear_0, );
JB1_q_a[8] = JB1_q_a[8]_PORT_A_data_out[0];

--JB1_q_b[8] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[8]
JB1_q_b[8]_PORT_A_data_in = V1_sigout[8];
JB1_q_b[8]_PORT_A_data_in_reg = DFFE(JB1_q_b[8]_PORT_A_data_in, JB1_q_b[8]_clock_0, , , );
JB1_q_b[8]_PORT_B_data_in = KB1_ram_rom_data_reg[8];
JB1_q_b[8]_PORT_B_data_in_reg = DFFE(JB1_q_b[8]_PORT_B_data_in, JB1_q_b[8]_clock_1, , , );
JB1_q_b[8]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[8]_PORT_A_address_reg = DFFE(JB1_q_b[8]_PORT_A_address, JB1_q_b[8]_clock_0, , , );
JB1_q_b[8]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[8]_PORT_B_address_reg = DFFE(JB1_q_b[8]_PORT_B_address, JB1_q_b[8]_clock_1, , , );
JB1_q_b[8]_PORT_A_write_enable = Y1L39;
JB1_q_b[8]_PORT_A_write_enable_reg = DFFE(JB1_q_b[8]_PORT_A_write_enable, JB1_q_b[8]_clock_0, , , );
JB1_q_b[8]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[8]_PORT_A_read_enable_reg = DFFE(JB1_q_b[8]_PORT_A_read_enable, JB1_q_b[8]_clock_0, , , );
JB1_q_b[8]_PORT_B_write_enable = KB1L0;
JB1_q_b[8]_PORT_B_write_enable_reg = DFFE(JB1_q_b[8]_PORT_B_write_enable, JB1_q_b[8]_clock_1, , , );
JB1_q_b[8]_PORT_B_read_enable = VCC;
JB1_q_b[8]_PORT_B_read_enable_reg = DFFE(JB1_q_b[8]_PORT_B_read_enable, JB1_q_b[8]_clock_1, , , );
JB1_q_b[8]_clock_0 = A1L0;
JB1_q_b[8]_clock_1 = A1L0;
JB1_q_b[8]_clear_0 = GND;
JB1_q_b[8]_PORT_B_data_out = MEMORY(JB1_q_b[8]_PORT_A_data_in_reg, JB1_q_b[8]_PORT_B_data_in_reg, JB1_q_b[8]_PORT_A_address_reg, JB1_q_b[8]_PORT_B_address_reg, JB1_q_b[8]_PORT_A_write_enable_reg, JB1_q_b[8]_PORT_A_read_enable_reg, JB1_q_b[8]_PORT_B_write_enable_reg, JB1_q_b[8]_PORT_B_read_enable_reg, , , JB1_q_b[8]_clock_0, JB1_q_b[8]_clock_1, , , , , JB1_q_b[8]_clear_0, );
JB1_q_b[8] = JB1_q_b[8]_PORT_B_data_out[0];


--V1L0 is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[8]~8
V1L0 = (Y1L0 & ((V1_sigout[8]))) # (!Y1L0 & (JB1_q_a[8]));


--JB1_q_a[9] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[9]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[9]_PORT_A_data_in = V1_sigout[9];
JB1_q_a[9]_PORT_A_data_in_reg = DFFE(JB1_q_a[9]_PORT_A_data_in, JB1_q_a[9]_clock_0, , , );
JB1_q_a[9]_PORT_B_data_in = KB1_ram_rom_data_reg[9];
JB1_q_a[9]_PORT_B_data_in_reg = DFFE(JB1_q_a[9]_PORT_B_data_in, JB1_q_a[9]_clock_1, , , );
JB1_q_a[9]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[9]_PORT_A_address_reg = DFFE(JB1_q_a[9]_PORT_A_address, JB1_q_a[9]_clock_0, , , );
JB1_q_a[9]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[9]_PORT_B_address_reg = DFFE(JB1_q_a[9]_PORT_B_address, JB1_q_a[9]_clock_1, , , );
JB1_q_a[9]_PORT_A_write_enable = Y1L39;
JB1_q_a[9]_PORT_A_write_enable_reg = DFFE(JB1_q_a[9]_PORT_A_write_enable, JB1_q_a[9]_clock_0, , , );
JB1_q_a[9]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[9]_PORT_A_read_enable_reg = DFFE(JB1_q_a[9]_PORT_A_read_enable, JB1_q_a[9]_clock_0, , , );
JB1_q_a[9]_PORT_B_write_enable = KB1L0;
JB1_q_a[9]_PORT_B_write_enable_reg = DFFE(JB1_q_a[9]_PORT_B_write_enable, JB1_q_a[9]_clock_1, , , );
JB1_q_a[9]_PORT_B_read_enable = VCC;
JB1_q_a[9]_PORT_B_read_enable_reg = DFFE(JB1_q_a[9]_PORT_B_read_enable, JB1_q_a[9]_clock_1, , , );
JB1_q_a[9]_clock_0 = A1L0;
JB1_q_a[9]_clock_1 = A1L0;
JB1_q_a[9]_clear_0 = GND;
JB1_q_a[9]_PORT_A_data_out = MEMORY(JB1_q_a[9]_PORT_A_data_in_reg, JB1_q_a[9]_PORT_B_data_in_reg, JB1_q_a[9]_PORT_A_address_reg, JB1_q_a[9]_PORT_B_address_reg, JB1_q_a[9]_PORT_A_write_enable_reg, JB1_q_a[9]_PORT_A_read_enable_reg, JB1_q_a[9]_PORT_B_write_enable_reg, JB1_q_a[9]_PORT_B_read_enable_reg, , , JB1_q_a[9]_clock_0, JB1_q_a[9]_clock_1, , , , , JB1_q_a[9]_clear_0, );
JB1_q_a[9] = JB1_q_a[9]_PORT_A_data_out[0];

--JB1_q_b[9] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[9]
JB1_q_b[9]_PORT_A_data_in = V1_sigout[9];
JB1_q_b[9]_PORT_A_data_in_reg = DFFE(JB1_q_b[9]_PORT_A_data_in, JB1_q_b[9]_clock_0, , , );
JB1_q_b[9]_PORT_B_data_in = KB1_ram_rom_data_reg[9];
JB1_q_b[9]_PORT_B_data_in_reg = DFFE(JB1_q_b[9]_PORT_B_data_in, JB1_q_b[9]_clock_1, , , );
JB1_q_b[9]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[9]_PORT_A_address_reg = DFFE(JB1_q_b[9]_PORT_A_address, JB1_q_b[9]_clock_0, , , );
JB1_q_b[9]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[9]_PORT_B_address_reg = DFFE(JB1_q_b[9]_PORT_B_address, JB1_q_b[9]_clock_1, , , );
JB1_q_b[9]_PORT_A_write_enable = Y1L39;
JB1_q_b[9]_PORT_A_write_enable_reg = DFFE(JB1_q_b[9]_PORT_A_write_enable, JB1_q_b[9]_clock_0, , , );
JB1_q_b[9]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[9]_PORT_A_read_enable_reg = DFFE(JB1_q_b[9]_PORT_A_read_enable, JB1_q_b[9]_clock_0, , , );
JB1_q_b[9]_PORT_B_write_enable = KB1L0;
JB1_q_b[9]_PORT_B_write_enable_reg = DFFE(JB1_q_b[9]_PORT_B_write_enable, JB1_q_b[9]_clock_1, , , );
JB1_q_b[9]_PORT_B_read_enable = VCC;
JB1_q_b[9]_PORT_B_read_enable_reg = DFFE(JB1_q_b[9]_PORT_B_read_enable, JB1_q_b[9]_clock_1, , , );
JB1_q_b[9]_clock_0 = A1L0;
JB1_q_b[9]_clock_1 = A1L0;
JB1_q_b[9]_clear_0 = GND;
JB1_q_b[9]_PORT_B_data_out = MEMORY(JB1_q_b[9]_PORT_A_data_in_reg, JB1_q_b[9]_PORT_B_data_in_reg, JB1_q_b[9]_PORT_A_address_reg, JB1_q_b[9]_PORT_B_address_reg, JB1_q_b[9]_PORT_A_write_enable_reg, JB1_q_b[9]_PORT_A_read_enable_reg, JB1_q_b[9]_PORT_B_write_enable_reg, JB1_q_b[9]_PORT_B_read_enable_reg, , , JB1_q_b[9]_clock_0, JB1_q_b[9]_clock_1, , , , , JB1_q_b[9]_clear_0, );
JB1_q_b[9] = JB1_q_b[9]_PORT_B_data_out[0];


--JB1_q_a[10] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[10]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[10]_PORT_A_data_in = V1_sigout[10];
JB1_q_a[10]_PORT_A_data_in_reg = DFFE(JB1_q_a[10]_PORT_A_data_in, JB1_q_a[10]_clock_0, , , );
JB1_q_a[10]_PORT_B_data_in = KB1_ram_rom_data_reg[10];
JB1_q_a[10]_PORT_B_data_in_reg = DFFE(JB1_q_a[10]_PORT_B_data_in, JB1_q_a[10]_clock_1, , , );
JB1_q_a[10]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[10]_PORT_A_address_reg = DFFE(JB1_q_a[10]_PORT_A_address, JB1_q_a[10]_clock_0, , , );
JB1_q_a[10]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[10]_PORT_B_address_reg = DFFE(JB1_q_a[10]_PORT_B_address, JB1_q_a[10]_clock_1, , , );
JB1_q_a[10]_PORT_A_write_enable = Y1L39;
JB1_q_a[10]_PORT_A_write_enable_reg = DFFE(JB1_q_a[10]_PORT_A_write_enable, JB1_q_a[10]_clock_0, , , );
JB1_q_a[10]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[10]_PORT_A_read_enable_reg = DFFE(JB1_q_a[10]_PORT_A_read_enable, JB1_q_a[10]_clock_0, , , );
JB1_q_a[10]_PORT_B_write_enable = KB1L0;
JB1_q_a[10]_PORT_B_write_enable_reg = DFFE(JB1_q_a[10]_PORT_B_write_enable, JB1_q_a[10]_clock_1, , , );
JB1_q_a[10]_PORT_B_read_enable = VCC;
JB1_q_a[10]_PORT_B_read_enable_reg = DFFE(JB1_q_a[10]_PORT_B_read_enable, JB1_q_a[10]_clock_1, , , );
JB1_q_a[10]_clock_0 = A1L0;
JB1_q_a[10]_clock_1 = A1L0;
JB1_q_a[10]_clear_0 = GND;
JB1_q_a[10]_PORT_A_data_out = MEMORY(JB1_q_a[10]_PORT_A_data_in_reg, JB1_q_a[10]_PORT_B_data_in_reg, JB1_q_a[10]_PORT_A_address_reg, JB1_q_a[10]_PORT_B_address_reg, JB1_q_a[10]_PORT_A_write_enable_reg, JB1_q_a[10]_PORT_A_read_enable_reg, JB1_q_a[10]_PORT_B_write_enable_reg, JB1_q_a[10]_PORT_B_read_enable_reg, , , JB1_q_a[10]_clock_0, JB1_q_a[10]_clock_1, , , , , JB1_q_a[10]_clear_0, );
JB1_q_a[10] = JB1_q_a[10]_PORT_A_data_out[0];

--JB1_q_b[10] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[10]
JB1_q_b[10]_PORT_A_data_in = V1_sigout[10];
JB1_q_b[10]_PORT_A_data_in_reg = DFFE(JB1_q_b[10]_PORT_A_data_in, JB1_q_b[10]_clock_0, , , );
JB1_q_b[10]_PORT_B_data_in = KB1_ram_rom_data_reg[10];
JB1_q_b[10]_PORT_B_data_in_reg = DFFE(JB1_q_b[10]_PORT_B_data_in, JB1_q_b[10]_clock_1, , , );
JB1_q_b[10]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[10]_PORT_A_address_reg = DFFE(JB1_q_b[10]_PORT_A_address, JB1_q_b[10]_clock_0, , , );
JB1_q_b[10]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[10]_PORT_B_address_reg = DFFE(JB1_q_b[10]_PORT_B_address, JB1_q_b[10]_clock_1, , , );
JB1_q_b[10]_PORT_A_write_enable = Y1L39;
JB1_q_b[10]_PORT_A_write_enable_reg = DFFE(JB1_q_b[10]_PORT_A_write_enable, JB1_q_b[10]_clock_0, , , );
JB1_q_b[10]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[10]_PORT_A_read_enable_reg = DFFE(JB1_q_b[10]_PORT_A_read_enable, JB1_q_b[10]_clock_0, , , );
JB1_q_b[10]_PORT_B_write_enable = KB1L0;
JB1_q_b[10]_PORT_B_write_enable_reg = DFFE(JB1_q_b[10]_PORT_B_write_enable, JB1_q_b[10]_clock_1, , , );
JB1_q_b[10]_PORT_B_read_enable = VCC;
JB1_q_b[10]_PORT_B_read_enable_reg = DFFE(JB1_q_b[10]_PORT_B_read_enable, JB1_q_b[10]_clock_1, , , );
JB1_q_b[10]_clock_0 = A1L0;
JB1_q_b[10]_clock_1 = A1L0;
JB1_q_b[10]_clear_0 = GND;
JB1_q_b[10]_PORT_B_data_out = MEMORY(JB1_q_b[10]_PORT_A_data_in_reg, JB1_q_b[10]_PORT_B_data_in_reg, JB1_q_b[10]_PORT_A_address_reg, JB1_q_b[10]_PORT_B_address_reg, JB1_q_b[10]_PORT_A_write_enable_reg, JB1_q_b[10]_PORT_A_read_enable_reg, JB1_q_b[10]_PORT_B_write_enable_reg, JB1_q_b[10]_PORT_B_read_enable_reg, , , JB1_q_b[10]_clock_0, JB1_q_b[10]_clock_1, , , , , JB1_q_b[10]_clear_0, );
JB1_q_b[10] = JB1_q_b[10]_PORT_B_data_out[0];


--JB1_q_a[15] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[15]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[15]_PORT_A_data_in = V1_sigout[15];
JB1_q_a[15]_PORT_A_data_in_reg = DFFE(JB1_q_a[15]_PORT_A_data_in, JB1_q_a[15]_clock_0, , , );
JB1_q_a[15]_PORT_B_data_in = KB1_ram_rom_data_reg[15];
JB1_q_a[15]_PORT_B_data_in_reg = DFFE(JB1_q_a[15]_PORT_B_data_in, JB1_q_a[15]_clock_1, , , );
JB1_q_a[15]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[15]_PORT_A_address_reg = DFFE(JB1_q_a[15]_PORT_A_address, JB1_q_a[15]_clock_0, , , );
JB1_q_a[15]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[15]_PORT_B_address_reg = DFFE(JB1_q_a[15]_PORT_B_address, JB1_q_a[15]_clock_1, , , );
JB1_q_a[15]_PORT_A_write_enable = Y1L39;
JB1_q_a[15]_PORT_A_write_enable_reg = DFFE(JB1_q_a[15]_PORT_A_write_enable, JB1_q_a[15]_clock_0, , , );
JB1_q_a[15]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[15]_PORT_A_read_enable_reg = DFFE(JB1_q_a[15]_PORT_A_read_enable, JB1_q_a[15]_clock_0, , , );
JB1_q_a[15]_PORT_B_write_enable = KB1L0;
JB1_q_a[15]_PORT_B_write_enable_reg = DFFE(JB1_q_a[15]_PORT_B_write_enable, JB1_q_a[15]_clock_1, , , );
JB1_q_a[15]_PORT_B_read_enable = VCC;
JB1_q_a[15]_PORT_B_read_enable_reg = DFFE(JB1_q_a[15]_PORT_B_read_enable, JB1_q_a[15]_clock_1, , , );
JB1_q_a[15]_clock_0 = A1L0;
JB1_q_a[15]_clock_1 = A1L0;
JB1_q_a[15]_clear_0 = GND;
JB1_q_a[15]_PORT_A_data_out = MEMORY(JB1_q_a[15]_PORT_A_data_in_reg, JB1_q_a[15]_PORT_B_data_in_reg, JB1_q_a[15]_PORT_A_address_reg, JB1_q_a[15]_PORT_B_address_reg, JB1_q_a[15]_PORT_A_write_enable_reg, JB1_q_a[15]_PORT_A_read_enable_reg, JB1_q_a[15]_PORT_B_write_enable_reg, JB1_q_a[15]_PORT_B_read_enable_reg, , , JB1_q_a[15]_clock_0, JB1_q_a[15]_clock_1, , , , , JB1_q_a[15]_clear_0, );
JB1_q_a[15] = JB1_q_a[15]_PORT_A_data_out[0];

--JB1_q_b[15] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[15]
JB1_q_b[15]_PORT_A_data_in = V1_sigout[15];
JB1_q_b[15]_PORT_A_data_in_reg = DFFE(JB1_q_b[15]_PORT_A_data_in, JB1_q_b[15]_clock_0, , , );
JB1_q_b[15]_PORT_B_data_in = KB1_ram_rom_data_reg[15];
JB1_q_b[15]_PORT_B_data_in_reg = DFFE(JB1_q_b[15]_PORT_B_data_in, JB1_q_b[15]_clock_1, , , );
JB1_q_b[15]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[15]_PORT_A_address_reg = DFFE(JB1_q_b[15]_PORT_A_address, JB1_q_b[15]_clock_0, , , );
JB1_q_b[15]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[15]_PORT_B_address_reg = DFFE(JB1_q_b[15]_PORT_B_address, JB1_q_b[15]_clock_1, , , );
JB1_q_b[15]_PORT_A_write_enable = Y1L39;
JB1_q_b[15]_PORT_A_write_enable_reg = DFFE(JB1_q_b[15]_PORT_A_write_enable, JB1_q_b[15]_clock_0, , , );
JB1_q_b[15]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[15]_PORT_A_read_enable_reg = DFFE(JB1_q_b[15]_PORT_A_read_enable, JB1_q_b[15]_clock_0, , , );
JB1_q_b[15]_PORT_B_write_enable = KB1L0;
JB1_q_b[15]_PORT_B_write_enable_reg = DFFE(JB1_q_b[15]_PORT_B_write_enable, JB1_q_b[15]_clock_1, , , );
JB1_q_b[15]_PORT_B_read_enable = VCC;
JB1_q_b[15]_PORT_B_read_enable_reg = DFFE(JB1_q_b[15]_PORT_B_read_enable, JB1_q_b[15]_clock_1, , , );
JB1_q_b[15]_clock_0 = A1L0;
JB1_q_b[15]_clock_1 = A1L0;
JB1_q_b[15]_clear_0 = GND;
JB1_q_b[15]_PORT_B_data_out = MEMORY(JB1_q_b[15]_PORT_A_data_in_reg, JB1_q_b[15]_PORT_B_data_in_reg, JB1_q_b[15]_PORT_A_address_reg, JB1_q_b[15]_PORT_B_address_reg, JB1_q_b[15]_PORT_A_write_enable_reg, JB1_q_b[15]_PORT_A_read_enable_reg, JB1_q_b[15]_PORT_B_write_enable_reg, JB1_q_b[15]_PORT_B_read_enable_reg, , , JB1_q_b[15]_clock_0, JB1_q_b[15]_clock_1, , , , , JB1_q_b[15]_clear_0, );
JB1_q_b[15] = JB1_q_b[15]_PORT_B_data_out[0];


--JB1_q_a[14] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[14]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[14]_PORT_A_data_in = V1_sigout[14];
JB1_q_a[14]_PORT_A_data_in_reg = DFFE(JB1_q_a[14]_PORT_A_data_in, JB1_q_a[14]_clock_0, , , );
JB1_q_a[14]_PORT_B_data_in = KB1_ram_rom_data_reg[14];
JB1_q_a[14]_PORT_B_data_in_reg = DFFE(JB1_q_a[14]_PORT_B_data_in, JB1_q_a[14]_clock_1, , , );
JB1_q_a[14]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[14]_PORT_A_address_reg = DFFE(JB1_q_a[14]_PORT_A_address, JB1_q_a[14]_clock_0, , , );
JB1_q_a[14]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[14]_PORT_B_address_reg = DFFE(JB1_q_a[14]_PORT_B_address, JB1_q_a[14]_clock_1, , , );
JB1_q_a[14]_PORT_A_write_enable = Y1L39;
JB1_q_a[14]_PORT_A_write_enable_reg = DFFE(JB1_q_a[14]_PORT_A_write_enable, JB1_q_a[14]_clock_0, , , );
JB1_q_a[14]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[14]_PORT_A_read_enable_reg = DFFE(JB1_q_a[14]_PORT_A_read_enable, JB1_q_a[14]_clock_0, , , );
JB1_q_a[14]_PORT_B_write_enable = KB1L0;
JB1_q_a[14]_PORT_B_write_enable_reg = DFFE(JB1_q_a[14]_PORT_B_write_enable, JB1_q_a[14]_clock_1, , , );
JB1_q_a[14]_PORT_B_read_enable = VCC;
JB1_q_a[14]_PORT_B_read_enable_reg = DFFE(JB1_q_a[14]_PORT_B_read_enable, JB1_q_a[14]_clock_1, , , );
JB1_q_a[14]_clock_0 = A1L0;
JB1_q_a[14]_clock_1 = A1L0;
JB1_q_a[14]_clear_0 = GND;
JB1_q_a[14]_PORT_A_data_out = MEMORY(JB1_q_a[14]_PORT_A_data_in_reg, JB1_q_a[14]_PORT_B_data_in_reg, JB1_q_a[14]_PORT_A_address_reg, JB1_q_a[14]_PORT_B_address_reg, JB1_q_a[14]_PORT_A_write_enable_reg, JB1_q_a[14]_PORT_A_read_enable_reg, JB1_q_a[14]_PORT_B_write_enable_reg, JB1_q_a[14]_PORT_B_read_enable_reg, , , JB1_q_a[14]_clock_0, JB1_q_a[14]_clock_1, , , , , JB1_q_a[14]_clear_0, );
JB1_q_a[14] = JB1_q_a[14]_PORT_A_data_out[0];

--JB1_q_b[14] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[14]
JB1_q_b[14]_PORT_A_data_in = V1_sigout[14];
JB1_q_b[14]_PORT_A_data_in_reg = DFFE(JB1_q_b[14]_PORT_A_data_in, JB1_q_b[14]_clock_0, , , );
JB1_q_b[14]_PORT_B_data_in = KB1_ram_rom_data_reg[14];
JB1_q_b[14]_PORT_B_data_in_reg = DFFE(JB1_q_b[14]_PORT_B_data_in, JB1_q_b[14]_clock_1, , , );
JB1_q_b[14]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[14]_PORT_A_address_reg = DFFE(JB1_q_b[14]_PORT_A_address, JB1_q_b[14]_clock_0, , , );
JB1_q_b[14]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[14]_PORT_B_address_reg = DFFE(JB1_q_b[14]_PORT_B_address, JB1_q_b[14]_clock_1, , , );
JB1_q_b[14]_PORT_A_write_enable = Y1L39;
JB1_q_b[14]_PORT_A_write_enable_reg = DFFE(JB1_q_b[14]_PORT_A_write_enable, JB1_q_b[14]_clock_0, , , );
JB1_q_b[14]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[14]_PORT_A_read_enable_reg = DFFE(JB1_q_b[14]_PORT_A_read_enable, JB1_q_b[14]_clock_0, , , );
JB1_q_b[14]_PORT_B_write_enable = KB1L0;
JB1_q_b[14]_PORT_B_write_enable_reg = DFFE(JB1_q_b[14]_PORT_B_write_enable, JB1_q_b[14]_clock_1, , , );
JB1_q_b[14]_PORT_B_read_enable = VCC;
JB1_q_b[14]_PORT_B_read_enable_reg = DFFE(JB1_q_b[14]_PORT_B_read_enable, JB1_q_b[14]_clock_1, , , );
JB1_q_b[14]_clock_0 = A1L0;
JB1_q_b[14]_clock_1 = A1L0;
JB1_q_b[14]_clear_0 = GND;
JB1_q_b[14]_PORT_B_data_out = MEMORY(JB1_q_b[14]_PORT_A_data_in_reg, JB1_q_b[14]_PORT_B_data_in_reg, JB1_q_b[14]_PORT_A_address_reg, JB1_q_b[14]_PORT_B_address_reg, JB1_q_b[14]_PORT_A_write_enable_reg, JB1_q_b[14]_PORT_A_read_enable_reg, JB1_q_b[14]_PORT_B_write_enable_reg, JB1_q_b[14]_PORT_B_read_enable_reg, , , JB1_q_b[14]_clock_0, JB1_q_b[14]_clock_1, , , , , JB1_q_b[14]_clear_0, );
JB1_q_b[14] = JB1_q_b[14]_PORT_B_data_out[0];


--JB1_q_a[13] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[13]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[13]_PORT_A_data_in = V1_sigout[13];
JB1_q_a[13]_PORT_A_data_in_reg = DFFE(JB1_q_a[13]_PORT_A_data_in, JB1_q_a[13]_clock_0, , , );
JB1_q_a[13]_PORT_B_data_in = KB1_ram_rom_data_reg[13];
JB1_q_a[13]_PORT_B_data_in_reg = DFFE(JB1_q_a[13]_PORT_B_data_in, JB1_q_a[13]_clock_1, , , );
JB1_q_a[13]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[13]_PORT_A_address_reg = DFFE(JB1_q_a[13]_PORT_A_address, JB1_q_a[13]_clock_0, , , );
JB1_q_a[13]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[13]_PORT_B_address_reg = DFFE(JB1_q_a[13]_PORT_B_address, JB1_q_a[13]_clock_1, , , );
JB1_q_a[13]_PORT_A_write_enable = Y1L39;
JB1_q_a[13]_PORT_A_write_enable_reg = DFFE(JB1_q_a[13]_PORT_A_write_enable, JB1_q_a[13]_clock_0, , , );
JB1_q_a[13]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[13]_PORT_A_read_enable_reg = DFFE(JB1_q_a[13]_PORT_A_read_enable, JB1_q_a[13]_clock_0, , , );
JB1_q_a[13]_PORT_B_write_enable = KB1L0;
JB1_q_a[13]_PORT_B_write_enable_reg = DFFE(JB1_q_a[13]_PORT_B_write_enable, JB1_q_a[13]_clock_1, , , );
JB1_q_a[13]_PORT_B_read_enable = VCC;
JB1_q_a[13]_PORT_B_read_enable_reg = DFFE(JB1_q_a[13]_PORT_B_read_enable, JB1_q_a[13]_clock_1, , , );
JB1_q_a[13]_clock_0 = A1L0;
JB1_q_a[13]_clock_1 = A1L0;
JB1_q_a[13]_clear_0 = GND;
JB1_q_a[13]_PORT_A_data_out = MEMORY(JB1_q_a[13]_PORT_A_data_in_reg, JB1_q_a[13]_PORT_B_data_in_reg, JB1_q_a[13]_PORT_A_address_reg, JB1_q_a[13]_PORT_B_address_reg, JB1_q_a[13]_PORT_A_write_enable_reg, JB1_q_a[13]_PORT_A_read_enable_reg, JB1_q_a[13]_PORT_B_write_enable_reg, JB1_q_a[13]_PORT_B_read_enable_reg, , , JB1_q_a[13]_clock_0, JB1_q_a[13]_clock_1, , , , , JB1_q_a[13]_clear_0, );
JB1_q_a[13] = JB1_q_a[13]_PORT_A_data_out[0];

--JB1_q_b[13] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[13]
JB1_q_b[13]_PORT_A_data_in = V1_sigout[13];
JB1_q_b[13]_PORT_A_data_in_reg = DFFE(JB1_q_b[13]_PORT_A_data_in, JB1_q_b[13]_clock_0, , , );
JB1_q_b[13]_PORT_B_data_in = KB1_ram_rom_data_reg[13];
JB1_q_b[13]_PORT_B_data_in_reg = DFFE(JB1_q_b[13]_PORT_B_data_in, JB1_q_b[13]_clock_1, , , );
JB1_q_b[13]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[13]_PORT_A_address_reg = DFFE(JB1_q_b[13]_PORT_A_address, JB1_q_b[13]_clock_0, , , );
JB1_q_b[13]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[13]_PORT_B_address_reg = DFFE(JB1_q_b[13]_PORT_B_address, JB1_q_b[13]_clock_1, , , );
JB1_q_b[13]_PORT_A_write_enable = Y1L39;
JB1_q_b[13]_PORT_A_write_enable_reg = DFFE(JB1_q_b[13]_PORT_A_write_enable, JB1_q_b[13]_clock_0, , , );
JB1_q_b[13]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[13]_PORT_A_read_enable_reg = DFFE(JB1_q_b[13]_PORT_A_read_enable, JB1_q_b[13]_clock_0, , , );
JB1_q_b[13]_PORT_B_write_enable = KB1L0;
JB1_q_b[13]_PORT_B_write_enable_reg = DFFE(JB1_q_b[13]_PORT_B_write_enable, JB1_q_b[13]_clock_1, , , );
JB1_q_b[13]_PORT_B_read_enable = VCC;
JB1_q_b[13]_PORT_B_read_enable_reg = DFFE(JB1_q_b[13]_PORT_B_read_enable, JB1_q_b[13]_clock_1, , , );
JB1_q_b[13]_clock_0 = A1L0;
JB1_q_b[13]_clock_1 = A1L0;
JB1_q_b[13]_clear_0 = GND;
JB1_q_b[13]_PORT_B_data_out = MEMORY(JB1_q_b[13]_PORT_A_data_in_reg, JB1_q_b[13]_PORT_B_data_in_reg, JB1_q_b[13]_PORT_A_address_reg, JB1_q_b[13]_PORT_B_address_reg, JB1_q_b[13]_PORT_A_write_enable_reg, JB1_q_b[13]_PORT_A_read_enable_reg, JB1_q_b[13]_PORT_B_write_enable_reg, JB1_q_b[13]_PORT_B_read_enable_reg, , , JB1_q_b[13]_clock_0, JB1_q_b[13]_clock_1, , , , , JB1_q_b[13]_clear_0, );
JB1_q_b[13] = JB1_q_b[13]_PORT_B_data_out[0];


--JB1_q_a[12] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[12]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[12]_PORT_A_data_in = V1_sigout[12];
JB1_q_a[12]_PORT_A_data_in_reg = DFFE(JB1_q_a[12]_PORT_A_data_in, JB1_q_a[12]_clock_0, , , );
JB1_q_a[12]_PORT_B_data_in = KB1_ram_rom_data_reg[12];
JB1_q_a[12]_PORT_B_data_in_reg = DFFE(JB1_q_a[12]_PORT_B_data_in, JB1_q_a[12]_clock_1, , , );
JB1_q_a[12]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[12]_PORT_A_address_reg = DFFE(JB1_q_a[12]_PORT_A_address, JB1_q_a[12]_clock_0, , , );
JB1_q_a[12]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[12]_PORT_B_address_reg = DFFE(JB1_q_a[12]_PORT_B_address, JB1_q_a[12]_clock_1, , , );
JB1_q_a[12]_PORT_A_write_enable = Y1L39;
JB1_q_a[12]_PORT_A_write_enable_reg = DFFE(JB1_q_a[12]_PORT_A_write_enable, JB1_q_a[12]_clock_0, , , );
JB1_q_a[12]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[12]_PORT_A_read_enable_reg = DFFE(JB1_q_a[12]_PORT_A_read_enable, JB1_q_a[12]_clock_0, , , );
JB1_q_a[12]_PORT_B_write_enable = KB1L0;
JB1_q_a[12]_PORT_B_write_enable_reg = DFFE(JB1_q_a[12]_PORT_B_write_enable, JB1_q_a[12]_clock_1, , , );
JB1_q_a[12]_PORT_B_read_enable = VCC;
JB1_q_a[12]_PORT_B_read_enable_reg = DFFE(JB1_q_a[12]_PORT_B_read_enable, JB1_q_a[12]_clock_1, , , );
JB1_q_a[12]_clock_0 = A1L0;
JB1_q_a[12]_clock_1 = A1L0;
JB1_q_a[12]_clear_0 = GND;
JB1_q_a[12]_PORT_A_data_out = MEMORY(JB1_q_a[12]_PORT_A_data_in_reg, JB1_q_a[12]_PORT_B_data_in_reg, JB1_q_a[12]_PORT_A_address_reg, JB1_q_a[12]_PORT_B_address_reg, JB1_q_a[12]_PORT_A_write_enable_reg, JB1_q_a[12]_PORT_A_read_enable_reg, JB1_q_a[12]_PORT_B_write_enable_reg, JB1_q_a[12]_PORT_B_read_enable_reg, , , JB1_q_a[12]_clock_0, JB1_q_a[12]_clock_1, , , , , JB1_q_a[12]_clear_0, );
JB1_q_a[12] = JB1_q_a[12]_PORT_A_data_out[0];

--JB1_q_b[12] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[12]
JB1_q_b[12]_PORT_A_data_in = V1_sigout[12];
JB1_q_b[12]_PORT_A_data_in_reg = DFFE(JB1_q_b[12]_PORT_A_data_in, JB1_q_b[12]_clock_0, , , );
JB1_q_b[12]_PORT_B_data_in = KB1_ram_rom_data_reg[12];
JB1_q_b[12]_PORT_B_data_in_reg = DFFE(JB1_q_b[12]_PORT_B_data_in, JB1_q_b[12]_clock_1, , , );
JB1_q_b[12]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[12]_PORT_A_address_reg = DFFE(JB1_q_b[12]_PORT_A_address, JB1_q_b[12]_clock_0, , , );
JB1_q_b[12]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[12]_PORT_B_address_reg = DFFE(JB1_q_b[12]_PORT_B_address, JB1_q_b[12]_clock_1, , , );
JB1_q_b[12]_PORT_A_write_enable = Y1L39;
JB1_q_b[12]_PORT_A_write_enable_reg = DFFE(JB1_q_b[12]_PORT_A_write_enable, JB1_q_b[12]_clock_0, , , );
JB1_q_b[12]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[12]_PORT_A_read_enable_reg = DFFE(JB1_q_b[12]_PORT_A_read_enable, JB1_q_b[12]_clock_0, , , );
JB1_q_b[12]_PORT_B_write_enable = KB1L0;
JB1_q_b[12]_PORT_B_write_enable_reg = DFFE(JB1_q_b[12]_PORT_B_write_enable, JB1_q_b[12]_clock_1, , , );
JB1_q_b[12]_PORT_B_read_enable = VCC;
JB1_q_b[12]_PORT_B_read_enable_reg = DFFE(JB1_q_b[12]_PORT_B_read_enable, JB1_q_b[12]_clock_1, , , );
JB1_q_b[12]_clock_0 = A1L0;
JB1_q_b[12]_clock_1 = A1L0;
JB1_q_b[12]_clear_0 = GND;
JB1_q_b[12]_PORT_B_data_out = MEMORY(JB1_q_b[12]_PORT_A_data_in_reg, JB1_q_b[12]_PORT_B_data_in_reg, JB1_q_b[12]_PORT_A_address_reg, JB1_q_b[12]_PORT_B_address_reg, JB1_q_b[12]_PORT_A_write_enable_reg, JB1_q_b[12]_PORT_A_read_enable_reg, JB1_q_b[12]_PORT_B_write_enable_reg, JB1_q_b[12]_PORT_B_read_enable_reg, , , JB1_q_b[12]_clock_0, JB1_q_b[12]_clock_1, , , , , JB1_q_b[12]_clear_0, );
JB1_q_b[12] = JB1_q_b[12]_PORT_B_data_out[0];


--JB1_q_a[11] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[11]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[11]_PORT_A_data_in = V1_sigout[11];
JB1_q_a[11]_PORT_A_data_in_reg = DFFE(JB1_q_a[11]_PORT_A_data_in, JB1_q_a[11]_clock_0, , , );
JB1_q_a[11]_PORT_B_data_in = KB1_ram_rom_data_reg[11];
JB1_q_a[11]_PORT_B_data_in_reg = DFFE(JB1_q_a[11]_PORT_B_data_in, JB1_q_a[11]_clock_1, , , );
JB1_q_a[11]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[11]_PORT_A_address_reg = DFFE(JB1_q_a[11]_PORT_A_address, JB1_q_a[11]_clock_0, , , );
JB1_q_a[11]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[11]_PORT_B_address_reg = DFFE(JB1_q_a[11]_PORT_B_address, JB1_q_a[11]_clock_1, , , );
JB1_q_a[11]_PORT_A_write_enable = Y1L39;
JB1_q_a[11]_PORT_A_write_enable_reg = DFFE(JB1_q_a[11]_PORT_A_write_enable, JB1_q_a[11]_clock_0, , , );
JB1_q_a[11]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[11]_PORT_A_read_enable_reg = DFFE(JB1_q_a[11]_PORT_A_read_enable, JB1_q_a[11]_clock_0, , , );
JB1_q_a[11]_PORT_B_write_enable = KB1L0;
JB1_q_a[11]_PORT_B_write_enable_reg = DFFE(JB1_q_a[11]_PORT_B_write_enable, JB1_q_a[11]_clock_1, , , );
JB1_q_a[11]_PORT_B_read_enable = VCC;
JB1_q_a[11]_PORT_B_read_enable_reg = DFFE(JB1_q_a[11]_PORT_B_read_enable, JB1_q_a[11]_clock_1, , , );
JB1_q_a[11]_clock_0 = A1L0;
JB1_q_a[11]_clock_1 = A1L0;
JB1_q_a[11]_clear_0 = GND;
JB1_q_a[11]_PORT_A_data_out = MEMORY(JB1_q_a[11]_PORT_A_data_in_reg, JB1_q_a[11]_PORT_B_data_in_reg, JB1_q_a[11]_PORT_A_address_reg, JB1_q_a[11]_PORT_B_address_reg, JB1_q_a[11]_PORT_A_write_enable_reg, JB1_q_a[11]_PORT_A_read_enable_reg, JB1_q_a[11]_PORT_B_write_enable_reg, JB1_q_a[11]_PORT_B_read_enable_reg, , , JB1_q_a[11]_clock_0, JB1_q_a[11]_clock_1, , , , , JB1_q_a[11]_clear_0, );
JB1_q_a[11] = JB1_q_a[11]_PORT_A_data_out[0];

--JB1_q_b[11] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[11]
JB1_q_b[11]_PORT_A_data_in = V1_sigout[11];
JB1_q_b[11]_PORT_A_data_in_reg = DFFE(JB1_q_b[11]_PORT_A_data_in, JB1_q_b[11]_clock_0, , , );
JB1_q_b[11]_PORT_B_data_in = KB1_ram_rom_data_reg[11];
JB1_q_b[11]_PORT_B_data_in_reg = DFFE(JB1_q_b[11]_PORT_B_data_in, JB1_q_b[11]_clock_1, , , );
JB1_q_b[11]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[11]_PORT_A_address_reg = DFFE(JB1_q_b[11]_PORT_A_address, JB1_q_b[11]_clock_0, , , );
JB1_q_b[11]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[11]_PORT_B_address_reg = DFFE(JB1_q_b[11]_PORT_B_address, JB1_q_b[11]_clock_1, , , );
JB1_q_b[11]_PORT_A_write_enable = Y1L39;
JB1_q_b[11]_PORT_A_write_enable_reg = DFFE(JB1_q_b[11]_PORT_A_write_enable, JB1_q_b[11]_clock_0, , , );
JB1_q_b[11]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[11]_PORT_A_read_enable_reg = DFFE(JB1_q_b[11]_PORT_A_read_enable, JB1_q_b[11]_clock_0, , , );
JB1_q_b[11]_PORT_B_write_enable = KB1L0;
JB1_q_b[11]_PORT_B_write_enable_reg = DFFE(JB1_q_b[11]_PORT_B_write_enable, JB1_q_b[11]_clock_1, , , );
JB1_q_b[11]_PORT_B_read_enable = VCC;
JB1_q_b[11]_PORT_B_read_enable_reg = DFFE(JB1_q_b[11]_PORT_B_read_enable, JB1_q_b[11]_clock_1, , , );
JB1_q_b[11]_clock_0 = A1L0;
JB1_q_b[11]_clock_1 = A1L0;
JB1_q_b[11]_clear_0 = GND;
JB1_q_b[11]_PORT_B_data_out = MEMORY(JB1_q_b[11]_PORT_A_data_in_reg, JB1_q_b[11]_PORT_B_data_in_reg, JB1_q_b[11]_PORT_A_address_reg, JB1_q_b[11]_PORT_B_address_reg, JB1_q_b[11]_PORT_A_write_enable_reg, JB1_q_b[11]_PORT_A_read_enable_reg, JB1_q_b[11]_PORT_B_write_enable_reg, JB1_q_b[11]_PORT_B_read_enable_reg, , , JB1_q_b[11]_clock_0, JB1_q_b[11]_clock_1, , , , , JB1_q_b[11]_clear_0, );
JB1_q_b[11] = JB1_q_b[11]_PORT_B_data_out[0];


--JB1_q_a[19] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[19]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[19]_PORT_A_data_in = V1_sigout[19];
JB1_q_a[19]_PORT_A_data_in_reg = DFFE(JB1_q_a[19]_PORT_A_data_in, JB1_q_a[19]_clock_0, , , );
JB1_q_a[19]_PORT_B_data_in = KB1_ram_rom_data_reg[19];
JB1_q_a[19]_PORT_B_data_in_reg = DFFE(JB1_q_a[19]_PORT_B_data_in, JB1_q_a[19]_clock_1, , , );
JB1_q_a[19]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[19]_PORT_A_address_reg = DFFE(JB1_q_a[19]_PORT_A_address, JB1_q_a[19]_clock_0, , , );
JB1_q_a[19]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[19]_PORT_B_address_reg = DFFE(JB1_q_a[19]_PORT_B_address, JB1_q_a[19]_clock_1, , , );
JB1_q_a[19]_PORT_A_write_enable = Y1L39;
JB1_q_a[19]_PORT_A_write_enable_reg = DFFE(JB1_q_a[19]_PORT_A_write_enable, JB1_q_a[19]_clock_0, , , );
JB1_q_a[19]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[19]_PORT_A_read_enable_reg = DFFE(JB1_q_a[19]_PORT_A_read_enable, JB1_q_a[19]_clock_0, , , );
JB1_q_a[19]_PORT_B_write_enable = KB1L0;
JB1_q_a[19]_PORT_B_write_enable_reg = DFFE(JB1_q_a[19]_PORT_B_write_enable, JB1_q_a[19]_clock_1, , , );
JB1_q_a[19]_PORT_B_read_enable = VCC;
JB1_q_a[19]_PORT_B_read_enable_reg = DFFE(JB1_q_a[19]_PORT_B_read_enable, JB1_q_a[19]_clock_1, , , );
JB1_q_a[19]_clock_0 = A1L0;
JB1_q_a[19]_clock_1 = A1L0;
JB1_q_a[19]_clear_0 = GND;
JB1_q_a[19]_PORT_A_data_out = MEMORY(JB1_q_a[19]_PORT_A_data_in_reg, JB1_q_a[19]_PORT_B_data_in_reg, JB1_q_a[19]_PORT_A_address_reg, JB1_q_a[19]_PORT_B_address_reg, JB1_q_a[19]_PORT_A_write_enable_reg, JB1_q_a[19]_PORT_A_read_enable_reg, JB1_q_a[19]_PORT_B_write_enable_reg, JB1_q_a[19]_PORT_B_read_enable_reg, , , JB1_q_a[19]_clock_0, JB1_q_a[19]_clock_1, , , , , JB1_q_a[19]_clear_0, );
JB1_q_a[19] = JB1_q_a[19]_PORT_A_data_out[0];

--JB1_q_b[19] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[19]
JB1_q_b[19]_PORT_A_data_in = V1_sigout[19];
JB1_q_b[19]_PORT_A_data_in_reg = DFFE(JB1_q_b[19]_PORT_A_data_in, JB1_q_b[19]_clock_0, , , );
JB1_q_b[19]_PORT_B_data_in = KB1_ram_rom_data_reg[19];
JB1_q_b[19]_PORT_B_data_in_reg = DFFE(JB1_q_b[19]_PORT_B_data_in, JB1_q_b[19]_clock_1, , , );
JB1_q_b[19]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[19]_PORT_A_address_reg = DFFE(JB1_q_b[19]_PORT_A_address, JB1_q_b[19]_clock_0, , , );
JB1_q_b[19]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[19]_PORT_B_address_reg = DFFE(JB1_q_b[19]_PORT_B_address, JB1_q_b[19]_clock_1, , , );
JB1_q_b[19]_PORT_A_write_enable = Y1L39;
JB1_q_b[19]_PORT_A_write_enable_reg = DFFE(JB1_q_b[19]_PORT_A_write_enable, JB1_q_b[19]_clock_0, , , );
JB1_q_b[19]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[19]_PORT_A_read_enable_reg = DFFE(JB1_q_b[19]_PORT_A_read_enable, JB1_q_b[19]_clock_0, , , );
JB1_q_b[19]_PORT_B_write_enable = KB1L0;
JB1_q_b[19]_PORT_B_write_enable_reg = DFFE(JB1_q_b[19]_PORT_B_write_enable, JB1_q_b[19]_clock_1, , , );
JB1_q_b[19]_PORT_B_read_enable = VCC;
JB1_q_b[19]_PORT_B_read_enable_reg = DFFE(JB1_q_b[19]_PORT_B_read_enable, JB1_q_b[19]_clock_1, , , );
JB1_q_b[19]_clock_0 = A1L0;
JB1_q_b[19]_clock_1 = A1L0;
JB1_q_b[19]_clear_0 = GND;
JB1_q_b[19]_PORT_B_data_out = MEMORY(JB1_q_b[19]_PORT_A_data_in_reg, JB1_q_b[19]_PORT_B_data_in_reg, JB1_q_b[19]_PORT_A_address_reg, JB1_q_b[19]_PORT_B_address_reg, JB1_q_b[19]_PORT_A_write_enable_reg, JB1_q_b[19]_PORT_A_read_enable_reg, JB1_q_b[19]_PORT_B_write_enable_reg, JB1_q_b[19]_PORT_B_read_enable_reg, , , JB1_q_b[19]_clock_0, JB1_q_b[19]_clock_1, , , , , JB1_q_b[19]_clear_0, );
JB1_q_b[19] = JB1_q_b[19]_PORT_B_data_out[0];


--JB1_q_a[18] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[18]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[18]_PORT_A_data_in = V1_sigout[18];
JB1_q_a[18]_PORT_A_data_in_reg = DFFE(JB1_q_a[18]_PORT_A_data_in, JB1_q_a[18]_clock_0, , , );
JB1_q_a[18]_PORT_B_data_in = KB1_ram_rom_data_reg[18];
JB1_q_a[18]_PORT_B_data_in_reg = DFFE(JB1_q_a[18]_PORT_B_data_in, JB1_q_a[18]_clock_1, , , );
JB1_q_a[18]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[18]_PORT_A_address_reg = DFFE(JB1_q_a[18]_PORT_A_address, JB1_q_a[18]_clock_0, , , );
JB1_q_a[18]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[18]_PORT_B_address_reg = DFFE(JB1_q_a[18]_PORT_B_address, JB1_q_a[18]_clock_1, , , );
JB1_q_a[18]_PORT_A_write_enable = Y1L39;
JB1_q_a[18]_PORT_A_write_enable_reg = DFFE(JB1_q_a[18]_PORT_A_write_enable, JB1_q_a[18]_clock_0, , , );
JB1_q_a[18]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[18]_PORT_A_read_enable_reg = DFFE(JB1_q_a[18]_PORT_A_read_enable, JB1_q_a[18]_clock_0, , , );
JB1_q_a[18]_PORT_B_write_enable = KB1L0;
JB1_q_a[18]_PORT_B_write_enable_reg = DFFE(JB1_q_a[18]_PORT_B_write_enable, JB1_q_a[18]_clock_1, , , );
JB1_q_a[18]_PORT_B_read_enable = VCC;
JB1_q_a[18]_PORT_B_read_enable_reg = DFFE(JB1_q_a[18]_PORT_B_read_enable, JB1_q_a[18]_clock_1, , , );
JB1_q_a[18]_clock_0 = A1L0;
JB1_q_a[18]_clock_1 = A1L0;
JB1_q_a[18]_clear_0 = GND;
JB1_q_a[18]_PORT_A_data_out = MEMORY(JB1_q_a[18]_PORT_A_data_in_reg, JB1_q_a[18]_PORT_B_data_in_reg, JB1_q_a[18]_PORT_A_address_reg, JB1_q_a[18]_PORT_B_address_reg, JB1_q_a[18]_PORT_A_write_enable_reg, JB1_q_a[18]_PORT_A_read_enable_reg, JB1_q_a[18]_PORT_B_write_enable_reg, JB1_q_a[18]_PORT_B_read_enable_reg, , , JB1_q_a[18]_clock_0, JB1_q_a[18]_clock_1, , , , , JB1_q_a[18]_clear_0, );
JB1_q_a[18] = JB1_q_a[18]_PORT_A_data_out[0];

--JB1_q_b[18] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[18]
JB1_q_b[18]_PORT_A_data_in = V1_sigout[18];
JB1_q_b[18]_PORT_A_data_in_reg = DFFE(JB1_q_b[18]_PORT_A_data_in, JB1_q_b[18]_clock_0, , , );
JB1_q_b[18]_PORT_B_data_in = KB1_ram_rom_data_reg[18];
JB1_q_b[18]_PORT_B_data_in_reg = DFFE(JB1_q_b[18]_PORT_B_data_in, JB1_q_b[18]_clock_1, , , );
JB1_q_b[18]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[18]_PORT_A_address_reg = DFFE(JB1_q_b[18]_PORT_A_address, JB1_q_b[18]_clock_0, , , );
JB1_q_b[18]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[18]_PORT_B_address_reg = DFFE(JB1_q_b[18]_PORT_B_address, JB1_q_b[18]_clock_1, , , );
JB1_q_b[18]_PORT_A_write_enable = Y1L39;
JB1_q_b[18]_PORT_A_write_enable_reg = DFFE(JB1_q_b[18]_PORT_A_write_enable, JB1_q_b[18]_clock_0, , , );
JB1_q_b[18]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[18]_PORT_A_read_enable_reg = DFFE(JB1_q_b[18]_PORT_A_read_enable, JB1_q_b[18]_clock_0, , , );
JB1_q_b[18]_PORT_B_write_enable = KB1L0;
JB1_q_b[18]_PORT_B_write_enable_reg = DFFE(JB1_q_b[18]_PORT_B_write_enable, JB1_q_b[18]_clock_1, , , );
JB1_q_b[18]_PORT_B_read_enable = VCC;
JB1_q_b[18]_PORT_B_read_enable_reg = DFFE(JB1_q_b[18]_PORT_B_read_enable, JB1_q_b[18]_clock_1, , , );
JB1_q_b[18]_clock_0 = A1L0;
JB1_q_b[18]_clock_1 = A1L0;
JB1_q_b[18]_clear_0 = GND;
JB1_q_b[18]_PORT_B_data_out = MEMORY(JB1_q_b[18]_PORT_A_data_in_reg, JB1_q_b[18]_PORT_B_data_in_reg, JB1_q_b[18]_PORT_A_address_reg, JB1_q_b[18]_PORT_B_address_reg, JB1_q_b[18]_PORT_A_write_enable_reg, JB1_q_b[18]_PORT_A_read_enable_reg, JB1_q_b[18]_PORT_B_write_enable_reg, JB1_q_b[18]_PORT_B_read_enable_reg, , , JB1_q_b[18]_clock_0, JB1_q_b[18]_clock_1, , , , , JB1_q_b[18]_clear_0, );
JB1_q_b[18] = JB1_q_b[18]_PORT_B_data_out[0];


--JB1_q_a[17] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[17]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[17]_PORT_A_data_in = V1_sigout[17];
JB1_q_a[17]_PORT_A_data_in_reg = DFFE(JB1_q_a[17]_PORT_A_data_in, JB1_q_a[17]_clock_0, , , );
JB1_q_a[17]_PORT_B_data_in = KB1_ram_rom_data_reg[17];
JB1_q_a[17]_PORT_B_data_in_reg = DFFE(JB1_q_a[17]_PORT_B_data_in, JB1_q_a[17]_clock_1, , , );
JB1_q_a[17]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[17]_PORT_A_address_reg = DFFE(JB1_q_a[17]_PORT_A_address, JB1_q_a[17]_clock_0, , , );
JB1_q_a[17]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[17]_PORT_B_address_reg = DFFE(JB1_q_a[17]_PORT_B_address, JB1_q_a[17]_clock_1, , , );
JB1_q_a[17]_PORT_A_write_enable = Y1L39;
JB1_q_a[17]_PORT_A_write_enable_reg = DFFE(JB1_q_a[17]_PORT_A_write_enable, JB1_q_a[17]_clock_0, , , );
JB1_q_a[17]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[17]_PORT_A_read_enable_reg = DFFE(JB1_q_a[17]_PORT_A_read_enable, JB1_q_a[17]_clock_0, , , );
JB1_q_a[17]_PORT_B_write_enable = KB1L0;
JB1_q_a[17]_PORT_B_write_enable_reg = DFFE(JB1_q_a[17]_PORT_B_write_enable, JB1_q_a[17]_clock_1, , , );
JB1_q_a[17]_PORT_B_read_enable = VCC;
JB1_q_a[17]_PORT_B_read_enable_reg = DFFE(JB1_q_a[17]_PORT_B_read_enable, JB1_q_a[17]_clock_1, , , );
JB1_q_a[17]_clock_0 = A1L0;
JB1_q_a[17]_clock_1 = A1L0;
JB1_q_a[17]_clear_0 = GND;
JB1_q_a[17]_PORT_A_data_out = MEMORY(JB1_q_a[17]_PORT_A_data_in_reg, JB1_q_a[17]_PORT_B_data_in_reg, JB1_q_a[17]_PORT_A_address_reg, JB1_q_a[17]_PORT_B_address_reg, JB1_q_a[17]_PORT_A_write_enable_reg, JB1_q_a[17]_PORT_A_read_enable_reg, JB1_q_a[17]_PORT_B_write_enable_reg, JB1_q_a[17]_PORT_B_read_enable_reg, , , JB1_q_a[17]_clock_0, JB1_q_a[17]_clock_1, , , , , JB1_q_a[17]_clear_0, );
JB1_q_a[17] = JB1_q_a[17]_PORT_A_data_out[0];

--JB1_q_b[17] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[17]
JB1_q_b[17]_PORT_A_data_in = V1_sigout[17];
JB1_q_b[17]_PORT_A_data_in_reg = DFFE(JB1_q_b[17]_PORT_A_data_in, JB1_q_b[17]_clock_0, , , );
JB1_q_b[17]_PORT_B_data_in = KB1_ram_rom_data_reg[17];
JB1_q_b[17]_PORT_B_data_in_reg = DFFE(JB1_q_b[17]_PORT_B_data_in, JB1_q_b[17]_clock_1, , , );
JB1_q_b[17]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[17]_PORT_A_address_reg = DFFE(JB1_q_b[17]_PORT_A_address, JB1_q_b[17]_clock_0, , , );
JB1_q_b[17]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[17]_PORT_B_address_reg = DFFE(JB1_q_b[17]_PORT_B_address, JB1_q_b[17]_clock_1, , , );
JB1_q_b[17]_PORT_A_write_enable = Y1L39;
JB1_q_b[17]_PORT_A_write_enable_reg = DFFE(JB1_q_b[17]_PORT_A_write_enable, JB1_q_b[17]_clock_0, , , );
JB1_q_b[17]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[17]_PORT_A_read_enable_reg = DFFE(JB1_q_b[17]_PORT_A_read_enable, JB1_q_b[17]_clock_0, , , );
JB1_q_b[17]_PORT_B_write_enable = KB1L0;
JB1_q_b[17]_PORT_B_write_enable_reg = DFFE(JB1_q_b[17]_PORT_B_write_enable, JB1_q_b[17]_clock_1, , , );
JB1_q_b[17]_PORT_B_read_enable = VCC;
JB1_q_b[17]_PORT_B_read_enable_reg = DFFE(JB1_q_b[17]_PORT_B_read_enable, JB1_q_b[17]_clock_1, , , );
JB1_q_b[17]_clock_0 = A1L0;
JB1_q_b[17]_clock_1 = A1L0;
JB1_q_b[17]_clear_0 = GND;
JB1_q_b[17]_PORT_B_data_out = MEMORY(JB1_q_b[17]_PORT_A_data_in_reg, JB1_q_b[17]_PORT_B_data_in_reg, JB1_q_b[17]_PORT_A_address_reg, JB1_q_b[17]_PORT_B_address_reg, JB1_q_b[17]_PORT_A_write_enable_reg, JB1_q_b[17]_PORT_A_read_enable_reg, JB1_q_b[17]_PORT_B_write_enable_reg, JB1_q_b[17]_PORT_B_read_enable_reg, , , JB1_q_b[17]_clock_0, JB1_q_b[17]_clock_1, , , , , JB1_q_b[17]_clear_0, );
JB1_q_b[17] = JB1_q_b[17]_PORT_B_data_out[0];


--JB1_q_a[16] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[16]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[16]_PORT_A_data_in = V1_sigout[16];
JB1_q_a[16]_PORT_A_data_in_reg = DFFE(JB1_q_a[16]_PORT_A_data_in, JB1_q_a[16]_clock_0, , , );
JB1_q_a[16]_PORT_B_data_in = KB1_ram_rom_data_reg[16];
JB1_q_a[16]_PORT_B_data_in_reg = DFFE(JB1_q_a[16]_PORT_B_data_in, JB1_q_a[16]_clock_1, , , );
JB1_q_a[16]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[16]_PORT_A_address_reg = DFFE(JB1_q_a[16]_PORT_A_address, JB1_q_a[16]_clock_0, , , );
JB1_q_a[16]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[16]_PORT_B_address_reg = DFFE(JB1_q_a[16]_PORT_B_address, JB1_q_a[16]_clock_1, , , );
JB1_q_a[16]_PORT_A_write_enable = Y1L39;
JB1_q_a[16]_PORT_A_write_enable_reg = DFFE(JB1_q_a[16]_PORT_A_write_enable, JB1_q_a[16]_clock_0, , , );
JB1_q_a[16]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[16]_PORT_A_read_enable_reg = DFFE(JB1_q_a[16]_PORT_A_read_enable, JB1_q_a[16]_clock_0, , , );
JB1_q_a[16]_PORT_B_write_enable = KB1L0;
JB1_q_a[16]_PORT_B_write_enable_reg = DFFE(JB1_q_a[16]_PORT_B_write_enable, JB1_q_a[16]_clock_1, , , );
JB1_q_a[16]_PORT_B_read_enable = VCC;
JB1_q_a[16]_PORT_B_read_enable_reg = DFFE(JB1_q_a[16]_PORT_B_read_enable, JB1_q_a[16]_clock_1, , , );
JB1_q_a[16]_clock_0 = A1L0;
JB1_q_a[16]_clock_1 = A1L0;
JB1_q_a[16]_clear_0 = GND;
JB1_q_a[16]_PORT_A_data_out = MEMORY(JB1_q_a[16]_PORT_A_data_in_reg, JB1_q_a[16]_PORT_B_data_in_reg, JB1_q_a[16]_PORT_A_address_reg, JB1_q_a[16]_PORT_B_address_reg, JB1_q_a[16]_PORT_A_write_enable_reg, JB1_q_a[16]_PORT_A_read_enable_reg, JB1_q_a[16]_PORT_B_write_enable_reg, JB1_q_a[16]_PORT_B_read_enable_reg, , , JB1_q_a[16]_clock_0, JB1_q_a[16]_clock_1, , , , , JB1_q_a[16]_clear_0, );
JB1_q_a[16] = JB1_q_a[16]_PORT_A_data_out[0];

--JB1_q_b[16] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[16]
JB1_q_b[16]_PORT_A_data_in = V1_sigout[16];
JB1_q_b[16]_PORT_A_data_in_reg = DFFE(JB1_q_b[16]_PORT_A_data_in, JB1_q_b[16]_clock_0, , , );
JB1_q_b[16]_PORT_B_data_in = KB1_ram_rom_data_reg[16];
JB1_q_b[16]_PORT_B_data_in_reg = DFFE(JB1_q_b[16]_PORT_B_data_in, JB1_q_b[16]_clock_1, , , );
JB1_q_b[16]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[16]_PORT_A_address_reg = DFFE(JB1_q_b[16]_PORT_A_address, JB1_q_b[16]_clock_0, , , );
JB1_q_b[16]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[16]_PORT_B_address_reg = DFFE(JB1_q_b[16]_PORT_B_address, JB1_q_b[16]_clock_1, , , );
JB1_q_b[16]_PORT_A_write_enable = Y1L39;
JB1_q_b[16]_PORT_A_write_enable_reg = DFFE(JB1_q_b[16]_PORT_A_write_enable, JB1_q_b[16]_clock_0, , , );
JB1_q_b[16]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[16]_PORT_A_read_enable_reg = DFFE(JB1_q_b[16]_PORT_A_read_enable, JB1_q_b[16]_clock_0, , , );
JB1_q_b[16]_PORT_B_write_enable = KB1L0;
JB1_q_b[16]_PORT_B_write_enable_reg = DFFE(JB1_q_b[16]_PORT_B_write_enable, JB1_q_b[16]_clock_1, , , );
JB1_q_b[16]_PORT_B_read_enable = VCC;
JB1_q_b[16]_PORT_B_read_enable_reg = DFFE(JB1_q_b[16]_PORT_B_read_enable, JB1_q_b[16]_clock_1, , , );
JB1_q_b[16]_clock_0 = A1L0;
JB1_q_b[16]_clock_1 = A1L0;
JB1_q_b[16]_clear_0 = GND;
JB1_q_b[16]_PORT_B_data_out = MEMORY(JB1_q_b[16]_PORT_A_data_in_reg, JB1_q_b[16]_PORT_B_data_in_reg, JB1_q_b[16]_PORT_A_address_reg, JB1_q_b[16]_PORT_B_address_reg, JB1_q_b[16]_PORT_A_write_enable_reg, JB1_q_b[16]_PORT_A_read_enable_reg, JB1_q_b[16]_PORT_B_write_enable_reg, JB1_q_b[16]_PORT_B_read_enable_reg, , , JB1_q_b[16]_clock_0, JB1_q_b[16]_clock_1, , , , , JB1_q_b[16]_clear_0, );
JB1_q_b[16] = JB1_q_b[16]_PORT_B_data_out[0];


--JB1_q_a[20] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[20]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[20]_PORT_A_data_in = V1_sigout[20];
JB1_q_a[20]_PORT_A_data_in_reg = DFFE(JB1_q_a[20]_PORT_A_data_in, JB1_q_a[20]_clock_0, , , );
JB1_q_a[20]_PORT_B_data_in = KB1_ram_rom_data_reg[20];
JB1_q_a[20]_PORT_B_data_in_reg = DFFE(JB1_q_a[20]_PORT_B_data_in, JB1_q_a[20]_clock_1, , , );
JB1_q_a[20]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[20]_PORT_A_address_reg = DFFE(JB1_q_a[20]_PORT_A_address, JB1_q_a[20]_clock_0, , , );
JB1_q_a[20]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[20]_PORT_B_address_reg = DFFE(JB1_q_a[20]_PORT_B_address, JB1_q_a[20]_clock_1, , , );
JB1_q_a[20]_PORT_A_write_enable = Y1L39;
JB1_q_a[20]_PORT_A_write_enable_reg = DFFE(JB1_q_a[20]_PORT_A_write_enable, JB1_q_a[20]_clock_0, , , );
JB1_q_a[20]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[20]_PORT_A_read_enable_reg = DFFE(JB1_q_a[20]_PORT_A_read_enable, JB1_q_a[20]_clock_0, , , );
JB1_q_a[20]_PORT_B_write_enable = KB1L0;
JB1_q_a[20]_PORT_B_write_enable_reg = DFFE(JB1_q_a[20]_PORT_B_write_enable, JB1_q_a[20]_clock_1, , , );
JB1_q_a[20]_PORT_B_read_enable = VCC;
JB1_q_a[20]_PORT_B_read_enable_reg = DFFE(JB1_q_a[20]_PORT_B_read_enable, JB1_q_a[20]_clock_1, , , );
JB1_q_a[20]_clock_0 = A1L0;
JB1_q_a[20]_clock_1 = A1L0;
JB1_q_a[20]_clear_0 = GND;
JB1_q_a[20]_PORT_A_data_out = MEMORY(JB1_q_a[20]_PORT_A_data_in_reg, JB1_q_a[20]_PORT_B_data_in_reg, JB1_q_a[20]_PORT_A_address_reg, JB1_q_a[20]_PORT_B_address_reg, JB1_q_a[20]_PORT_A_write_enable_reg, JB1_q_a[20]_PORT_A_read_enable_reg, JB1_q_a[20]_PORT_B_write_enable_reg, JB1_q_a[20]_PORT_B_read_enable_reg, , , JB1_q_a[20]_clock_0, JB1_q_a[20]_clock_1, , , , , JB1_q_a[20]_clear_0, );
JB1_q_a[20] = JB1_q_a[20]_PORT_A_data_out[0];

--JB1_q_b[20] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[20]
JB1_q_b[20]_PORT_A_data_in = V1_sigout[20];
JB1_q_b[20]_PORT_A_data_in_reg = DFFE(JB1_q_b[20]_PORT_A_data_in, JB1_q_b[20]_clock_0, , , );
JB1_q_b[20]_PORT_B_data_in = KB1_ram_rom_data_reg[20];
JB1_q_b[20]_PORT_B_data_in_reg = DFFE(JB1_q_b[20]_PORT_B_data_in, JB1_q_b[20]_clock_1, , , );
JB1_q_b[20]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[20]_PORT_A_address_reg = DFFE(JB1_q_b[20]_PORT_A_address, JB1_q_b[20]_clock_0, , , );
JB1_q_b[20]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[20]_PORT_B_address_reg = DFFE(JB1_q_b[20]_PORT_B_address, JB1_q_b[20]_clock_1, , , );
JB1_q_b[20]_PORT_A_write_enable = Y1L39;
JB1_q_b[20]_PORT_A_write_enable_reg = DFFE(JB1_q_b[20]_PORT_A_write_enable, JB1_q_b[20]_clock_0, , , );
JB1_q_b[20]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[20]_PORT_A_read_enable_reg = DFFE(JB1_q_b[20]_PORT_A_read_enable, JB1_q_b[20]_clock_0, , , );
JB1_q_b[20]_PORT_B_write_enable = KB1L0;
JB1_q_b[20]_PORT_B_write_enable_reg = DFFE(JB1_q_b[20]_PORT_B_write_enable, JB1_q_b[20]_clock_1, , , );
JB1_q_b[20]_PORT_B_read_enable = VCC;
JB1_q_b[20]_PORT_B_read_enable_reg = DFFE(JB1_q_b[20]_PORT_B_read_enable, JB1_q_b[20]_clock_1, , , );
JB1_q_b[20]_clock_0 = A1L0;
JB1_q_b[20]_clock_1 = A1L0;
JB1_q_b[20]_clear_0 = GND;
JB1_q_b[20]_PORT_B_data_out = MEMORY(JB1_q_b[20]_PORT_A_data_in_reg, JB1_q_b[20]_PORT_B_data_in_reg, JB1_q_b[20]_PORT_A_address_reg, JB1_q_b[20]_PORT_B_address_reg, JB1_q_b[20]_PORT_A_write_enable_reg, JB1_q_b[20]_PORT_A_read_enable_reg, JB1_q_b[20]_PORT_B_write_enable_reg, JB1_q_b[20]_PORT_B_read_enable_reg, , , JB1_q_b[20]_clock_0, JB1_q_b[20]_clock_1, , , , , JB1_q_b[20]_clear_0, );
JB1_q_b[20] = JB1_q_b[20]_PORT_B_data_out[0];


--JB1_q_a[24] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[24]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[24]_PORT_A_data_in = V1_sigout[24];
JB1_q_a[24]_PORT_A_data_in_reg = DFFE(JB1_q_a[24]_PORT_A_data_in, JB1_q_a[24]_clock_0, , , );
JB1_q_a[24]_PORT_B_data_in = KB1_ram_rom_data_reg[24];
JB1_q_a[24]_PORT_B_data_in_reg = DFFE(JB1_q_a[24]_PORT_B_data_in, JB1_q_a[24]_clock_1, , , );
JB1_q_a[24]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[24]_PORT_A_address_reg = DFFE(JB1_q_a[24]_PORT_A_address, JB1_q_a[24]_clock_0, , , );
JB1_q_a[24]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[24]_PORT_B_address_reg = DFFE(JB1_q_a[24]_PORT_B_address, JB1_q_a[24]_clock_1, , , );
JB1_q_a[24]_PORT_A_write_enable = Y1L39;
JB1_q_a[24]_PORT_A_write_enable_reg = DFFE(JB1_q_a[24]_PORT_A_write_enable, JB1_q_a[24]_clock_0, , , );
JB1_q_a[24]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[24]_PORT_A_read_enable_reg = DFFE(JB1_q_a[24]_PORT_A_read_enable, JB1_q_a[24]_clock_0, , , );
JB1_q_a[24]_PORT_B_write_enable = KB1L0;
JB1_q_a[24]_PORT_B_write_enable_reg = DFFE(JB1_q_a[24]_PORT_B_write_enable, JB1_q_a[24]_clock_1, , , );
JB1_q_a[24]_PORT_B_read_enable = VCC;
JB1_q_a[24]_PORT_B_read_enable_reg = DFFE(JB1_q_a[24]_PORT_B_read_enable, JB1_q_a[24]_clock_1, , , );
JB1_q_a[24]_clock_0 = A1L0;
JB1_q_a[24]_clock_1 = A1L0;
JB1_q_a[24]_clear_0 = GND;
JB1_q_a[24]_PORT_A_data_out = MEMORY(JB1_q_a[24]_PORT_A_data_in_reg, JB1_q_a[24]_PORT_B_data_in_reg, JB1_q_a[24]_PORT_A_address_reg, JB1_q_a[24]_PORT_B_address_reg, JB1_q_a[24]_PORT_A_write_enable_reg, JB1_q_a[24]_PORT_A_read_enable_reg, JB1_q_a[24]_PORT_B_write_enable_reg, JB1_q_a[24]_PORT_B_read_enable_reg, , , JB1_q_a[24]_clock_0, JB1_q_a[24]_clock_1, , , , , JB1_q_a[24]_clear_0, );
JB1_q_a[24] = JB1_q_a[24]_PORT_A_data_out[0];

--JB1_q_b[24] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[24]
JB1_q_b[24]_PORT_A_data_in = V1_sigout[24];
JB1_q_b[24]_PORT_A_data_in_reg = DFFE(JB1_q_b[24]_PORT_A_data_in, JB1_q_b[24]_clock_0, , , );
JB1_q_b[24]_PORT_B_data_in = KB1_ram_rom_data_reg[24];
JB1_q_b[24]_PORT_B_data_in_reg = DFFE(JB1_q_b[24]_PORT_B_data_in, JB1_q_b[24]_clock_1, , , );
JB1_q_b[24]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[24]_PORT_A_address_reg = DFFE(JB1_q_b[24]_PORT_A_address, JB1_q_b[24]_clock_0, , , );
JB1_q_b[24]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[24]_PORT_B_address_reg = DFFE(JB1_q_b[24]_PORT_B_address, JB1_q_b[24]_clock_1, , , );
JB1_q_b[24]_PORT_A_write_enable = Y1L39;
JB1_q_b[24]_PORT_A_write_enable_reg = DFFE(JB1_q_b[24]_PORT_A_write_enable, JB1_q_b[24]_clock_0, , , );
JB1_q_b[24]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[24]_PORT_A_read_enable_reg = DFFE(JB1_q_b[24]_PORT_A_read_enable, JB1_q_b[24]_clock_0, , , );
JB1_q_b[24]_PORT_B_write_enable = KB1L0;
JB1_q_b[24]_PORT_B_write_enable_reg = DFFE(JB1_q_b[24]_PORT_B_write_enable, JB1_q_b[24]_clock_1, , , );
JB1_q_b[24]_PORT_B_read_enable = VCC;
JB1_q_b[24]_PORT_B_read_enable_reg = DFFE(JB1_q_b[24]_PORT_B_read_enable, JB1_q_b[24]_clock_1, , , );
JB1_q_b[24]_clock_0 = A1L0;
JB1_q_b[24]_clock_1 = A1L0;
JB1_q_b[24]_clear_0 = GND;
JB1_q_b[24]_PORT_B_data_out = MEMORY(JB1_q_b[24]_PORT_A_data_in_reg, JB1_q_b[24]_PORT_B_data_in_reg, JB1_q_b[24]_PORT_A_address_reg, JB1_q_b[24]_PORT_B_address_reg, JB1_q_b[24]_PORT_A_write_enable_reg, JB1_q_b[24]_PORT_A_read_enable_reg, JB1_q_b[24]_PORT_B_write_enable_reg, JB1_q_b[24]_PORT_B_read_enable_reg, , , JB1_q_b[24]_clock_0, JB1_q_b[24]_clock_1, , , , , JB1_q_b[24]_clear_0, );
JB1_q_b[24] = JB1_q_b[24]_PORT_B_data_out[0];


--JB1_q_a[23] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[23]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[23]_PORT_A_data_in = V1_sigout[23];
JB1_q_a[23]_PORT_A_data_in_reg = DFFE(JB1_q_a[23]_PORT_A_data_in, JB1_q_a[23]_clock_0, , , );
JB1_q_a[23]_PORT_B_data_in = KB1_ram_rom_data_reg[23];
JB1_q_a[23]_PORT_B_data_in_reg = DFFE(JB1_q_a[23]_PORT_B_data_in, JB1_q_a[23]_clock_1, , , );
JB1_q_a[23]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[23]_PORT_A_address_reg = DFFE(JB1_q_a[23]_PORT_A_address, JB1_q_a[23]_clock_0, , , );
JB1_q_a[23]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[23]_PORT_B_address_reg = DFFE(JB1_q_a[23]_PORT_B_address, JB1_q_a[23]_clock_1, , , );
JB1_q_a[23]_PORT_A_write_enable = Y1L39;
JB1_q_a[23]_PORT_A_write_enable_reg = DFFE(JB1_q_a[23]_PORT_A_write_enable, JB1_q_a[23]_clock_0, , , );
JB1_q_a[23]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[23]_PORT_A_read_enable_reg = DFFE(JB1_q_a[23]_PORT_A_read_enable, JB1_q_a[23]_clock_0, , , );
JB1_q_a[23]_PORT_B_write_enable = KB1L0;
JB1_q_a[23]_PORT_B_write_enable_reg = DFFE(JB1_q_a[23]_PORT_B_write_enable, JB1_q_a[23]_clock_1, , , );
JB1_q_a[23]_PORT_B_read_enable = VCC;
JB1_q_a[23]_PORT_B_read_enable_reg = DFFE(JB1_q_a[23]_PORT_B_read_enable, JB1_q_a[23]_clock_1, , , );
JB1_q_a[23]_clock_0 = A1L0;
JB1_q_a[23]_clock_1 = A1L0;
JB1_q_a[23]_clear_0 = GND;
JB1_q_a[23]_PORT_A_data_out = MEMORY(JB1_q_a[23]_PORT_A_data_in_reg, JB1_q_a[23]_PORT_B_data_in_reg, JB1_q_a[23]_PORT_A_address_reg, JB1_q_a[23]_PORT_B_address_reg, JB1_q_a[23]_PORT_A_write_enable_reg, JB1_q_a[23]_PORT_A_read_enable_reg, JB1_q_a[23]_PORT_B_write_enable_reg, JB1_q_a[23]_PORT_B_read_enable_reg, , , JB1_q_a[23]_clock_0, JB1_q_a[23]_clock_1, , , , , JB1_q_a[23]_clear_0, );
JB1_q_a[23] = JB1_q_a[23]_PORT_A_data_out[0];

--JB1_q_b[23] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[23]
JB1_q_b[23]_PORT_A_data_in = V1_sigout[23];
JB1_q_b[23]_PORT_A_data_in_reg = DFFE(JB1_q_b[23]_PORT_A_data_in, JB1_q_b[23]_clock_0, , , );
JB1_q_b[23]_PORT_B_data_in = KB1_ram_rom_data_reg[23];
JB1_q_b[23]_PORT_B_data_in_reg = DFFE(JB1_q_b[23]_PORT_B_data_in, JB1_q_b[23]_clock_1, , , );
JB1_q_b[23]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[23]_PORT_A_address_reg = DFFE(JB1_q_b[23]_PORT_A_address, JB1_q_b[23]_clock_0, , , );
JB1_q_b[23]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[23]_PORT_B_address_reg = DFFE(JB1_q_b[23]_PORT_B_address, JB1_q_b[23]_clock_1, , , );
JB1_q_b[23]_PORT_A_write_enable = Y1L39;
JB1_q_b[23]_PORT_A_write_enable_reg = DFFE(JB1_q_b[23]_PORT_A_write_enable, JB1_q_b[23]_clock_0, , , );
JB1_q_b[23]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[23]_PORT_A_read_enable_reg = DFFE(JB1_q_b[23]_PORT_A_read_enable, JB1_q_b[23]_clock_0, , , );
JB1_q_b[23]_PORT_B_write_enable = KB1L0;
JB1_q_b[23]_PORT_B_write_enable_reg = DFFE(JB1_q_b[23]_PORT_B_write_enable, JB1_q_b[23]_clock_1, , , );
JB1_q_b[23]_PORT_B_read_enable = VCC;
JB1_q_b[23]_PORT_B_read_enable_reg = DFFE(JB1_q_b[23]_PORT_B_read_enable, JB1_q_b[23]_clock_1, , , );
JB1_q_b[23]_clock_0 = A1L0;
JB1_q_b[23]_clock_1 = A1L0;
JB1_q_b[23]_clear_0 = GND;
JB1_q_b[23]_PORT_B_data_out = MEMORY(JB1_q_b[23]_PORT_A_data_in_reg, JB1_q_b[23]_PORT_B_data_in_reg, JB1_q_b[23]_PORT_A_address_reg, JB1_q_b[23]_PORT_B_address_reg, JB1_q_b[23]_PORT_A_write_enable_reg, JB1_q_b[23]_PORT_A_read_enable_reg, JB1_q_b[23]_PORT_B_write_enable_reg, JB1_q_b[23]_PORT_B_read_enable_reg, , , JB1_q_b[23]_clock_0, JB1_q_b[23]_clock_1, , , , , JB1_q_b[23]_clear_0, );
JB1_q_b[23] = JB1_q_b[23]_PORT_B_data_out[0];


--JB1_q_a[22] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[22]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[22]_PORT_A_data_in = V1_sigout[22];
JB1_q_a[22]_PORT_A_data_in_reg = DFFE(JB1_q_a[22]_PORT_A_data_in, JB1_q_a[22]_clock_0, , , );
JB1_q_a[22]_PORT_B_data_in = KB1_ram_rom_data_reg[22];
JB1_q_a[22]_PORT_B_data_in_reg = DFFE(JB1_q_a[22]_PORT_B_data_in, JB1_q_a[22]_clock_1, , , );
JB1_q_a[22]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[22]_PORT_A_address_reg = DFFE(JB1_q_a[22]_PORT_A_address, JB1_q_a[22]_clock_0, , , );
JB1_q_a[22]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[22]_PORT_B_address_reg = DFFE(JB1_q_a[22]_PORT_B_address, JB1_q_a[22]_clock_1, , , );
JB1_q_a[22]_PORT_A_write_enable = Y1L39;
JB1_q_a[22]_PORT_A_write_enable_reg = DFFE(JB1_q_a[22]_PORT_A_write_enable, JB1_q_a[22]_clock_0, , , );
JB1_q_a[22]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[22]_PORT_A_read_enable_reg = DFFE(JB1_q_a[22]_PORT_A_read_enable, JB1_q_a[22]_clock_0, , , );
JB1_q_a[22]_PORT_B_write_enable = KB1L0;
JB1_q_a[22]_PORT_B_write_enable_reg = DFFE(JB1_q_a[22]_PORT_B_write_enable, JB1_q_a[22]_clock_1, , , );
JB1_q_a[22]_PORT_B_read_enable = VCC;
JB1_q_a[22]_PORT_B_read_enable_reg = DFFE(JB1_q_a[22]_PORT_B_read_enable, JB1_q_a[22]_clock_1, , , );
JB1_q_a[22]_clock_0 = A1L0;
JB1_q_a[22]_clock_1 = A1L0;
JB1_q_a[22]_clear_0 = GND;
JB1_q_a[22]_PORT_A_data_out = MEMORY(JB1_q_a[22]_PORT_A_data_in_reg, JB1_q_a[22]_PORT_B_data_in_reg, JB1_q_a[22]_PORT_A_address_reg, JB1_q_a[22]_PORT_B_address_reg, JB1_q_a[22]_PORT_A_write_enable_reg, JB1_q_a[22]_PORT_A_read_enable_reg, JB1_q_a[22]_PORT_B_write_enable_reg, JB1_q_a[22]_PORT_B_read_enable_reg, , , JB1_q_a[22]_clock_0, JB1_q_a[22]_clock_1, , , , , JB1_q_a[22]_clear_0, );
JB1_q_a[22] = JB1_q_a[22]_PORT_A_data_out[0];

--JB1_q_b[22] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[22]
JB1_q_b[22]_PORT_A_data_in = V1_sigout[22];
JB1_q_b[22]_PORT_A_data_in_reg = DFFE(JB1_q_b[22]_PORT_A_data_in, JB1_q_b[22]_clock_0, , , );
JB1_q_b[22]_PORT_B_data_in = KB1_ram_rom_data_reg[22];
JB1_q_b[22]_PORT_B_data_in_reg = DFFE(JB1_q_b[22]_PORT_B_data_in, JB1_q_b[22]_clock_1, , , );
JB1_q_b[22]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[22]_PORT_A_address_reg = DFFE(JB1_q_b[22]_PORT_A_address, JB1_q_b[22]_clock_0, , , );
JB1_q_b[22]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[22]_PORT_B_address_reg = DFFE(JB1_q_b[22]_PORT_B_address, JB1_q_b[22]_clock_1, , , );
JB1_q_b[22]_PORT_A_write_enable = Y1L39;
JB1_q_b[22]_PORT_A_write_enable_reg = DFFE(JB1_q_b[22]_PORT_A_write_enable, JB1_q_b[22]_clock_0, , , );
JB1_q_b[22]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[22]_PORT_A_read_enable_reg = DFFE(JB1_q_b[22]_PORT_A_read_enable, JB1_q_b[22]_clock_0, , , );
JB1_q_b[22]_PORT_B_write_enable = KB1L0;
JB1_q_b[22]_PORT_B_write_enable_reg = DFFE(JB1_q_b[22]_PORT_B_write_enable, JB1_q_b[22]_clock_1, , , );
JB1_q_b[22]_PORT_B_read_enable = VCC;
JB1_q_b[22]_PORT_B_read_enable_reg = DFFE(JB1_q_b[22]_PORT_B_read_enable, JB1_q_b[22]_clock_1, , , );
JB1_q_b[22]_clock_0 = A1L0;
JB1_q_b[22]_clock_1 = A1L0;
JB1_q_b[22]_clear_0 = GND;
JB1_q_b[22]_PORT_B_data_out = MEMORY(JB1_q_b[22]_PORT_A_data_in_reg, JB1_q_b[22]_PORT_B_data_in_reg, JB1_q_b[22]_PORT_A_address_reg, JB1_q_b[22]_PORT_B_address_reg, JB1_q_b[22]_PORT_A_write_enable_reg, JB1_q_b[22]_PORT_A_read_enable_reg, JB1_q_b[22]_PORT_B_write_enable_reg, JB1_q_b[22]_PORT_B_read_enable_reg, , , JB1_q_b[22]_clock_0, JB1_q_b[22]_clock_1, , , , , JB1_q_b[22]_clear_0, );
JB1_q_b[22] = JB1_q_b[22]_PORT_B_data_out[0];


--JB1_q_a[21] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[21]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[21]_PORT_A_data_in = V1_sigout[21];
JB1_q_a[21]_PORT_A_data_in_reg = DFFE(JB1_q_a[21]_PORT_A_data_in, JB1_q_a[21]_clock_0, , , );
JB1_q_a[21]_PORT_B_data_in = KB1_ram_rom_data_reg[21];
JB1_q_a[21]_PORT_B_data_in_reg = DFFE(JB1_q_a[21]_PORT_B_data_in, JB1_q_a[21]_clock_1, , , );
JB1_q_a[21]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[21]_PORT_A_address_reg = DFFE(JB1_q_a[21]_PORT_A_address, JB1_q_a[21]_clock_0, , , );
JB1_q_a[21]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[21]_PORT_B_address_reg = DFFE(JB1_q_a[21]_PORT_B_address, JB1_q_a[21]_clock_1, , , );
JB1_q_a[21]_PORT_A_write_enable = Y1L39;
JB1_q_a[21]_PORT_A_write_enable_reg = DFFE(JB1_q_a[21]_PORT_A_write_enable, JB1_q_a[21]_clock_0, , , );
JB1_q_a[21]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[21]_PORT_A_read_enable_reg = DFFE(JB1_q_a[21]_PORT_A_read_enable, JB1_q_a[21]_clock_0, , , );
JB1_q_a[21]_PORT_B_write_enable = KB1L0;
JB1_q_a[21]_PORT_B_write_enable_reg = DFFE(JB1_q_a[21]_PORT_B_write_enable, JB1_q_a[21]_clock_1, , , );
JB1_q_a[21]_PORT_B_read_enable = VCC;
JB1_q_a[21]_PORT_B_read_enable_reg = DFFE(JB1_q_a[21]_PORT_B_read_enable, JB1_q_a[21]_clock_1, , , );
JB1_q_a[21]_clock_0 = A1L0;
JB1_q_a[21]_clock_1 = A1L0;
JB1_q_a[21]_clear_0 = GND;
JB1_q_a[21]_PORT_A_data_out = MEMORY(JB1_q_a[21]_PORT_A_data_in_reg, JB1_q_a[21]_PORT_B_data_in_reg, JB1_q_a[21]_PORT_A_address_reg, JB1_q_a[21]_PORT_B_address_reg, JB1_q_a[21]_PORT_A_write_enable_reg, JB1_q_a[21]_PORT_A_read_enable_reg, JB1_q_a[21]_PORT_B_write_enable_reg, JB1_q_a[21]_PORT_B_read_enable_reg, , , JB1_q_a[21]_clock_0, JB1_q_a[21]_clock_1, , , , , JB1_q_a[21]_clear_0, );
JB1_q_a[21] = JB1_q_a[21]_PORT_A_data_out[0];

--JB1_q_b[21] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[21]
JB1_q_b[21]_PORT_A_data_in = V1_sigout[21];
JB1_q_b[21]_PORT_A_data_in_reg = DFFE(JB1_q_b[21]_PORT_A_data_in, JB1_q_b[21]_clock_0, , , );
JB1_q_b[21]_PORT_B_data_in = KB1_ram_rom_data_reg[21];
JB1_q_b[21]_PORT_B_data_in_reg = DFFE(JB1_q_b[21]_PORT_B_data_in, JB1_q_b[21]_clock_1, , , );
JB1_q_b[21]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[21]_PORT_A_address_reg = DFFE(JB1_q_b[21]_PORT_A_address, JB1_q_b[21]_clock_0, , , );
JB1_q_b[21]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[21]_PORT_B_address_reg = DFFE(JB1_q_b[21]_PORT_B_address, JB1_q_b[21]_clock_1, , , );
JB1_q_b[21]_PORT_A_write_enable = Y1L39;
JB1_q_b[21]_PORT_A_write_enable_reg = DFFE(JB1_q_b[21]_PORT_A_write_enable, JB1_q_b[21]_clock_0, , , );
JB1_q_b[21]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[21]_PORT_A_read_enable_reg = DFFE(JB1_q_b[21]_PORT_A_read_enable, JB1_q_b[21]_clock_0, , , );
JB1_q_b[21]_PORT_B_write_enable = KB1L0;
JB1_q_b[21]_PORT_B_write_enable_reg = DFFE(JB1_q_b[21]_PORT_B_write_enable, JB1_q_b[21]_clock_1, , , );
JB1_q_b[21]_PORT_B_read_enable = VCC;
JB1_q_b[21]_PORT_B_read_enable_reg = DFFE(JB1_q_b[21]_PORT_B_read_enable, JB1_q_b[21]_clock_1, , , );
JB1_q_b[21]_clock_0 = A1L0;
JB1_q_b[21]_clock_1 = A1L0;
JB1_q_b[21]_clear_0 = GND;
JB1_q_b[21]_PORT_B_data_out = MEMORY(JB1_q_b[21]_PORT_A_data_in_reg, JB1_q_b[21]_PORT_B_data_in_reg, JB1_q_b[21]_PORT_A_address_reg, JB1_q_b[21]_PORT_B_address_reg, JB1_q_b[21]_PORT_A_write_enable_reg, JB1_q_b[21]_PORT_A_read_enable_reg, JB1_q_b[21]_PORT_B_write_enable_reg, JB1_q_b[21]_PORT_B_read_enable_reg, , , JB1_q_b[21]_clock_0, JB1_q_b[21]_clock_1, , , , , JB1_q_b[21]_clear_0, );
JB1_q_b[21] = JB1_q_b[21]_PORT_B_data_out[0];


--JB1_q_a[25] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_a[25]
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 256, Port A Width: 1, Port B Depth: 256, Port B Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32, Port B Logical Depth: 256, Port B Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered, Port B Input: Registered, Port B Output: Un-registered
JB1_q_a[25]_PORT_A_data_in = V1_sigout[25];
JB1_q_a[25]_PORT_A_data_in_reg = DFFE(JB1_q_a[25]_PORT_A_data_in, JB1_q_a[25]_clock_0, , , );
JB1_q_a[25]_PORT_B_data_in = KB1_ram_rom_data_reg[25];
JB1_q_a[25]_PORT_B_data_in_reg = DFFE(JB1_q_a[25]_PORT_B_data_in, JB1_q_a[25]_clock_1, , , );
JB1_q_a[25]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_a[25]_PORT_A_address_reg = DFFE(JB1_q_a[25]_PORT_A_address, JB1_q_a[25]_clock_0, , , );
JB1_q_a[25]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_a[25]_PORT_B_address_reg = DFFE(JB1_q_a[25]_PORT_B_address, JB1_q_a[25]_clock_1, , , );
JB1_q_a[25]_PORT_A_write_enable = Y1L39;
JB1_q_a[25]_PORT_A_write_enable_reg = DFFE(JB1_q_a[25]_PORT_A_write_enable, JB1_q_a[25]_clock_0, , , );
JB1_q_a[25]_PORT_A_read_enable = C1_WideOr3;
JB1_q_a[25]_PORT_A_read_enable_reg = DFFE(JB1_q_a[25]_PORT_A_read_enable, JB1_q_a[25]_clock_0, , , );
JB1_q_a[25]_PORT_B_write_enable = KB1L0;
JB1_q_a[25]_PORT_B_write_enable_reg = DFFE(JB1_q_a[25]_PORT_B_write_enable, JB1_q_a[25]_clock_1, , , );
JB1_q_a[25]_PORT_B_read_enable = VCC;
JB1_q_a[25]_PORT_B_read_enable_reg = DFFE(JB1_q_a[25]_PORT_B_read_enable, JB1_q_a[25]_clock_1, , , );
JB1_q_a[25]_clock_0 = A1L0;
JB1_q_a[25]_clock_1 = A1L0;
JB1_q_a[25]_clear_0 = GND;
JB1_q_a[25]_PORT_A_data_out = MEMORY(JB1_q_a[25]_PORT_A_data_in_reg, JB1_q_a[25]_PORT_B_data_in_reg, JB1_q_a[25]_PORT_A_address_reg, JB1_q_a[25]_PORT_B_address_reg, JB1_q_a[25]_PORT_A_write_enable_reg, JB1_q_a[25]_PORT_A_read_enable_reg, JB1_q_a[25]_PORT_B_write_enable_reg, JB1_q_a[25]_PORT_B_read_enable_reg, , , JB1_q_a[25]_clock_0, JB1_q_a[25]_clock_1, , , , , JB1_q_a[25]_clear_0, );
JB1_q_a[25] = JB1_q_a[25]_PORT_A_data_out[0];

--JB1_q_b[25] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|altsyncram_r5r2:altsyncram1|q_b[25]
JB1_q_b[25]_PORT_A_data_in = V1_sigout[25];
JB1_q_b[25]_PORT_A_data_in_reg = DFFE(JB1_q_b[25]_PORT_A_data_in, JB1_q_b[25]_clock_0, , , );
JB1_q_b[25]_PORT_B_data_in = KB1_ram_rom_data_reg[25];
JB1_q_b[25]_PORT_B_data_in_reg = DFFE(JB1_q_b[25]_PORT_B_data_in, JB1_q_b[25]_clock_1, , , );
JB1_q_b[25]_PORT_A_address = BUS(X1L0, X1L0, X1L0, X1L0, X1L0, X1L0, A1L0, A1L0);
JB1_q_b[25]_PORT_A_address_reg = DFFE(JB1_q_b[25]_PORT_A_address, JB1_q_b[25]_clock_0, , , );
JB1_q_b[25]_PORT_B_address = BUS(KB1_ram_rom_addr_reg[0], KB1_ram_rom_addr_reg[1], KB1_ram_rom_addr_reg[2], KB1_ram_rom_addr_reg[3], KB1_ram_rom_addr_reg[4], KB1_ram_rom_addr_reg[5], KB1_ram_rom_addr_reg[6], KB1_ram_rom_addr_reg[7]);
JB1_q_b[25]_PORT_B_address_reg = DFFE(JB1_q_b[25]_PORT_B_address, JB1_q_b[25]_clock_1, , , );
JB1_q_b[25]_PORT_A_write_enable = Y1L39;
JB1_q_b[25]_PORT_A_write_enable_reg = DFFE(JB1_q_b[25]_PORT_A_write_enable, JB1_q_b[25]_clock_0, , , );
JB1_q_b[25]_PORT_A_read_enable = C1_WideOr3;
JB1_q_b[25]_PORT_A_read_enable_reg = DFFE(JB1_q_b[25]_PORT_A_read_enable, JB1_q_b[25]_clock_0, , , );
JB1_q_b[25]_PORT_B_write_enable = KB1L0;
JB1_q_b[25]_PORT_B_write_enable_reg = DFFE(JB1_q_b[25]_PORT_B_write_enable, JB1_q_b[25]_clock_1, , , );
JB1_q_b[25]_PORT_B_read_enable = VCC;
JB1_q_b[25]_PORT_B_read_enable_reg = DFFE(JB1_q_b[25]_PORT_B_read_enable, JB1_q_b[25]_clock_1, , , );
JB1_q_b[25]_clock_0 = A1L0;
JB1_q_b[25]_clock_1 = A1L0;
JB1_q_b[25]_clear_0 = GND;
JB1_q_b[25]_PORT_B_data_out = MEMORY(JB1_q_b[25]_PORT_A_data_in_reg, JB1_q_b[25]_PORT_B_data_in_reg, JB1_q_b[25]_PORT_A_address_reg, JB1_q_b[25]_PORT_B_address_reg, JB1_q_b[25]_PORT_A_write_enable_reg, JB1_q_b[25]_PORT_A_read_enable_reg, JB1_q_b[25]_PORT_B_write_enable_reg, JB1_q_b[25]_PORT_B_read_enable_reg, , , JB1_q_b[25]_clock_0, JB1_q_b[25]_clock_1, , , , , JB1_q_b[25]_clear_0, );
JB1_q_b[25] = JB1_q_b[25]_PORT_B_data_out[0];


--V1_sigout[0] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[0]
--register power-up is low

V1_sigout[0] = DFFEAS(V1_sigout[0], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[1] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[1]
--register power-up is low

V1_sigout[1] = DFFEAS(V1_sigout[1], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[2] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[2]
--register power-up is low

V1_sigout[2] = DFFEAS(V1_sigout[2], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[3] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[3]
--register power-up is low

V1_sigout[3] = DFFEAS(V1_sigout[3], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[4] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[4]
--register power-up is low

V1_sigout[4] = DFFEAS(V1_sigout[4], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[5] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[5]
--register power-up is low

V1_sigout[5] = DFFEAS(V1_sigout[5], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[6] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[6]
--register power-up is low

V1_sigout[6] = DFFEAS(V1_sigout[6], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[7] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[7]
--register power-up is low

V1_sigout[7] = DFFEAS(V1_sigout[7], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[8] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[8]
--register power-up is low

V1_sigout[8] = DFFEAS(V1_sigout[8], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[9] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[9]
--register power-up is low

V1_sigout[9] = DFFEAS(V1_sigout[9], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[10] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[10]
--register power-up is low

V1_sigout[10] = DFFEAS(V1_sigout[10], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[11] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[11]
--register power-up is low

V1_sigout[11] = DFFEAS(V1_sigout[11], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[12] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[12]
--register power-up is low

V1_sigout[12] = DFFEAS(V1_sigout[12], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[13] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[13]
--register power-up is low

V1_sigout[13] = DFFEAS(V1_sigout[13], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[14] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[14]
--register power-up is low

V1_sigout[14] = DFFEAS(V1_sigout[14], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[15] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[15]
--register power-up is low

V1_sigout[15] = DFFEAS(V1_sigout[15], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[16] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[16]
--register power-up is low

V1_sigout[16] = DFFEAS(V1_sigout[16], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[17] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[17]
--register power-up is low

V1_sigout[17] = DFFEAS(V1_sigout[17], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[18] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[18]
--register power-up is low

V1_sigout[18] = DFFEAS(V1_sigout[18], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[19] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[19]
--register power-up is low

V1_sigout[19] = DFFEAS(V1_sigout[19], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[20] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[20]
--register power-up is low

V1_sigout[20] = DFFEAS(V1_sigout[20], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[21] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[21]
--register power-up is low

V1_sigout[21] = DFFEAS(V1_sigout[21], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[22] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[22]
--register power-up is low

V1_sigout[22] = DFFEAS(V1_sigout[22], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[23] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[23]
--register power-up is low

V1_sigout[23] = DFFEAS(V1_sigout[23], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[24] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[24]
--register power-up is low

V1_sigout[24] = DFFEAS(V1_sigout[24], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[25] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[25]
--register power-up is low

V1_sigout[25] = DFFEAS(V1_sigout[25], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[26] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[26]
--register power-up is low

V1_sigout[26] = DFFEAS(V1_sigout[26], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[27] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[27]
--register power-up is low

V1_sigout[27] = DFFEAS(V1_sigout[27], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[28] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[28]
--register power-up is low

V1_sigout[28] = DFFEAS(V1_sigout[28], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[29] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[29]
--register power-up is low

V1_sigout[29] = DFFEAS(V1_sigout[29], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[30] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[30]
--register power-up is low

V1_sigout[30] = DFFEAS(V1_sigout[30], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--V1_sigout[31] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:outport|sigout[31]
--register power-up is low

V1_sigout[31] = DFFEAS(V1_sigout[31], A1L0,  ,  , Y1L0,  ,  ,  ,  );


--KB1_is_in_use_reg is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg
--register power-up is low

KB1_is_in_use_reg = AMPP_FUNCTION(A1L0, KB1L0, !N1_clr_reg);


--KB1_ir_loaded_address_reg[0] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]
--register power-up is low

KB1_ir_loaded_address_reg[0] = AMPP_FUNCTION(A1L0, KB1_ram_rom_addr_reg[0], !KB1L0, KB1L0);


--KB1_ir_loaded_address_reg[1] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]
--register power-up is low

KB1_ir_loaded_address_reg[1] = AMPP_FUNCTION(A1L0, KB1_ram_rom_addr_reg[1], !KB1L0, KB1L0);


--KB1_ir_loaded_address_reg[2] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]
--register power-up is low

KB1_ir_loaded_address_reg[2] = AMPP_FUNCTION(A1L0, KB1_ram_rom_addr_reg[2], !KB1L0, KB1L0);


--KB1_ir_loaded_address_reg[3] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]
--register power-up is low

KB1_ir_loaded_address_reg[3] = AMPP_FUNCTION(A1L0, KB1_ram_rom_addr_reg[3], !KB1L0, KB1L0);


--KB1_ir_loaded_address_reg[4] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[4]
--register power-up is low

KB1_ir_loaded_address_reg[4] = AMPP_FUNCTION(A1L0, KB1_ram_rom_addr_reg[4], !KB1L0, KB1L0);


--KB1_ir_loaded_address_reg[5] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[5]
--register power-up is low

KB1_ir_loaded_address_reg[5] = AMPP_FUNCTION(A1L0, KB1_ram_rom_addr_reg[5], !KB1L0, KB1L0);


--KB1_ir_loaded_address_reg[6] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[6]
--register power-up is low

KB1_ir_loaded_address_reg[6] = AMPP_FUNCTION(A1L0, KB1_ram_rom_addr_reg[6], !KB1L0, KB1L0);


--P1_WORD_SR[0] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]
--register power-up is low

P1_WORD_SR[0] = AMPP_FUNCTION(A1L0, P1L0, P1L0);


--KB1_ram_rom_data_reg[0] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]
--register power-up is low

KB1_ram_rom_data_reg[0] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_bypass_reg_out is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out
--register power-up is low

KB1_bypass_reg_out = AMPP_FUNCTION(A1L0, KB1L0, !N1_clr_reg);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_1~0
KB1L0 = AMPP_FUNCTION(N1_irf_reg[1][1], N1_irf_reg[1][2]);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|adapted_tdo~0
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_data_reg[0], KB1_bypass_reg_out, KB1L0, N1_irf_reg[1][5]);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|adapted_tdo~1
KB1L0 = AMPP_FUNCTION(P1_WORD_SR[0], KB1L0, N1_irf_reg[1][0]);


--V1_sigout[0] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[0]
--register power-up is low

V1_sigout[0] = DFFEAS(Z1_rd_data1[0], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--C1_state.memaccess_SW is MIPS_controller:controllercircuit|state.memaccess_SW
--register power-up is low

C1_state.memaccess_SW = DFFEAS(C1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--C1_state.store_inregisterfile_lw is MIPS_controller:controllercircuit|state.store_inregisterfile_lw
--register power-up is low

C1_state.store_inregisterfile_lw = DFFEAS(C1_state.memaccess_lw, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[2] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[2]
--register power-up is low

V1_sigout[2] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[2] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[2]
--register power-up is low

V1_sigout[2] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--W1_signextend[4] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[4]
--register power-up is low

W1_signextend[4] = DFFEAS(V1_sigout[4], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--W1_instructiontype[5] is datapath:datapathcircuit|instruction_register:instructionregister|instructiontype[5]
--register power-up is low

W1_instructiontype[5] = DFFEAS(V1_sigout[31], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--C1_state.compute_R is MIPS_controller:controllercircuit|state.compute_R
--register power-up is low

C1_state.compute_R = DFFEAS(C1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--C1_state.compute_I is MIPS_controller:controllercircuit|state.compute_I
--register power-up is low

C1_state.compute_I = DFFEAS(C1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--W1_instructiontype[2] is datapath:datapathcircuit|instruction_register:instructionregister|instructiontype[2]
--register power-up is low

W1_instructiontype[2] = DFFEAS(V1_sigout[28], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|alu_lo_hi[0]~0
U1L0 = (W1_instructiontype[5] & (!C1_state.compute_R & (!C1_state.compute_I))) # (!W1_instructiontype[5] & (((!C1_state.compute_R & !C1_state.compute_I)) # (!W1_instructiontype[2])));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[4]~27
U1L0 = (!C1_state.compute_R & !C1_state.compute_I);


--W1_instructiontype[3] is datapath:datapathcircuit|instruction_register:instructionregister|instructiontype[3]
--register power-up is low

W1_instructiontype[3] = DFFEAS(V1_sigout[29], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--W1_instructiontype[4] is datapath:datapathcircuit|instruction_register:instructionregister|instructiontype[4]
--register power-up is low

W1_instructiontype[4] = DFFEAS(V1_sigout[30], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|Equal0~0
U1L0 = (U1L0 & ((U1L0) # ((!W1_instructiontype[3] & !W1_instructiontype[4]))));


--W1_instructiontype[0] is datapath:datapathcircuit|instruction_register:instructionregister|instructiontype[0]
--register power-up is low

W1_instructiontype[0] = DFFEAS(V1_sigout[26], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--W1_instructiontype[1] is datapath:datapathcircuit|instruction_register:instructionregister|instructiontype[1]
--register power-up is low

W1_instructiontype[1] = DFFEAS(V1_sigout[27], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|Equal0~1
U1L0 = (U1L0 & ((U1L0) # ((!W1_instructiontype[0] & !W1_instructiontype[1]))));


--W1_signextend[1] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[1]
--register power-up is low

W1_signextend[1] = DFFEAS(V1_sigout[1], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--W1_signextend[0] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[0]
--register power-up is low

W1_signextend[0] = DFFEAS(V1_sigout[0], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--W1_signextend[2] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[2]
--register power-up is low

W1_signextend[2] = DFFEAS(V1_sigout[2], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--W1_signextend[5] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[5]
--register power-up is low

W1_signextend[5] = DFFEAS(V1_sigout[5], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~28
U1L0 = (!W1_signextend[1] & (!W1_signextend[0] & (!W1_signextend[2] & !W1_signextend[5])));


--W1_signextend[3] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[3]
--register power-up is low

W1_signextend[3] = DFFEAS(V1_sigout[3], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|alu_lo_hi[1]~1
U1L0 = (W1_signextend[4] & (U1L0 & (U1L0 & !W1_signextend[3])));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|alu_lo_hi[0]~2
U1L0 = (!U1L0 & ((W1_instructiontype[3] & (W1_instructiontype[0] & !W1_instructiontype[4])) # (!W1_instructiontype[3] & (!W1_instructiontype[0] & W1_instructiontype[4]))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|Equal8~0
U1L0 = (!W1_signextend[0] & (!W1_signextend[2] & !W1_signextend[5]));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|Equal1~0
U1L0 = (W1_signextend[0] & (W1_signextend[5] & (!W1_signextend[1] & !W1_signextend[2])));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|alu_lo_hi~3
U1L0 = U1L0 $ (((!W1_signextend[3] & (!W1_signextend[4] & U1L0))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|alu_lo_hi[0]~4
U1L0 = (U1L0 & (((!C1_state.compute_R & !C1_state.compute_I)) # (!W1_instructiontype[1])));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|alu_lo_hi[0]~5
U1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & (U1L0 & ((U1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux29~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[2])) # (!U1L0 & ((V1_sigout[2])))));


--V1_sigout[2] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[2]
--register power-up is low

V1_sigout[2] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux29~1
T1L0 = (T1L0) # ((V1_sigout[2] & (U1L0 & !U1L0)));


--V1_sigout[2] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[2]
--register power-up is low

V1_sigout[2] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--C1_state.memaccess_lw is MIPS_controller:controllercircuit|state.memaccess_lw
--register power-up is low

C1_state.memaccess_lw = DFFEAS(C1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--C1_WideOr2 is MIPS_controller:controllercircuit|WideOr2
C1_WideOr2 = (C1_state.memaccess_SW) # ((C1_state.store_inregisterfile_lw) # (C1_state.memaccess_lw));


--X1L0 is datapath:datapathcircuit|mux2to1:programcountermux|y[2]~0
X1L0 = (C1_WideOr2 & (T1L0)) # (!C1_WideOr2 & ((V1_sigout[2])));


--V1_sigout[9] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[9]
--register power-up is low

V1_sigout[9] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[9] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[9]
--register power-up is low

V1_sigout[9] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[9] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[9]
--register power-up is low

V1_sigout[9] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux22~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[9])) # (!U1L0 & ((V1_sigout[9])))));


--V1_sigout[9] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[9]
--register power-up is low

V1_sigout[9] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux22~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[9] & !U1L0)));


--V1_sigout[21] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[21]
--register power-up is low

V1_sigout[21] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[21] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[21]
--register power-up is low

V1_sigout[21] = DFFEAS(S1L42, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux10~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[21])) # (!U1L0 & ((V1_sigout[21])))));


--V1_sigout[21] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[21]
--register power-up is low

V1_sigout[21] = DFFEAS(S1L42, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux10~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[21] & !U1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~0
Y1L0 = (C1_WideOr2 & (((T1L0 & !T1L0)))) # (!C1_WideOr2 & (V1_sigout[9]));


--V1_sigout[3] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[3]
--register power-up is low

V1_sigout[3] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[3] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[3]
--register power-up is low

V1_sigout[3] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux28~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[3])) # (!U1L0 & ((V1_sigout[3])))));


--V1_sigout[3] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[3]
--register power-up is low

V1_sigout[3] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux28~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[3] & !U1L0)));


--V1_sigout[3] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[3]
--register power-up is low

V1_sigout[3] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:programcountermux|y[3]~1
X1L0 = (C1_WideOr2 & (T1L0)) # (!C1_WideOr2 & ((V1_sigout[3])));


--V1_sigout[20] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[20]
--register power-up is low

V1_sigout[20] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[20] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[20]
--register power-up is low

V1_sigout[20] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux11~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[20])) # (!U1L0 & ((V1_sigout[20])))));


--V1_sigout[20] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[20]
--register power-up is low

V1_sigout[20] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux11~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[20] & !U1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~1
Y1L0 = (Y1L0 & (X1L0 & ((!T1L0) # (!C1_WideOr2))));


--V1_sigout[4] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[4]
--register power-up is low

V1_sigout[4] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[4] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[4]
--register power-up is low

V1_sigout[4] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[4] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[4]
--register power-up is low

V1_sigout[4] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux27~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[4])) # (!U1L0 & ((V1_sigout[4])))));


--V1_sigout[4] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[4]
--register power-up is low

V1_sigout[4] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux27~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[4] & !U1L0)));


--V1_sigout[19] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[19]
--register power-up is low

V1_sigout[19] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[19] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[19]
--register power-up is low

V1_sigout[19] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux12~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[19])) # (!U1L0 & ((V1_sigout[19])))));


--V1_sigout[19] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[19]
--register power-up is low

V1_sigout[19] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux12~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[19] & !U1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~2
Y1L0 = (C1_WideOr2 & (((T1L0 & !T1L0)))) # (!C1_WideOr2 & (V1_sigout[4]));


--V1_sigout[5] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[5]
--register power-up is low

V1_sigout[5] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[5] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[5]
--register power-up is low

V1_sigout[5] = DFFEAS(S1L36, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux26~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[5])) # (!U1L0 & ((V1_sigout[5])))));


--V1_sigout[5] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[5]
--register power-up is low

V1_sigout[5] = DFFEAS(S1L36, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux26~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[5] & !U1L0)));


--V1_sigout[5] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[5]
--register power-up is low

V1_sigout[5] = DFFEAS(S1L36, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:programcountermux|y[5]~2
X1L0 = (C1_WideOr2 & (T1L0)) # (!C1_WideOr2 & ((V1_sigout[5])));


--V1_sigout[18] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[18]
--register power-up is low

V1_sigout[18] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[18] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[18]
--register power-up is low

V1_sigout[18] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux13~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[18])) # (!U1L0 & ((V1_sigout[18])))));


--V1_sigout[18] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[18]
--register power-up is low

V1_sigout[18] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux13~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[18] & !U1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~3
Y1L0 = (Y1L0 & (X1L0 & ((!T1L0) # (!C1_WideOr2))));


--V1_sigout[6] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[6]
--register power-up is low

V1_sigout[6] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[6] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[6]
--register power-up is low

V1_sigout[6] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[6] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[6]
--register power-up is low

V1_sigout[6] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux25~0
T1L0 = (U1L0 & (V1_sigout[6])) # (!U1L0 & ((V1_sigout[6])));


--V1_sigout[6] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[6]
--register power-up is low

V1_sigout[6] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux25~1
T1L0 = (U1L0 & (((V1_sigout[6] & !U1L0)))) # (!U1L0 & (T1L0));


--V1_sigout[17] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[17]
--register power-up is low

V1_sigout[17] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[17] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[17]
--register power-up is low

V1_sigout[17] = DFFEAS(S1L38, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux14~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[17])) # (!U1L0 & ((V1_sigout[17])))));


--V1_sigout[17] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[17]
--register power-up is low

V1_sigout[17] = DFFEAS(S1L38, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux14~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[17] & !U1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~4
Y1L0 = (C1_WideOr2 & (((T1L0 & !T1L0)))) # (!C1_WideOr2 & (V1_sigout[6]));


--V1_sigout[7] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[7]
--register power-up is low

V1_sigout[7] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[7] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[7]
--register power-up is low

V1_sigout[7] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux24~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[7])) # (!U1L0 & ((V1_sigout[7])))));


--V1_sigout[7] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[7]
--register power-up is low

V1_sigout[7] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux24~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[7] & !U1L0)));


--V1_sigout[7] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[7]
--register power-up is low

V1_sigout[7] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:programcountermux|y[7]~3
X1L0 = (C1_WideOr2 & (T1L0)) # (!C1_WideOr2 & ((V1_sigout[7])));


--V1_sigout[0] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[0]
--register power-up is low

V1_sigout[0] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[0] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[0]
--register power-up is low

V1_sigout[0] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux31~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[0])) # (!U1L0 & ((V1_sigout[0])))));


--V1_sigout[0] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[0]
--register power-up is low

V1_sigout[0] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux31~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[0] & !U1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~5
Y1L0 = (Y1L0 & (X1L0 & ((!T1L0) # (!C1_WideOr2))));


--V1_sigout[8] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[8]
--register power-up is low

V1_sigout[8] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[8] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[8]
--register power-up is low

V1_sigout[8] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[8] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[8]
--register power-up is low

V1_sigout[8] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux23~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[8])) # (!U1L0 & ((V1_sigout[8])))));


--V1_sigout[8] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[8]
--register power-up is low

V1_sigout[8] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux23~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[8] & !U1L0)));


--V1_sigout[1] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[1]
--register power-up is low

V1_sigout[1] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[1] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[1]
--register power-up is low

V1_sigout[1] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux30~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[1])) # (!U1L0 & ((V1_sigout[1])))));


--V1_sigout[1] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[1]
--register power-up is low

V1_sigout[1] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux30~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[1] & !U1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~6
Y1L0 = (C1_WideOr2 & (((T1L0 & !T1L0)))) # (!C1_WideOr2 & (V1_sigout[8]));


--V1_sigout[10] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[10]
--register power-up is low

V1_sigout[10] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[10] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[10]
--register power-up is low

V1_sigout[10] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[10] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[10]
--register power-up is low

V1_sigout[10] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux21~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[10])) # (!U1L0 & ((V1_sigout[10])))));


--V1_sigout[10] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[10]
--register power-up is low

V1_sigout[10] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux21~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[10] & !U1L0)));


--V1_sigout[16] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[16]
--register power-up is low

V1_sigout[16] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[16] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[16]
--register power-up is low

V1_sigout[16] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux15~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[16])) # (!U1L0 & ((V1_sigout[16])))));


--V1_sigout[16] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[16]
--register power-up is low

V1_sigout[16] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux15~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[16] & !U1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~7
Y1L0 = (C1_WideOr2 & (((T1L0 & !T1L0)))) # (!C1_WideOr2 & (V1_sigout[10]));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~8
Y1L0 = (Y1L0 & (Y1L0 & Y1L0));


--V1_sigout[11] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[11]
--register power-up is low

V1_sigout[11] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[11] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[11]
--register power-up is low

V1_sigout[11] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[11] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[11]
--register power-up is low

V1_sigout[11] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux20~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[11])) # (!U1L0 & ((V1_sigout[11])))));


--V1_sigout[11] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[11]
--register power-up is low

V1_sigout[11] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux20~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[11] & !U1L0)));


--V1_sigout[31] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[31]
--register power-up is low

V1_sigout[31] = DFFEAS(S1L75, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[31] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[31]
--register power-up is low

V1_sigout[31] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux0~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[31])) # (!U1L0 & ((V1_sigout[31])))));


--V1_sigout[31] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[31]
--register power-up is low

V1_sigout[31] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux0~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[31] & !U1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~9
Y1L0 = (C1_WideOr2 & (((T1L0 & !T1L0)))) # (!C1_WideOr2 & (V1_sigout[11]));


--V1_sigout[12] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[12]
--register power-up is low

V1_sigout[12] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[12] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[12]
--register power-up is low

V1_sigout[12] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[12] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[12]
--register power-up is low

V1_sigout[12] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux19~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[12])) # (!U1L0 & ((V1_sigout[12])))));


--V1_sigout[12] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[12]
--register power-up is low

V1_sigout[12] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux19~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[12] & !U1L0)));


--V1_sigout[30] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[30]
--register power-up is low

V1_sigout[30] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[30] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[30]
--register power-up is low

V1_sigout[30] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux1~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[30])) # (!U1L0 & ((V1_sigout[30])))));


--V1_sigout[30] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[30]
--register power-up is low

V1_sigout[30] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux1~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[30] & !U1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~10
Y1L0 = (C1_WideOr2 & (((T1L0 & !T1L0)))) # (!C1_WideOr2 & (V1_sigout[12]));


--V1_sigout[13] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[13]
--register power-up is low

V1_sigout[13] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[13] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[13]
--register power-up is low

V1_sigout[13] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[13] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[13]
--register power-up is low

V1_sigout[13] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux18~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[13])) # (!U1L0 & ((V1_sigout[13])))));


--V1_sigout[13] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[13]
--register power-up is low

V1_sigout[13] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux18~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[13] & !U1L0)));


--V1_sigout[29] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[29]
--register power-up is low

V1_sigout[29] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[29] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[29]
--register power-up is low

V1_sigout[29] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux2~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[29])) # (!U1L0 & ((V1_sigout[29])))));


--V1_sigout[29] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[29]
--register power-up is low

V1_sigout[29] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux2~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[29] & !U1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~11
Y1L0 = (C1_WideOr2 & (((T1L0 & !T1L0)))) # (!C1_WideOr2 & (V1_sigout[13]));


--V1_sigout[14] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[14]
--register power-up is low

V1_sigout[14] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[14] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[14]
--register power-up is low

V1_sigout[14] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[14] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[14]
--register power-up is low

V1_sigout[14] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux17~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[14])) # (!U1L0 & ((V1_sigout[14])))));


--V1_sigout[14] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[14]
--register power-up is low

V1_sigout[14] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux17~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[14] & !U1L0)));


--V1_sigout[28] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[28]
--register power-up is low

V1_sigout[28] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[28] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[28]
--register power-up is low

V1_sigout[28] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux3~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[28])) # (!U1L0 & ((V1_sigout[28])))));


--V1_sigout[28] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[28]
--register power-up is low

V1_sigout[28] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux3~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[28] & !U1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~12
Y1L0 = (C1_WideOr2 & (((T1L0 & !T1L0)))) # (!C1_WideOr2 & (V1_sigout[14]));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~13
Y1L0 = (Y1L0 & (Y1L0 & (Y1L0 & Y1L0)));


--V1_sigout[15] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[15]
--register power-up is low

V1_sigout[15] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[15] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[15]
--register power-up is low

V1_sigout[15] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[15] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[15]
--register power-up is low

V1_sigout[15] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux16~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[15])) # (!U1L0 & ((V1_sigout[15])))));


--V1_sigout[15] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[15]
--register power-up is low

V1_sigout[15] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux16~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[15] & !U1L0)));


--V1_sigout[27] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[27]
--register power-up is low

V1_sigout[27] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[27] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[27]
--register power-up is low

V1_sigout[27] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux4~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[27])) # (!U1L0 & ((V1_sigout[27])))));


--V1_sigout[27] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[27]
--register power-up is low

V1_sigout[27] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux4~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[27] & !U1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~14
Y1L0 = (C1_WideOr2 & (((T1L0 & !T1L0)))) # (!C1_WideOr2 & (V1_sigout[15]));


--V1_sigout[26] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[26]
--register power-up is low

V1_sigout[26] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[26] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[26]
--register power-up is low

V1_sigout[26] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux5~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[26])) # (!U1L0 & ((V1_sigout[26])))));


--V1_sigout[26] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[26]
--register power-up is low

V1_sigout[26] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux5~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[26] & !U1L0)));


--V1_sigout[25] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[25]
--register power-up is low

V1_sigout[25] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[25] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[25]
--register power-up is low

V1_sigout[25] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux6~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[25])) # (!U1L0 & ((V1_sigout[25])))));


--V1_sigout[25] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[25]
--register power-up is low

V1_sigout[25] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux6~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[25] & !U1L0)));


--V1_sigout[24] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[24]
--register power-up is low

V1_sigout[24] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[24] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[24]
--register power-up is low

V1_sigout[24] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux7~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[24])) # (!U1L0 & ((V1_sigout[24])))));


--V1_sigout[24] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[24]
--register power-up is low

V1_sigout[24] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux7~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[24] & !U1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~15
Y1L0 = ((!T1L0 & (!T1L0 & !T1L0))) # (!C1_WideOr2);


--V1_sigout[21] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[21]
--register power-up is low

V1_sigout[21] = DFFEAS(S1L42, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[20] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[20]
--register power-up is low

V1_sigout[20] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~16
Y1L0 = (C1_WideOr2) # ((!V1_sigout[21] & !V1_sigout[20]));


--V1_sigout[19] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[19]
--register power-up is low

V1_sigout[19] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[18] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[18]
--register power-up is low

V1_sigout[18] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~17
Y1L0 = (Y1L0 & ((C1_WideOr2) # ((!V1_sigout[19] & !V1_sigout[18]))));


--V1_sigout[17] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[17]
--register power-up is low

V1_sigout[17] = DFFEAS(S1L38, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[0] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[0]
--register power-up is low

V1_sigout[0] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~18
Y1L0 = (C1_WideOr2) # ((!V1_sigout[17] & !V1_sigout[0]));


--V1_sigout[1] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[1]
--register power-up is low

V1_sigout[1] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[16] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[16]
--register power-up is low

V1_sigout[16] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~19
Y1L0 = (Y1L0 & ((C1_WideOr2) # ((!V1_sigout[1] & !V1_sigout[16]))));


--V1_sigout[31] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[31]
--register power-up is low

V1_sigout[31] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[30] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[30]
--register power-up is low

V1_sigout[30] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~20
Y1L0 = (C1_WideOr2) # ((!V1_sigout[31] & !V1_sigout[30]));


--V1_sigout[29] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[29]
--register power-up is low

V1_sigout[29] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[28] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[28]
--register power-up is low

V1_sigout[28] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~21
Y1L0 = (Y1L0 & ((C1_WideOr2) # ((!V1_sigout[29] & !V1_sigout[28]))));


--V1_sigout[27] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[27]
--register power-up is low

V1_sigout[27] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[26] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[26]
--register power-up is low

V1_sigout[26] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~22
Y1L0 = (C1_WideOr2) # ((!V1_sigout[27] & !V1_sigout[26]));


--V1_sigout[25] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[25]
--register power-up is low

V1_sigout[25] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[24] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[24]
--register power-up is low

V1_sigout[24] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~23
Y1L0 = (Y1L0 & ((C1_WideOr2) # ((!V1_sigout[25] & !V1_sigout[24]))));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~24
Y1L0 = (Y1L0 & (Y1L0 & (Y1L0 & Y1L0)));


--V1_sigout[23] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[23]
--register power-up is low

V1_sigout[23] = DFFEAS(S1L37, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--V1_sigout[22] is datapath:datapathcircuit|thirtytwobitregister:programcounter|sigout[22]
--register power-up is low

V1_sigout[22] = DFFEAS(S1L0, A1L0, !A1L0,  , !C1_state.fetch,  ,  ,  ,  );


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~25
Y1L0 = (Y1L0 & ((C1_WideOr2) # ((!V1_sigout[23] & !V1_sigout[22]))));


--V1_sigout[23] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[23]
--register power-up is low

V1_sigout[23] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[23] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[23]
--register power-up is low

V1_sigout[23] = DFFEAS(S1L37, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux8~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[23])) # (!U1L0 & ((V1_sigout[23])))));


--V1_sigout[23] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[23]
--register power-up is low

V1_sigout[23] = DFFEAS(S1L37, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux8~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[23] & !U1L0)));


--V1_sigout[22] is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[22]
--register power-up is low

V1_sigout[22] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--V1_sigout[22] is datapath:datapathcircuit|thirtytwobitregister:aluresultregister|sigout[22]
--register power-up is low

V1_sigout[22] = DFFEAS(S1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux9~0
T1L0 = (!U1L0 & ((U1L0 & (V1_sigout[22])) # (!U1L0 & ((V1_sigout[22])))));


--V1_sigout[22] is datapath:datapathcircuit|thirtytwobitregister:loregister|sigout[22]
--register power-up is low

V1_sigout[22] = DFFEAS(S1L0, A1L0, !A1L0,  , U1L0,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:aluresultmux|Mux9~1
T1L0 = (T1L0) # ((U1L0 & (V1_sigout[22] & !U1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~26
Y1L0 = (Y1L0 & (((!T1L0 & !T1L0)) # (!C1_WideOr2)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~27
Y1L0 = (Y1L0 & (Y1L0 & (Y1L0 & Y1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~28
Y1L0 = (Y1L0 & (Y1L0 & (Y1L0 & Y1L0)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|sram_enable_logic~0
Y1L0 = (X1L0 & (Y1L0 & ((C1_state.memaccess_SW) # (C1_state.store_inregisterfile_lw))));


--V1_sigout[1] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[1]
--register power-up is low

V1_sigout[1] = DFFEAS(Z1_rd_data1[1], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[2] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[2]
--register power-up is low

V1_sigout[2] = DFFEAS(Z1_rd_data1[2], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[3] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[3]
--register power-up is low

V1_sigout[3] = DFFEAS(Z1_rd_data1[3], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[4] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[4]
--register power-up is low

V1_sigout[4] = DFFEAS(Z1_rd_data1[4], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[5] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[5]
--register power-up is low

V1_sigout[5] = DFFEAS(Z1_rd_data1[5], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[6] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[6]
--register power-up is low

V1_sigout[6] = DFFEAS(Z1_rd_data1[6], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[7] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[7]
--register power-up is low

V1_sigout[7] = DFFEAS(Z1_rd_data1[7], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[8] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[8]
--register power-up is low

V1_sigout[8] = DFFEAS(Z1_rd_data1[8], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[9] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[9]
--register power-up is low

V1_sigout[9] = DFFEAS(Z1_rd_data1[9], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[10] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[10]
--register power-up is low

V1_sigout[10] = DFFEAS(Z1_rd_data1[10], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[11] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[11]
--register power-up is low

V1_sigout[11] = DFFEAS(Z1_rd_data1[11], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[12] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[12]
--register power-up is low

V1_sigout[12] = DFFEAS(Z1_rd_data1[12], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[13] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[13]
--register power-up is low

V1_sigout[13] = DFFEAS(Z1_rd_data1[13], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[14] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[14]
--register power-up is low

V1_sigout[14] = DFFEAS(Z1_rd_data1[14], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[15] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[15]
--register power-up is low

V1_sigout[15] = DFFEAS(Z1_rd_data1[15], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[16] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[16]
--register power-up is low

V1_sigout[16] = DFFEAS(Z1_rd_data1[16], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[17] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[17]
--register power-up is low

V1_sigout[17] = DFFEAS(Z1_rd_data1[17], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[18] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[18]
--register power-up is low

V1_sigout[18] = DFFEAS(Z1_rd_data1[18], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[19] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[19]
--register power-up is low

V1_sigout[19] = DFFEAS(Z1_rd_data1[19], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[20] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[20]
--register power-up is low

V1_sigout[20] = DFFEAS(Z1_rd_data1[20], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[21] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[21]
--register power-up is low

V1_sigout[21] = DFFEAS(Z1_rd_data1[21], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[22] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[22]
--register power-up is low

V1_sigout[22] = DFFEAS(Z1_rd_data1[22], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[23] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[23]
--register power-up is low

V1_sigout[23] = DFFEAS(Z1_rd_data1[23], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[24] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[24]
--register power-up is low

V1_sigout[24] = DFFEAS(Z1_rd_data1[24], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[25] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[25]
--register power-up is low

V1_sigout[25] = DFFEAS(Z1_rd_data1[25], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[26] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[26]
--register power-up is low

V1_sigout[26] = DFFEAS(Z1_rd_data1[26], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[27] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[27]
--register power-up is low

V1_sigout[27] = DFFEAS(Z1_rd_data1[27], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[28] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[28]
--register power-up is low

V1_sigout[28] = DFFEAS(Z1_rd_data1[28], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[29] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[29]
--register power-up is low

V1_sigout[29] = DFFEAS(Z1_rd_data1[29], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[30] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[30]
--register power-up is low

V1_sigout[30] = DFFEAS(Z1_rd_data1[30], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--V1_sigout[31] is datapath:datapathcircuit|thirtytwobitregister:registerfileregb|sigout[31]
--register power-up is low

V1_sigout[31] = DFFEAS(Z1_rd_data1[31], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0
KB1L0 = AMPP_FUNCTION(N1_irf_reg[1][0], KB1_is_in_use_reg, N1_irf_reg[1][4]);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0
KB1L0 = AMPP_FUNCTION(N1_irf_reg[1][0], N1_irf_reg[1][4]);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1
KB1L0 = AMPP_FUNCTION(H1_splitter_nodes_receive_0[3], Q1_state[5], N1_irf_reg[1][3], N1_virtual_ir_scan_reg);


--P1_WORD_SR[1] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]
--register power-up is low

P1_WORD_SR[1] = AMPP_FUNCTION(A1L0, P1L0, P1L0);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0
P1L0 = AMPP_FUNCTION(P1_word_counter[4], P1_word_counter[2], P1_word_counter[0], P1_word_counter[1]);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1
P1L0 = AMPP_FUNCTION(P1_word_counter[2], P1_word_counter[0], P1_word_counter[3], P1L0);


--P1_clear_signal is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal
P1_clear_signal = AMPP_FUNCTION(N1_virtual_ir_scan_reg, Q1_state[8]);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2
P1L0 = AMPP_FUNCTION(P1_WORD_SR[1], P1L0, Q1_state[4], P1_clear_signal);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sdr~0
KB1L0 = AMPP_FUNCTION(H1_splitter_nodes_receive_0[3], N1_virtual_ir_scan_reg);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]~3
P1L0 = AMPP_FUNCTION(P1_clear_signal, KB1L0, Q1_state[4], Q1_state[3]);


--KB1_ram_rom_data_reg[1] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]
--register power-up is low

KB1_ram_rom_data_reg[1] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_shift_cntr_reg[1] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]
--register power-up is low

KB1_ram_rom_data_shift_cntr_reg[1] = AMPP_FUNCTION(A1L0, KB1L0, !N1_irf_reg[1][3]);


--KB1_ram_rom_data_shift_cntr_reg[0] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]
--register power-up is low

KB1_ram_rom_data_shift_cntr_reg[0] = AMPP_FUNCTION(A1L0, KB1L0, !N1_irf_reg[1][3]);


--KB1_ram_rom_data_shift_cntr_reg[4] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]
--register power-up is low

KB1_ram_rom_data_shift_cntr_reg[4] = AMPP_FUNCTION(A1L0, KB1L0, !N1_irf_reg[1][3]);


--KB1_ram_rom_data_shift_cntr_reg[3] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]
--register power-up is low

KB1_ram_rom_data_shift_cntr_reg[3] = AMPP_FUNCTION(A1L0, KB1L0, !N1_irf_reg[1][3]);


--KB1_ram_rom_data_shift_cntr_reg[2] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]
--register power-up is low

KB1_ram_rom_data_shift_cntr_reg[2] = AMPP_FUNCTION(A1L0, KB1L0, !N1_irf_reg[1][3]);


--KB1_ram_rom_data_shift_cntr_reg[5] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]
--register power-up is low

KB1_ram_rom_data_shift_cntr_reg[5] = AMPP_FUNCTION(A1L0, KB1L0, !N1_irf_reg[1][3]);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_data_shift_cntr_reg[4], KB1_ram_rom_data_shift_cntr_reg[3], KB1_ram_rom_data_shift_cntr_reg[2], KB1_ram_rom_data_shift_cntr_reg[5]);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~1
KB1L0 = AMPP_FUNCTION(KB1_ram_rom_data_shift_cntr_reg[1], KB1_ram_rom_data_shift_cntr_reg[0], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2
KB1L0 = AMPP_FUNCTION(N1_irf_reg[1][3], N1_irf_reg[1][1], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0
KB1L0 = AMPP_FUNCTION(JB1_q_b[0], KB1_ram_rom_data_reg[1], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]~0
KB1L0 = AMPP_FUNCTION(H1_splitter_nodes_receive_0[3], Q1_state[4], KB1L0, N1_virtual_ir_scan_reg);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~1
KB1L0 = AMPP_FUNCTION(N1_irf_reg[1][1], KB1_ram_rom_data_shift_cntr_reg[1], KB1_ram_rom_data_shift_cntr_reg[0]);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~2
KB1L0 = AMPP_FUNCTION(N1_irf_reg[1][3], KB1L0, KB1L0, KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0
KB1L0 = AMPP_FUNCTION(A1L0, KB1_bypass_reg_out, H1_splitter_nodes_receive_0[3]);


--Z1_rd_data1[0] is datapath:datapathcircuit|register_file:registerfile|rd_data1[0]
--register power-up is low

Z1_rd_data1[0] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[2]~29
U1L0 = (W1_instructiontype[0] & W1_instructiontype[1]);


--C1L0 is MIPS_controller:controllercircuit|state~17
C1L0 = (W1_instructiontype[5] & (U1L0 & (!W1_instructiontype[2] & !W1_instructiontype[4])));


--C1_state.compute_address is MIPS_controller:controllercircuit|state.compute_address
--register power-up is low

C1_state.compute_address = DFFEAS(C1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--C1L0 is MIPS_controller:controllercircuit|state~18
C1L0 = (!W1_instructiontype[3] & (C1L0 & C1_state.compute_address));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[0]~30
U1L0 = (!W1_instructiontype[5] & (C1_state.compute_R $ (C1_state.compute_I)));


--C1L0 is MIPS_controller:controllercircuit|state~19
C1L0 = (!W1_instructiontype[2] & (!W1_instructiontype[3] & (!W1_instructiontype[0] & !W1_instructiontype[1])));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[0]~31
U1L0 = (W1_instructiontype[0] & (W1_instructiontype[2] $ (((W1_instructiontype[3] & W1_instructiontype[1])))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[0]~32
U1L0 = (U1L0 & ((W1_instructiontype[4] & (C1L0)) # (!W1_instructiontype[4] & ((U1L0)))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~33
U1L0 = (W1_signextend[3] & (((!U1L0)) # (!W1_signextend[4]))) # (!W1_signextend[3] & ((W1_signextend[4]) # ((U1L0))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|Equal12~0
U1L0 = (W1_signextend[3] & (W1_signextend[1] & !W1_signextend[4]));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~34
U1L0 = (W1_signextend[5] & (U1L0 & (!W1_signextend[0] & !W1_signextend[2])));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[0]~35
U1L0 = (U1L0) # ((U1L0 & U1L0));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|Equal8~1
U1L0 = (W1_signextend[1] & (U1L0 & (!W1_signextend[3] & !W1_signextend[4])));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|Equal6~0
U1L0 = (W1_signextend[2] & (W1_signextend[5] & (!W1_signextend[3] & !W1_signextend[4])));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~36
U1L0 = (U1L0) # ((U1L0 & ((!W1_signextend[0]) # (!W1_signextend[1]))));


--C1L0 is MIPS_controller:controllercircuit|state~20
C1L0 = (W1_instructiontype[3] & !W1_instructiontype[4]);


--C1L0 is MIPS_controller:controllercircuit|state~21
C1L0 = (!W1_instructiontype[5] & !W1_instructiontype[4]);


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~37
U1L0 = (U1L0) # ((W1_instructiontype[3]) # ((!C1L0) # (!W1_instructiontype[2])));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[2]~38
U1L0 = (W1_instructiontype[2] & (((C1L0 & !U1L0)) # (!U1L0)));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[2]~39
U1L0 = (U1L0) # ((C1L0 & (U1L0 & !W1_instructiontype[4])));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[2]~40
U1L0 = (U1L0 & (U1L0)) # (!U1L0 & (((U1L0 & !W1_instructiontype[5]))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|Equal4~0
U1L0 = (W1_signextend[4] & (U1L0 & !W1_signextend[3]));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~41
U1L0 = (U1L0 & ((W1_signextend[4] & ((!W1_signextend[3]))) # (!W1_signextend[4] & (!W1_signextend[1] & W1_signextend[3]))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[1]~42
U1L0 = (W1_instructiontype[0] & (!W1_instructiontype[5] & (W1_instructiontype[2] & W1_instructiontype[3])));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[1]~43
U1L0 = (W1_instructiontype[4] & (C1_state.compute_R $ ((C1_state.compute_I)))) # (!W1_instructiontype[4] & (U1L0 & (C1_state.compute_R $ (C1_state.compute_I))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[1]~44
U1L0 = (W1_instructiontype[1] & (!W1_instructiontype[3] & !W1_instructiontype[2]));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[1]~45
U1L0 = (W1_instructiontype[5] & ((W1_instructiontype[0]) # ((!U1L0) # (!U1L0))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[1]~46
U1L0 = (U1L0) # ((U1L0 & (C1_state.compute_R $ (C1_state.compute_I))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[1]~47
U1L0 = (!W1_instructiontype[5] & (!W1_instructiontype[1] & (C1_state.compute_R $ (C1_state.compute_I))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|Equal1~1
U1L0 = (W1_signextend[0] & (W1_signextend[5] & !W1_signextend[2]));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~48
U1L0 = (W1_signextend[3] & W1_signextend[4]);


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~49
U1L0 = (U1L0 & ((U1L0) # ((U1L0 & U1L0)))) # (!U1L0 & (U1L0 & (U1L0)));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~50
U1L0 = (W1_signextend[1] & (U1L0 & !W1_signextend[0]));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[1]~51
U1L0 = (!W1_instructiontype[0] & ((U1L0) # ((U1L0) # (U1L0))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~52
U1L0 = (U1L0) # ((U1L0) # ((U1L0) # (U1L0)));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[1]~53
U1L0 = (U1L0) # ((C1_state.compute_R & (C1_state.compute_I)) # (!C1_state.compute_R & (!C1_state.compute_I & !U1L0)));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[3]~54
U1L0 = (W1_instructiontype[2] & (((!U1L0)))) # (!W1_instructiontype[2] & (W1_instructiontype[1] & ((C1L0) # (!U1L0))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~55
U1L0 = (W1_signextend[4] & (U1L0)) # (!W1_signextend[4] & (((W1_signextend[1] & U1L0))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~56
U1L0 = (U1L0) # ((W1_signextend[0] & (U1L0 & !W1_signextend[1])));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~57
U1L0 = (U1L0 & (!U1L0 & ((W1_signextend[3]) # (!U1L0))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[3]~58
U1L0 = (U1L0) # ((U1L0 & (U1L0 & U1L0)));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~59
U1L0 = (!W1_instructiontype[5] & (!W1_instructiontype[3] & !W1_instructiontype[4]));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[4]~60
U1L0 = (U1L0 & (!W1_instructiontype[2] & (C1_state.compute_R $ (C1_state.compute_I))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[4]~61
U1L0 = (U1L0 & ((W1_instructiontype[0]) # ((W1_instructiontype[1]) # (U1L0))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[4]~62
U1L0 = (U1L0 & ((W1_signextend[3] $ (W1_signextend[4])) # (!U1L0)));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[4]~63
U1L0 = (U1L0) # ((U1L0 & (U1L0 & !U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux1~0
S1L0 = (!U1L0 & !U1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux61~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|hi_en~0
U1L0 = (U1L0 & ((U1L0) # ((U1L0 & U1L0))));


--V1_sigout[2] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[2]
--register power-up is low

V1_sigout[2] = DFFEAS(Z1_rd_data0[2], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[2]~0
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[2])) # (!C1_state.compute_address & ((V1_sigout[2]))))) # (!U1L0 & (V1_sigout[2]));


--V1_sigout[0] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[0]
--register power-up is low

V1_sigout[0] = DFFEAS(Z1_rd_data0[0], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[0]~1
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[0])) # (!C1_state.compute_address & ((V1_sigout[0]))))) # (!U1L0 & (V1_sigout[0]));


--W1_signextend[7] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[7]
--register power-up is low

W1_signextend[7] = DFFEAS(V1_sigout[7], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--W1_signextend[6] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[6]
--register power-up is low

W1_signextend[6] = DFFEAS(V1_sigout[6], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~4
S1L0 = (!W1_signextend[6] & ((W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)))));


--V1_sigout[1] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[1]
--register power-up is low

V1_sigout[1] = DFFEAS(Z1_rd_data0[1], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[1]~2
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[1])) # (!C1_state.compute_address & ((V1_sigout[1]))))) # (!U1L0 & (V1_sigout[1]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~5
S1L0 = (S1L0) # ((W1_signextend[6] & (X1L0 & !W1_signextend[7])));


--W1_signextend[8] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[8]
--register power-up is low

W1_signextend[8] = DFFEAS(V1_sigout[8], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--W1_signextend[9] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[9]
--register power-up is low

W1_signextend[9] = DFFEAS(V1_sigout[9], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~6
S1L0 = (W1_signextend[8]) # (W1_signextend[9]);


--V1_sigout[29] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[29]
--register power-up is low

V1_sigout[29] = DFFEAS(Z1_rd_data0[29], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[29]~3
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[29])) # (!C1_state.compute_address & ((V1_sigout[29]))))) # (!U1L0 & (V1_sigout[29]));


--V1_sigout[27] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[27]
--register power-up is low

V1_sigout[27] = DFFEAS(Z1_rd_data0[27], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[27]~4
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[27])) # (!C1_state.compute_address & ((V1_sigout[27]))))) # (!U1L0 & (V1_sigout[27]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~0
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--V1_sigout[28] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[28]
--register power-up is low

V1_sigout[28] = DFFEAS(Z1_rd_data0[28], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[28]~5
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[28])) # (!C1_state.compute_address & ((V1_sigout[28]))))) # (!U1L0 & (V1_sigout[28]));


--V1_sigout[26] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[26]
--register power-up is low

V1_sigout[26] = DFFEAS(Z1_rd_data0[26], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[26]~6
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[26])) # (!C1_state.compute_address & ((V1_sigout[26]))))) # (!U1L0 & (V1_sigout[26]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~1
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~2
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--V1_sigout[31] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[31]
--register power-up is low

V1_sigout[31] = DFFEAS(Z1_rd_data0[31], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[31]~7
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[31])) # (!C1_state.compute_address & ((V1_sigout[31]))))) # (!U1L0 & (V1_sigout[31]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~3
S1L0 = (W1_signextend[7] & X1L0);


--V1_sigout[30] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[30]
--register power-up is low

V1_sigout[30] = DFFEAS(Z1_rd_data0[30], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[30]~8
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[30])) # (!C1_state.compute_address & ((V1_sigout[30]))))) # (!U1L0 & (V1_sigout[30]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~4
S1L0 = (!W1_signextend[7] & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~5
S1L0 = (W1_signextend[8] & (((S1L0) # (S1L0)))) # (!W1_signextend[8] & (S1L0));


--V1_sigout[25] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[25]
--register power-up is low

V1_sigout[25] = DFFEAS(Z1_rd_data0[25], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[25]~9
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[25])) # (!C1_state.compute_address & ((V1_sigout[25]))))) # (!U1L0 & (V1_sigout[25]));


--V1_sigout[23] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[23]
--register power-up is low

V1_sigout[23] = DFFEAS(Z1_rd_data0[23], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[23]~10
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[23])) # (!C1_state.compute_address & ((V1_sigout[23]))))) # (!U1L0 & (V1_sigout[23]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~6
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--V1_sigout[24] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[24]
--register power-up is low

V1_sigout[24] = DFFEAS(Z1_rd_data0[24], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[24]~11
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[24])) # (!C1_state.compute_address & ((V1_sigout[24]))))) # (!U1L0 & (V1_sigout[24]));


--V1_sigout[22] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[22]
--register power-up is low

V1_sigout[22] = DFFEAS(Z1_rd_data0[22], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[22]~12
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[22])) # (!C1_state.compute_address & ((V1_sigout[22]))))) # (!U1L0 & (V1_sigout[22]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~7
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~8
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--V1_sigout[21] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[21]
--register power-up is low

V1_sigout[21] = DFFEAS(Z1_rd_data0[21], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[21]~13
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[21])) # (!C1_state.compute_address & ((V1_sigout[21]))))) # (!U1L0 & (V1_sigout[21]));


--V1_sigout[19] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[19]
--register power-up is low

V1_sigout[19] = DFFEAS(Z1_rd_data0[19], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[19]~14
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[19])) # (!C1_state.compute_address & ((V1_sigout[19]))))) # (!U1L0 & (V1_sigout[19]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~9
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--V1_sigout[20] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[20]
--register power-up is low

V1_sigout[20] = DFFEAS(Z1_rd_data0[20], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[20]~15
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[20])) # (!C1_state.compute_address & ((V1_sigout[20]))))) # (!U1L0 & (V1_sigout[20]));


--V1_sigout[18] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[18]
--register power-up is low

V1_sigout[18] = DFFEAS(Z1_rd_data0[18], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[18]~16
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[18])) # (!C1_state.compute_address & ((V1_sigout[18]))))) # (!U1L0 & (V1_sigout[18]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~10
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~11
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux21~0
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~12
S1L0 = (W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & ((S1L0)));


--W1_signextend[10] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[10]
--register power-up is low

W1_signextend[10] = DFFEAS(V1_sigout[10], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~0
S1L0 = (!W1_signextend[10] & ((U1L0) # ((U1L0 & U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux16~0
S1L0 = (U1L0 & ((U1L0) # ((!S1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux16~1
S1L0 = ((U1L0 & ((U1L0) # (U1L0))) # (!U1L0 & ((!U1L0) # (!U1L0)))) # (!S1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux16~2
S1L0 = (S1L0 & ((U1L0) # ((!S1L0) # (!W1_signextend[10]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~6
S1L0 = (U1L0) # ((U1L0 & !U1L0));


--C1_state.decode is MIPS_controller:controllercircuit|state.decode
--register power-up is low

C1_state.decode = DFFEAS(C1_state.fetch_buffer0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--C1_WideOr4 is MIPS_controller:controllercircuit|WideOr4
C1_WideOr4 = (C1_state.compute_I) # ((C1_state.compute_address) # (C1_state.decode));


--C1_state.fetch_buffer0 is MIPS_controller:controllercircuit|state.fetch_buffer0
--register power-up is low

C1_state.fetch_buffer0 = DFFEAS(C1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--C1_state.fetch is MIPS_controller:controllercircuit|state.fetch
--register power-up is low

C1_state.fetch = DFFEAS(C1L0, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--C1_WideOr5 is MIPS_controller:controllercircuit|WideOr5
C1_WideOr5 = (C1_state.decode) # ((C1_state.fetch_buffer0) # (!C1_state.fetch));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux29~0
T1L0 = (C1_WideOr4 & ((C1_WideOr5 & (W1_signextend[0])) # (!C1_WideOr5 & ((W1_signextend[2])))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux29~1
T1L0 = (T1L0) # ((V1_sigout[2] & !C1_WideOr4));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~1
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux30~0
T1L0 = (C1_WideOr4 & (((W1_signextend[1] & !C1_WideOr5)))) # (!C1_WideOr4 & (V1_sigout[1]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~2
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux31~0
T1L0 = (C1_WideOr4 & (((W1_signextend[0] & !C1_WideOr5)))) # (!C1_WideOr4 & (V1_sigout[0]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~3
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~7
S1L0 = (!U1L0 & !U1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux29~2
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((DB1_w569w[2]))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~0
S1L0 = (!W1_signextend[8] & ((W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~13
S1L0 = (W1_signextend[6] & ((W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~14
S1L0 = (!W1_signextend[6] & ((W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~1
S1L0 = (W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & (((S1L0) # (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~2
S1L0 = (S1L0) # ((W1_signextend[8] & S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~0
S1L0 = X1L0 $ (((T1L0) # ((!C1_WideOr4 & V1_sigout[2]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux29~3
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux29~4
S1L0 = (T1L0 & ((S1L0) # ((X1L0 & U1L0)))) # (!T1L0 & (S1L0 & ((X1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux29~5
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (EB1_w513w[2])))) # (!S1L0 & (((S1L0))));


--V1_sigout[5] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[5]
--register power-up is low

V1_sigout[5] = DFFEAS(Z1_rd_data0[5], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[5]~17
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[5])) # (!C1_state.compute_address & ((V1_sigout[5]))))) # (!U1L0 & (V1_sigout[5]));


--V1_sigout[4] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[4]
--register power-up is low

V1_sigout[4] = DFFEAS(Z1_rd_data0[4], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[4]~18
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[4])) # (!C1_state.compute_address & ((V1_sigout[4]))))) # (!U1L0 & (V1_sigout[4]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~15
S1L0 = (W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux28~0
S1L0 = (W1_signextend[9]) # ((W1_signextend[7] & !W1_signextend[8]));


--V1_sigout[8] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[8]
--register power-up is low

V1_sigout[8] = DFFEAS(Z1_rd_data0[8], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[8]~19
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[8])) # (!C1_state.compute_address & ((V1_sigout[8]))))) # (!U1L0 & (V1_sigout[8]));


--V1_sigout[6] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[6]
--register power-up is low

V1_sigout[6] = DFFEAS(Z1_rd_data0[6], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[6]~20
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[6])) # (!C1_state.compute_address & ((V1_sigout[6]))))) # (!U1L0 & (V1_sigout[6]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~16
S1L0 = (!W1_signextend[6] & ((W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)))));


--V1_sigout[9] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[9]
--register power-up is low

V1_sigout[9] = DFFEAS(Z1_rd_data0[9], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[9]~21
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[9])) # (!C1_state.compute_address & ((V1_sigout[9]))))) # (!U1L0 & (V1_sigout[9]));


--V1_sigout[7] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[7]
--register power-up is low

V1_sigout[7] = DFFEAS(Z1_rd_data0[7], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[7]~22
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[7])) # (!C1_state.compute_address & ((V1_sigout[7]))))) # (!U1L0 & (V1_sigout[7]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~17
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~18
S1L0 = (S1L0) # ((W1_signextend[6] & S1L0));


--V1_sigout[3] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[3]
--register power-up is low

V1_sigout[3] = DFFEAS(Z1_rd_data0[3], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[3]~23
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[3])) # (!C1_state.compute_address & ((V1_sigout[3]))))) # (!U1L0 & (V1_sigout[3]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~19
S1L0 = (W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux29~6
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0)))));


--V1_sigout[17] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[17]
--register power-up is low

V1_sigout[17] = DFFEAS(Z1_rd_data0[17], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[17]~24
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[17])) # (!C1_state.compute_address & ((V1_sigout[17]))))) # (!U1L0 & (V1_sigout[17]));


--V1_sigout[15] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[15]
--register power-up is low

V1_sigout[15] = DFFEAS(Z1_rd_data0[15], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[15]~25
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[15])) # (!C1_state.compute_address & ((V1_sigout[15]))))) # (!U1L0 & (V1_sigout[15]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~20
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--V1_sigout[16] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[16]
--register power-up is low

V1_sigout[16] = DFFEAS(Z1_rd_data0[16], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[16]~26
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[16])) # (!C1_state.compute_address & ((V1_sigout[16]))))) # (!U1L0 & (V1_sigout[16]));


--V1_sigout[14] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[14]
--register power-up is low

V1_sigout[14] = DFFEAS(Z1_rd_data0[14], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[14]~27
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[14])) # (!C1_state.compute_address & ((V1_sigout[14]))))) # (!U1L0 & (V1_sigout[14]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~3
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~21
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--V1_sigout[13] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[13]
--register power-up is low

V1_sigout[13] = DFFEAS(Z1_rd_data0[13], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[13]~28
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[13])) # (!C1_state.compute_address & ((V1_sigout[13]))))) # (!U1L0 & (V1_sigout[13]));


--V1_sigout[11] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[11]
--register power-up is low

V1_sigout[11] = DFFEAS(Z1_rd_data0[11], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[11]~29
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[11])) # (!C1_state.compute_address & ((V1_sigout[11]))))) # (!U1L0 & (V1_sigout[11]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~22
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--V1_sigout[12] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[12]
--register power-up is low

V1_sigout[12] = DFFEAS(Z1_rd_data0[12], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[12]~30
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[12])) # (!C1_state.compute_address & ((V1_sigout[12]))))) # (!U1L0 & (V1_sigout[12]));


--V1_sigout[10] is datapath:datapathcircuit|thirtytwobitregister:registerfilerega|sigout[10]
--register power-up is low

V1_sigout[10] = DFFEAS(Z1_rd_data0[10], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:registerfileoutputmux|y[10]~31
X1L0 = (U1L0 & ((C1_state.compute_address & (V1_sigout[10])) # (!C1_state.compute_address & ((V1_sigout[10]))))) # (!U1L0 & (V1_sigout[10]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~4
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~23
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~5
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux29~7
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux16~3
S1L0 = ((U1L0 & U1L0)) # (!S1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux29~8
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux29~9
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~8
S1L0 = (U1L0) # (!U1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux7~0
S1L0 = (S1L0 & (U1L0 & (!U1L0 & !U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux29~10
S1L0 = (X1L0 & ((S1L0) # ((S1L0 & S1L41)))) # (!X1L0 & (S1L0 & (S1L41)));


--V1_sigout[31] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[31]
--register power-up is low

V1_sigout[31] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--C1L0 is MIPS_controller:controllercircuit|state~22
C1L0 = (W1_instructiontype[3] & (C1_state.decode & (!W1_instructiontype[5] & !W1_instructiontype[4])));


--V1_sigout[28] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[28]
--register power-up is low

V1_sigout[28] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--V1_sigout[29] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[29]
--register power-up is low

V1_sigout[29] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--V1_sigout[30] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[30]
--register power-up is low

V1_sigout[30] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--V1_sigout[26] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[26]
--register power-up is low

V1_sigout[26] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--V1_sigout[27] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[27]
--register power-up is low

V1_sigout[27] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|lo_en~6
U1L0 = (W1_instructiontype[0] & (((!W1_instructiontype[3]) # (!W1_instructiontype[1])))) # (!W1_instructiontype[0] & ((W1_instructiontype[2]) # ((W1_instructiontype[1]))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|lo_en~7
U1L0 = (U1L0) # ((!W1_instructiontype[3] & ((U1L0) # (!U1L0))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|lo_en~8
U1L0 = (W1_instructiontype[4] & (!W1_instructiontype[3] & (!W1_instructiontype[0] & !W1_instructiontype[1])));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|lo_en~9
U1L0 = (U1L0 & (((U1L0 & !W1_instructiontype[4])) # (!W1_instructiontype[5]))) # (!U1L0 & (U1L0 & ((!W1_instructiontype[4]))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|lo_en~10
U1L0 = (C1L0 & ((U1L0) # ((U1L0 & !W1_instructiontype[2])))) # (!C1L0 & (((U1L0 & !W1_instructiontype[2]))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|lo_en~11
U1L0 = (U1L0 & !U1L0);


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|lo_en~12
U1L0 = (C1_state.compute_R & (U1L0 & ((!C1_state.compute_I)))) # (!C1_state.compute_R & ((C1_state.compute_I & (U1L0)) # (!C1_state.compute_I & ((!U1L0)))));


--C1L0 is MIPS_controller:controllercircuit|state~23
C1L0 = (C1_state.compute_address & ((W1_instructiontype[3]) # (!C1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~7
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~8
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~9
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~10
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~11
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~12
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~13
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~14
S1L0 = (!W1_signextend[7] & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~15
S1L0 = (W1_signextend[9] & (((S1L0 & !W1_signextend[8])))) # (!W1_signextend[9] & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~6
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~7
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~24
S1L0 = (!W1_signextend[7] & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~25
S1L0 = (W1_signextend[8] & (((S1L0) # (S1L0)))) # (!W1_signextend[8] & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~26
S1L0 = (W1_signextend[9] & (X1L0)) # (!W1_signextend[9] & ((S1L0)));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux22~0
T1L0 = (C1_WideOr4 & ((C1_WideOr5 & (W1_signextend[7])) # (!C1_WideOr5 & ((W1_signextend[9])))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux22~1
T1L0 = (T1L0) # ((V1_sigout[9] & !C1_WideOr4));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~12
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux23~0
T1L0 = (C1_WideOr4 & ((C1_WideOr5 & (W1_signextend[6])) # (!C1_WideOr5 & ((W1_signextend[8])))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux23~1
T1L0 = (T1L0) # ((V1_sigout[8] & !C1_WideOr4));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~13
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux24~0
T1L0 = (C1_WideOr4 & ((C1_WideOr5 & (W1_signextend[5])) # (!C1_WideOr5 & ((W1_signextend[7])))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux24~1
T1L0 = (T1L0) # ((V1_sigout[7] & !C1_WideOr4));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~14
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux25~0
T1L0 = (C1_WideOr4 & ((C1_WideOr5 & (W1_signextend[4])) # (!C1_WideOr5 & ((W1_signextend[6])))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux25~1
T1L0 = (T1L0) # ((V1_sigout[6] & !C1_WideOr4));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~15
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux26~0
T1L0 = (C1_WideOr5 & (W1_signextend[3])) # (!C1_WideOr5 & ((W1_signextend[5])));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux26~1
T1L0 = (C1_WideOr4 & ((T1L0))) # (!C1_WideOr4 & (V1_sigout[5]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~16
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux27~0
T1L0 = (C1_WideOr4 & ((C1_WideOr5 & (W1_signextend[2])) # (!C1_WideOr5 & ((W1_signextend[4])))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux27~1
T1L0 = (T1L0) # ((V1_sigout[4] & !C1_WideOr4));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~17
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux28~0
T1L0 = (C1_WideOr4 & ((C1_WideOr5 & (W1_signextend[1])) # (!C1_WideOr5 & ((W1_signextend[3])))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux28~1
T1L0 = (T1L0) # ((V1_sigout[3] & !C1_WideOr4));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~18
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux22~0
S1L0 = (S1L0 & ((S1L0 & (EB1_w513w[9])) # (!S1L0 & ((DB1_w569w[9]))))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~8
S1L0 = (S1L0) # ((W1_signextend[7] & (X1L0 & !W1_signextend[6])));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~9
S1L0 = (!W1_signextend[9] & ((W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|result~0
S1L0 = X1L0 $ (((T1L0) # ((!C1_WideOr4 & V1_sigout[9]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux22~1
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux22~2
S1L0 = (T1L0 & ((S1L0) # ((X1L0 & U1L0)))) # (!T1L0 & (S1L0 & ((X1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux22~3
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~10
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~11
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~12
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~13
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~14
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux22~4
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux22~5
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux16~4
S1L0 = (W1_signextend[9] & !S1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~15
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~16
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~17
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~18
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux22~6
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux23~0
S1L0 = (S1L0 & (((!S1L0) # (!S1L0)))) # (!S1L0 & (!W1_signextend[9] & ((!S1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux22~7
S1L0 = (S1L0 & ((S1L0) # ((S1L0 & S1L0)))) # (!S1L0 & (S1L0 & (S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux22~8
S1L0 = (S1L0 & ((X1L0) # ((S1L0 & !U1L0)))) # (!S1L0 & (((S1L0 & !U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux54~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux42~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~16
S1L0 = (!W1_signextend[9] & ((W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux30~0
S1L0 = (!U1L0 & (!W1_signextend[10] & ((!U1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~17
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~18
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~19
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~20
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~9
S1L0 = (U1L0) # ((W1_signextend[9] & !W1_signextend[10]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~21
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~22
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~23
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~24
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~25
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~26
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~27
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux10~4
S1L0 = (S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0))))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~27
S1L0 = (W1_signextend[8] & (X1L0)) # (!W1_signextend[8] & ((S1L0) # ((X1L0 & W1_signextend[7]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux18~0
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~28
S1L0 = (W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux10~5
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~10
S1L0 = (U1L0 & !U1L0);


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux10~0
T1L0 = (C1_state.compute_I) # ((C1_state.compute_address) # ((V1_sigout[21] & !C1_state.decode)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~33
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux11~0
T1L0 = (C1_state.compute_I) # ((C1_state.compute_address) # ((V1_sigout[20] & !C1_state.decode)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~34
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux12~0
T1L0 = (C1_state.compute_I) # ((C1_state.compute_address) # ((V1_sigout[19] & !C1_state.decode)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~35
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux13~0
T1L0 = (C1_state.compute_I) # ((C1_state.compute_address) # ((V1_sigout[18] & !C1_state.decode)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~36
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--W1_signextend[15] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[15]
--register power-up is low

W1_signextend[15] = DFFEAS(V1_sigout[15], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux14~0
T1L0 = (C1_WideOr5 & (W1_signextend[15])) # (!C1_WideOr5 & (((C1_state.compute_I) # (C1_state.compute_address))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~37
S1L0 = U1L0 $ (((C1_WideOr4 & ((T1L0))) # (!C1_WideOr4 & (V1_sigout[17]))));


--W1_signextend[14] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[14]
--register power-up is low

W1_signextend[14] = DFFEAS(V1_sigout[14], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux15~0
T1L0 = (C1_WideOr5 & (W1_signextend[14])) # (!C1_WideOr5 & (((C1_state.compute_I) # (C1_state.compute_address))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~38
S1L0 = U1L0 $ (((C1_WideOr4 & ((T1L0))) # (!C1_WideOr4 & (V1_sigout[16]))));


--W1_signextend[13] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[13]
--register power-up is low

W1_signextend[13] = DFFEAS(V1_sigout[13], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux16~0
T1L0 = (C1_WideOr4 & ((C1_WideOr5 & (W1_signextend[13])) # (!C1_WideOr5 & ((W1_signextend[15])))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux16~1
T1L0 = (T1L0) # ((V1_sigout[15] & !C1_WideOr4));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~39
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--W1_signextend[12] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[12]
--register power-up is low

W1_signextend[12] = DFFEAS(V1_sigout[12], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux17~0
T1L0 = (C1_WideOr4 & ((C1_WideOr5 & (W1_signextend[12])) # (!C1_WideOr5 & ((W1_signextend[14])))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux17~1
T1L0 = (T1L0) # ((V1_sigout[14] & !C1_WideOr4));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~40
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--W1_signextend[11] is datapath:datapathcircuit|instruction_register:instructionregister|signextend[11]
--register power-up is low

W1_signextend[11] = DFFEAS(V1_sigout[11], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux18~0
T1L0 = (C1_WideOr4 & ((C1_WideOr5 & (W1_signextend[11])) # (!C1_WideOr5 & ((W1_signextend[13])))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux18~1
T1L0 = (T1L0) # ((V1_sigout[13] & !C1_WideOr4));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~41
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux19~0
T1L0 = (C1_WideOr5 & (W1_signextend[10])) # (!C1_WideOr5 & ((W1_signextend[12])));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux19~1
T1L0 = (C1_WideOr4 & ((T1L0))) # (!C1_WideOr4 & (V1_sigout[12]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~42
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux20~0
T1L0 = (C1_WideOr4 & ((C1_WideOr5 & (W1_signextend[9])) # (!C1_WideOr5 & ((W1_signextend[11])))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux20~1
T1L0 = (T1L0) # ((V1_sigout[11] & !C1_WideOr4));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~43
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux21~0
T1L0 = (C1_WideOr4 & ((C1_WideOr5 & (W1_signextend[8])) # (!C1_WideOr5 & ((W1_signextend[10])))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux21~1
T1L0 = (T1L0) # ((V1_sigout[10] & !C1_WideOr4));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~44
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux10~6
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((DB1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~19
S1L0 = (W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~20
S1L0 = (W1_signextend[8] & (((S1L0 & !W1_signextend[9])))) # (!W1_signextend[8] & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|result~1
S1L0 = X1L0 $ (T1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~11
S1L0 = (!U1L0 & ((!W1_signextend[10]) # (!U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux10~7
S1L0 = (U1L0 & (U1L0 & ((T1L0) # (X1L0)))) # (!U1L0 & (((T1L0 & X1L0)) # (!U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux10~8
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux10~9
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (EB1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~12
S1L0 = (U1L0) # ((U1L0) # ((U1L0) # (U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~13
S1L0 = (U1L0) # ((U1L0 & (U1L0 & W1_signextend[10])));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux10~10
S1L0 = (S1L0 & ((S1L0 & (X1L0)) # (!S1L0 & ((S1L0))))) # (!S1L0 & (((!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux10~11
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (X1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux60~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~28
S1L0 = (W1_signextend[7] & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~29
S1L0 = (!W1_signextend[7] & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~21
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~29
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~30
S1L0 = (W1_signextend[8] & ((W1_signextend[9] & (X1L0)) # (!W1_signextend[9] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~31
S1L0 = (W1_signextend[6] & ((W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~32
S1L0 = (S1L0) # ((S1L0 & !W1_signextend[6]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~33
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~34
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~22
S1L0 = (!W1_signextend[8] & ((W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~35
S1L0 = (S1L0) # (S1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux28~1
S1L0 = (S1L0 & ((S1L0 & (EB1_w513w[3])) # (!S1L0 & ((DB1_w569w[3]))))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~23
S1L0 = (X1L0 & (!W1_signextend[7] & !W1_signextend[6]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~24
S1L0 = (W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~25
S1L0 = (S1L0) # ((W1_signextend[8] & S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~1
S1L0 = X1L0 $ (((T1L0) # ((!C1_WideOr4 & V1_sigout[3]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux28~2
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux28~3
S1L0 = (T1L0 & ((S1L0) # ((X1L0 & U1L0)))) # (!T1L0 & (S1L0 & ((X1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux28~4
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~36
S1L0 = (W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~37
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~38
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~39
S1L0 = (W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux28~5
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~40
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~41
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~26
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~42
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~27
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux28~6
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux28~7
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux28~8
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux28~9
S1L0 = (S1L0 & ((X1L0) # ((S1L41 & S1L0)))) # (!S1L0 & (S1L41 & (S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux43~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~30
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~31
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~32
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~33
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~34
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~35
S1L0 = (W1_signextend[6] & ((W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~36
S1L0 = (S1L0) # ((S1L0 & !W1_signextend[6]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~37
S1L0 = (X1L0 & !W1_signextend[6]);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~38
S1L0 = (W1_signextend[8] & (((S1L0 & !W1_signextend[7])))) # (!W1_signextend[8] & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~39
S1L0 = (S1L0 & !W1_signextend[9]);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~40
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~41
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~42
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~43
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~44
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux11~4
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~28
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~43
S1L0 = (W1_signextend[8] & ((W1_signextend[9] & (X1L0)) # (!W1_signextend[9] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~29
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~30
S1L0 = (W1_signextend[7] & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~31
S1L0 = (!W1_signextend[7] & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~32
S1L0 = (W1_signextend[9] & (((S1L0) # (S1L0)))) # (!W1_signextend[9] & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~44
S1L0 = (S1L0) # ((S1L0 & !W1_signextend[8]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux11~5
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux11~6
S1L0 = (S1L0 & ((S1L0 & (EB1L0)) # (!S1L0 & ((DB1L0))))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~33
S1L0 = (W1_signextend[8] & (((S1L0 & !W1_signextend[9])))) # (!W1_signextend[8] & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|result~2
S1L0 = X1L0 $ (T1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux11~7
S1L0 = (U1L0 & (U1L0 & ((T1L0) # (X1L0)))) # (!U1L0 & (((T1L0 & X1L0)) # (!U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux11~8
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux11~9
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux11~10
S1L0 = (S1L0 & ((S1L0 & (X1L0)) # (!S1L0 & ((S1L0))))) # (!S1L0 & (((!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux11~11
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (X1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux26~4
S1L0 = (U1L0 & (S1L0 & !U1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux26~5
S1L0 = (S1L0 & ((S1L44) # (!W1_signextend[10])));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~34
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux26~6
S1L0 = (!S1L0 & ((W1_signextend[8]) # (W1_signextend[9])));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux27~2
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((DB1_w569w[4]))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~2
S1L0 = X1L0 $ (((T1L0) # ((!C1_WideOr4 & V1_sigout[4]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux27~3
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux27~4
S1L0 = (T1L0 & ((S1L0) # ((X1L0 & U1L0)))) # (!T1L0 & (S1L0 & ((X1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux27~5
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (EB1_w513w[4])))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux26~7
S1L0 = (W1_signextend[9]) # (S1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~35
S1L0 = (W1_signextend[7] & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~36
S1L0 = (S1L0) # ((S1L0 & !W1_signextend[7]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux27~6
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~37
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~38
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~39
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux27~7
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux27~8
S1L0 = (S1L0 & (X1L0 & (!U1L0 & !U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux27~9
S1L0 = (S1L0 & (((S1L44)))) # (!S1L0 & ((S1L44 & ((S1L0))) # (!S1L44 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux27~10
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux59~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux44~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~45
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~46
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~47
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~48
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~49
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~50
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~51
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~52
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~53
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~54
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux12~4
S1L0 = (S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0))))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux12~5
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux12~6
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((DB1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|result~3
S1L0 = X1L0 $ (T1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux12~7
S1L0 = (U1L0 & (U1L0 & ((T1L0) # (X1L0)))) # (!U1L0 & (((T1L0 & X1L0)) # (!U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux12~8
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux12~9
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (EB1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux12~10
S1L0 = (S1L0 & ((S1L0 & (X1L0)) # (!S1L0 & ((S1L0))))) # (!S1L0 & (((!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux12~11
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (X1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux58~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux26~8
S1L0 = (S1L0 & ((S1L0 & (EB1_w513w[5])) # (!S1L0 & ((DB1_w569w[5]))))) # (!S1L0 & (((S1L0))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux26~2
T1L0 = (C1_WideOr4 & ((C1_WideOr5 & (W1_signextend[3])) # (!C1_WideOr5 & ((W1_signextend[5])))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~3
S1L0 = X1L0 $ (((T1L0) # ((!C1_WideOr4 & V1_sigout[5]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux26~9
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux26~10
S1L0 = (T1L0 & ((S1L0) # ((X1L0 & U1L0)))) # (!T1L0 & (S1L0 & ((X1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux26~11
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~40
S1L0 = (W1_signextend[7] & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~41
S1L0 = (S1L0) # ((S1L0 & !W1_signextend[7]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux26~12
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~42
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux26~13
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux26~14
S1L0 = (S1L0 & (X1L0 & (!U1L0 & !U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux26~15
S1L0 = (S1L0 & (((S1L44)))) # (!S1L0 & ((S1L44 & ((S1L0))) # (!S1L44 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux26~16
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux45~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~55
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~56
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~57
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~58
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~59
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~60
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux13~4
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux13~5
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux13~6
S1L0 = (S1L0 & ((S1L0 & (EB1L0)) # (!S1L0 & ((DB1L0))))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|result~4
S1L0 = X1L0 $ (T1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux13~7
S1L0 = (U1L0 & (U1L0 & ((T1L0) # (X1L0)))) # (!U1L0 & (((T1L0 & X1L0)) # (!U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux13~8
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux13~9
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux13~10
S1L0 = (S1L0 & ((S1L0 & (X1L0)) # (!S1L0 & ((S1L0))))) # (!S1L0 & (((!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux13~11
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (X1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~61
S1L0 = (!W1_signextend[9] & ((W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~45
S1L0 = (W1_signextend[8] & (X1L0)) # (!W1_signextend[8] & ((S1L0) # ((X1L0 & W1_signextend[7]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux17~0
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~46
S1L0 = (W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux25~2
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((DB1_w569w[6]))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~43
S1L0 = (W1_signextend[8] & (((S1L0 & !W1_signextend[9])))) # (!W1_signextend[8] & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~4
S1L0 = X1L0 $ (((T1L0) # ((!C1_WideOr4 & V1_sigout[6]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux25~3
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux25~4
S1L0 = (T1L0 & ((S1L0) # ((X1L0 & U1L0)))) # (!T1L0 & (S1L0 & ((X1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux25~5
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (EB1_w513w[6])))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux25~6
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~44
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux25~7
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux25~8
S1L0 = (S1L0 & (X1L0 & (!U1L0 & !U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux25~9
S1L0 = (S1L0 & (((S1L44)))) # (!S1L0 & ((S1L44 & ((S1L0))) # (!S1L44 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux25~10
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux57~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux46~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~62
S1L0 = (!W1_signextend[8] & (!W1_signextend[9] & !W1_signextend[7]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~63
S1L0 = (S1L0 & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~64
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~14
S1L0 = (S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0))))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~47
S1L0 = (W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~15
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~16
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((DB1_w569w[17]))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~45
S1L0 = (!W1_signextend[8] & ((W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~46
S1L0 = (S1L0) # ((W1_signextend[8] & S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|result~5
S1L0 = X1L0 $ (((C1_WideOr4 & ((T1L0))) # (!C1_WideOr4 & (V1_sigout[17]))));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux14~1
T1L0 = (C1_WideOr4 & (T1L0)) # (!C1_WideOr4 & ((V1_sigout[17])));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~17
S1L0 = (U1L0 & (U1L0 & ((T1L0) # (X1L0)))) # (!U1L0 & (((T1L0 & X1L0)) # (!U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~18
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~19
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (EB1_w513w[17])))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~20
S1L0 = (S1L0 & ((S1L0 & (X1L0)) # (!S1L0 & ((S1L0))))) # (!S1L0 & (((!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~21
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (X1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux56~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~65
S1L0 = (S1L0) # (S1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~66
S1L0 = (!W1_signextend[9] & ((W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux16~5
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~48
S1L0 = (W1_signextend[9] & (X1L0)) # (!W1_signextend[9] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux24~2
S1L0 = (S1L0 & ((S1L0 & (EB1_w513w[7])) # (!S1L0 & ((DB1_w569w[7]))))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~47
S1L0 = (W1_signextend[8] & (((S1L0 & !W1_signextend[9])))) # (!W1_signextend[8] & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~5
S1L0 = X1L0 $ (((T1L0) # ((!C1_WideOr4 & V1_sigout[7]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux24~3
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux24~4
S1L0 = (T1L0 & ((S1L0) # ((X1L0 & U1L0)))) # (!T1L0 & (S1L0 & ((X1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux24~5
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux24~6
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~48
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux24~7
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux24~8
S1L0 = (S1L0 & (X1L0 & (!U1L0 & !U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux24~9
S1L0 = (S1L0 & (((S1L44)))) # (!S1L0 & ((S1L44 & ((S1L0))) # (!S1L44 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux24~10
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux63~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~2
S1L0 = (U1L0 & ((X1L0 $ (U1L0)))) # (!U1L0 & (X1L0 & ((!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~3
S1L0 = (U1L0 & (!U1L0 & !U1L0));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux0~0
T1L0 = (C1_state.compute_I) # ((C1_state.compute_address) # ((V1_sigout[31] & !C1_state.decode)));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux1~0
T1L0 = (C1_state.compute_I) # ((C1_state.compute_address) # ((V1_sigout[30] & !C1_state.decode)));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux2~0
T1L0 = (C1_state.compute_I) # ((C1_state.compute_address) # ((V1_sigout[29] & !C1_state.decode)));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux3~0
T1L0 = (C1_state.compute_I) # ((C1_state.compute_address) # ((V1_sigout[28] & !C1_state.decode)));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux4~0
T1L0 = (C1_state.compute_I) # ((C1_state.compute_address) # ((V1_sigout[27] & !C1_state.decode)));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux5~0
T1L0 = (C1_state.compute_I) # ((C1_state.compute_address) # ((V1_sigout[26] & !C1_state.decode)));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux6~0
T1L0 = (C1_state.compute_I) # ((C1_state.compute_address) # ((V1_sigout[25] & !C1_state.decode)));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux7~0
T1L0 = (C1_state.compute_I) # ((C1_state.compute_address) # ((V1_sigout[24] & !C1_state.decode)));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux8~0
T1L0 = (C1_state.compute_I) # ((C1_state.compute_address) # ((V1_sigout[23] & !C1_state.decode)));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux9~0
T1L0 = (C1_state.compute_I) # ((C1_state.compute_address) # ((V1_sigout[22] & !C1_state.decode)));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux15~1
T1L0 = (C1_WideOr4 & (T1L0)) # (!C1_WideOr4 & ((V1_sigout[16])));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan2~0
S1L0 = (X1L0) # ((X1L0) # ((X1L0) # (X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan2~1
S1L0 = (X1L0) # ((X1L0) # ((X1L0) # (X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan2~2
S1L0 = (X1L0) # ((X1L0) # ((X1L0) # (X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan2~3
S1L0 = (X1L0) # ((X1L0) # ((X1L0) # (X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan2~4
S1L0 = (X1L0) # ((X1L0) # ((X1L0) # (X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan2~5
S1L0 = (X1L0) # ((X1L0) # ((X1L0) # (X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|LessThan2~6
S1L0 = (X1L0) # ((X1L0) # ((X1L0) # (X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~4
S1L0 = (S1L0) # ((S1L0) # ((S1L0) # (S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~5
S1L0 = (X1L0) # ((X1L0) # ((S1L0) # (S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~6
S1L0 = (S1L0) # ((S1L0) # ((X1L0) # (S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~7
S1L0 = U1L0 $ (((U1L0 & ((X1L0) # (!S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~8
S1L0 = (U1L0 & (((S1L0)))) # (!U1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~9
S1L0 = (U1L0 & ((U1L0 & ((X1L0) # (T1L0))) # (!U1L0 & (X1L0 & T1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~10
S1L0 = (S1L0) # ((S1L0 & !U1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|result~6
S1L0 = X1L0 $ (T1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~11
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (EB1_w513w[0])) # (!U1L0 & ((DB1_w569w[0])))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~49
S1L0 = (!W1_signextend[8] & ((W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~50
S1L0 = (S1L0) # ((W1_signextend[8] & S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~51
S1L0 = (W1_signextend[9] & ((W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~52
S1L0 = (!W1_signextend[7] & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~53
S1L0 = (!W1_signextend[8] & ((S1L0) # ((W1_signextend[7] & S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~54
S1L0 = (!W1_signextend[9] & ((S1L0) # ((W1_signextend[8] & S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~55
S1L0 = (W1_signextend[10] & (S1L0)) # (!W1_signextend[10] & (((S1L0) # (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~12
S1L0 = (U1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!U1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~13
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~6
S1L0 = (X1L0 & (T1L0 & (X1L0 $ (!T1L0)))) # (!X1L0 & (!T1L0 & (X1L0 $ (!T1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~7
S1L0 = (!S1L0 & (!S1L0 & (!S1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~8
S1L0 = (S1L0 & (S1L0 & (!S1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~9
S1L0 = X1L0 $ (((T1L0) # ((!C1_WideOr4 & V1_sigout[8]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~10
S1L0 = X1L0 $ (((T1L0) # ((!C1_WideOr4 & V1_sigout[10]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~11
S1L0 = X1L0 $ (((T1L0) # ((!C1_WideOr4 & V1_sigout[11]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~12
S1L0 = (!S1L0 & (!S1L0 & (!S1L0 & !S1L0)));


--T1L0 is datapath:datapathcircuit|mux4to1:alu_inputb_4x1mux|Mux19~2
T1L0 = (C1_WideOr4 & ((C1_WideOr5 & (W1_signextend[10])) # (!C1_WideOr5 & ((W1_signextend[12])))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~13
S1L0 = X1L0 $ (((T1L0) # ((!C1_WideOr4 & V1_sigout[12]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~14
S1L0 = X1L0 $ (((T1L0) # ((!C1_WideOr4 & V1_sigout[13]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~15
S1L0 = X1L0 $ (((T1L0) # ((!C1_WideOr4 & V1_sigout[14]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~16
S1L0 = X1L0 $ (((T1L0) # ((!C1_WideOr4 & V1_sigout[15]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~17
S1L0 = (!S1L0 & (!S1L0 & (!S1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~18
S1L0 = X1L0 $ (T1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~19
S1L0 = X1L0 $ (T1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~20
S1L0 = X1L0 $ (T1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~21
S1L0 = X1L0 $ (T1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~22
S1L0 = (!S1L0 & (!S1L0 & (!S1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~23
S1L0 = X1L0 $ (((C1_WideOr4 & ((T1L0))) # (!C1_WideOr4 & (V1_sigout[16]))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~24
S1L0 = (!S1L0 & (!S1L0 & (!S1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~25
S1L0 = X1L0 $ (T1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~26
S1L0 = X1L0 $ (T1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~27
S1L0 = (!S1L0 & (!S1L0 & (!S1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~28
S1L0 = X1L0 $ (T1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~29
S1L0 = X1L0 $ (T1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~30
S1L0 = X1L0 $ (T1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~31
S1L0 = X1L0 $ (T1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~32
S1L0 = (!S1L0 & (!S1L0 & (!S1L0 & !S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~33
S1L0 = (S1L0 & (S1L0 & (S1L0 & S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Equal0~34
S1L0 = (S1L0 & (S1L0 & (S1L0 & S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~56
S1L0 = (S1L0 & (!W1_signextend[6] & !W1_signextend[10]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~14
S1L0 = (U1L0 & (S1L0)) # (!U1L0 & (((X1L0 & S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~15
S1L0 = (U1L0 & ((U1L0 & ((!S1L0))) # (!U1L0 & (S1L0)))) # (!U1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~16
S1L0 = (U1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!U1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~17
S1L0 = (S1L0 & ((S1L0) # ((S1L0 & !U1L0)))) # (!S1L0 & (((S1L0 & !U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux23~1
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux23~2
S1L0 = (W1_signextend[9] & (!U1L0 & !S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux23~3
S1L0 = (S1L0 & ((X1L0) # ((S1L0 & S1L0)))) # (!S1L0 & (S1L0 & (S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~67
S1L0 = (W1_signextend[9] & (((S1L0 & !W1_signextend[7])))) # (!W1_signextend[9] & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~68
S1L0 = (W1_signextend[8] & (((S1L0 & !W1_signextend[9])))) # (!W1_signextend[8] & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~57
S1L0 = (S1L0) # (S1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~58
S1L0 = (!W1_signextend[9] & ((W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~49
S1L0 = (S1L0) # ((W1_signextend[9] & X1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux23~4
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((DB1_w569w[8]))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux23~5
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux23~6
S1L0 = (T1L0 & ((S1L0) # ((X1L0 & U1L0)))) # (!T1L0 & (S1L0 & ((X1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux23~7
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (EB1_w513w[8])))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~59
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux23~8
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux23~9
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux23~10
S1L0 = (S1L0) # ((S1L0 & (S1L0 & !U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux55~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux62~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux1~1
S1L0 = (U1L0 & (U1L0 & (!U1L0 & !U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~60
S1L0 = (!W1_signextend[7] & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~61
S1L0 = (!W1_signextend[8] & ((S1L0) # ((W1_signextend[7] & S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~62
S1L0 = (!W1_signextend[9] & ((S1L0) # ((W1_signextend[8] & S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~69
S1L0 = (!W1_signextend[10] & ((S1L0) # ((W1_signextend[9] & S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux30~1
S1L0 = (U1L0 & ((S1L0) # ((W1_signextend[10] & S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux30~2
S1L0 = (S1L0 & ((S1L0) # ((S1L0 & S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux1~2
S1L0 = (U1L0 & (!U1L0 & (!U1L0 & !U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~70
S1L0 = (U1L0 & ((S1L0) # ((W1_signextend[10] & S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~71
S1L0 = (U1L0 & (EB1_w513w[1])) # (!U1L0 & ((DB1_w569w[1])));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux30~3
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux30~4
S1L0 = (X1L0 & ((S1L0) # ((S1L0 & !U1L0)))) # (!X1L0 & (((S1L0 & !U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux30~5
S1L0 = (S1L0) # ((S1L0 & !U1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~69
S1L0 = (W1_signextend[9] & (((S1L0 & !W1_signextend[8])))) # (!W1_signextend[9] & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~50
S1L0 = (W1_signextend[9] & (X1L0)) # (!W1_signextend[9] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux21~1
S1L0 = (S1L0 & ((S1L0 & (EB1_w513w[10])) # (!S1L0 & ((DB1_w569w[10]))))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~63
S1L0 = (!W1_signextend[9] & ((W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux21~2
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux21~3
S1L0 = (T1L0 & ((S1L0) # ((X1L0 & U1L0)))) # (!T1L0 & (S1L0 & ((X1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux21~4
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux21~5
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux21~6
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux21~7
S1L0 = (S1L0 & ((S1L0) # ((S1L0 & S1L0)))) # (!S1L0 & (S1L0 & (S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux21~8
S1L0 = (S1L0 & ((X1L0) # ((S1L0 & !U1L0)))) # (!S1L0 & (((S1L0 & !U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux53~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux47~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~70
S1L0 = (X1L0 & (S1L0 & !W1_signextend[6]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~71
S1L0 = (W1_signextend[9] & ((W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~72
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~73
S1L0 = (S1L0) # ((S1L0 & !W1_signextend[9]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~72
S1L0 = (W1_signextend[10] & (((U1L0)))) # (!W1_signextend[10] & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~73
S1L0 = (W1_signextend[10] & ((S1L0 & ((X1L0))) # (!S1L0 & (S1L0)))) # (!W1_signextend[10] & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~74
S1L0 = (U1L0 & (((S1L0 & !W1_signextend[10])))) # (!U1L0 & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~75
S1L0 = (U1L0 & (EB1_w513w[16])) # (!U1L0 & ((DB1_w569w[16])));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux15~0
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~76
S1L0 = (U1L0 & ((X1L0) # (T1L0))) # (!U1L0 & (X1L0 & T1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux15~1
S1L0 = (U1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!U1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux15~2
S1L0 = (X1L0 & ((S1L0) # ((S1L0 & !U1L0)))) # (!X1L0 & (((S1L0 & !U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux15~3
S1L0 = (S1L0 & ((S1L0) # ((S1L0 & !U1L0)))) # (!S1L0 & (((S1L0 & !U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux20~0
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux20~1
S1L0 = (S1L0 & ((X1L0) # ((S1L0 & S1L0)))) # (!S1L0 & (S1L0 & (S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~74
S1L0 = (W1_signextend[9] & (((S1L0 & !W1_signextend[8])))) # (!W1_signextend[9] & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~51
S1L0 = (W1_signextend[8] & (X1L0)) # (!W1_signextend[8] & ((W1_signextend[9] & (X1L0)) # (!W1_signextend[9] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux20~2
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((DB1_w569w[11]))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~64
S1L0 = (!W1_signextend[9] & ((W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux20~3
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux20~4
S1L0 = (T1L0 & ((S1L0) # ((X1L0 & U1L0)))) # (!T1L0 & (S1L0 & ((X1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux20~5
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (EB1_w513w[11])))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux20~6
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux20~7
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux20~8
S1L0 = (S1L0) # ((S1L0 & (S1L0 & !U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux52~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L75 is datapath:datapathcircuit|MIPS_ALU:alu|Mux32~0
S1L75 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L73)))));


--S1L76 is datapath:datapathcircuit|MIPS_ALU:alu|Mux0~0
S1L76 = (U1L0 & (X1L0 & (!U1L0 & !U1L0)));


--S1L77 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~18
S1L77 = (U1L0 & ((S1L0))) # (!U1L0 & (U1L0));


--S1L6 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~19
S1L6 = (U1L0 & (((S1L77)))) # (!U1L0 & ((S1L77 & (EB1L0)) # (!S1L77 & ((DB1L0)))));


--S1L5 is datapath:datapathcircuit|MIPS_ALU:alu|Mux0~1
S1L5 = (!U1L0 & ((S1L76) # ((S1L6 & !U1L0))));


--S1L78 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~77
S1L78 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~78
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~79
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~80
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~81
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~82
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~83
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~84
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~85
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~86
S1L0 = T1L0 $ (((U1L0) # ((U1L0 & U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux0~2
S1L0 = (X1L0 & ((U1L0) # (T1L0))) # (!X1L0 & (U1L0 & T1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~75
S1L0 = (W1_signextend[8] & (((S1L0) # (S1L0)))) # (!W1_signextend[8] & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~76
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~77
S1L0 = (W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~78
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~79
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~80
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~81
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~82
S1L0 = (W1_signextend[7] & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~83
S1L0 = (W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~84
S1L0 = (S1L0) # ((S1L0 & !W1_signextend[7]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~85
S1L0 = (W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~20
S1L0 = (W1_signextend[7] & (S1L0)) # (!W1_signextend[7] & (((W1_signextend[6] & X1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux0~3
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux0~4
S1L0 = (W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux0~5
S1L0 = (U1L0) # ((W1_signextend[10] & (S1L0)) # (!W1_signextend[10] & ((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux0~6
S1L0 = (X1L0 & (((S1L0) # (S1L0)))) # (!X1L0 & (!U1L0 & ((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux0~7
S1L0 = (U1L0 & (!U1L0 & S1L0)) # (!U1L0 & (U1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux0~8
S1L0 = (U1L0 & (((S1L0)))) # (!U1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux0~9
S1L0 = (U1L0 & (((S1L0 & !U1L0)))) # (!U1L0 & (S1L5));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux19~0
S1L0 = (S1L0 & ((W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~86
S1L0 = (W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~52
S1L0 = (W1_signextend[8] & (X1L0)) # (!W1_signextend[8] & ((W1_signextend[9] & (X1L0)) # (!W1_signextend[9] & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux19~1
S1L0 = (S1L0 & ((S1L0 & (EB1_w513w[12])) # (!S1L0 & ((DB1_w569w[12]))))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~65
S1L0 = (!W1_signextend[8] & (!W1_signextend[9] & ((S1L0) # (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux19~2
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux19~3
S1L0 = (T1L0 & ((S1L0) # ((X1L0 & U1L0)))) # (!T1L0 & (S1L0 & ((X1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux19~4
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux19~5
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux19~6
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux19~7
S1L0 = (!U1L0 & ((S1L0) # ((S1L0 & S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux19~8
S1L0 = (S1L0) # ((S1L0 & X1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux51~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux33~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L71)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~87
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~88
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~89
S1L0 = (W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~53
S1L0 = (W1_signextend[9] & (X1L0)) # (!W1_signextend[9] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~90
S1L0 = (!W1_signextend[7] & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~91
S1L0 = (W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~92
S1L0 = (!W1_signextend[8] & ((S1L0) # ((W1_signextend[7] & S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~93
S1L0 = (W1_signextend[7] & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~94
S1L0 = (W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~95
S1L0 = (S1L0) # ((S1L0 & !W1_signextend[7]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~96
S1L0 = (!W1_signextend[9] & ((S1L0) # ((W1_signextend[8] & S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~97
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~98
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~99
S1L0 = (S1L0) # ((W1_signextend[9] & S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~107
S1L0 = (W1_signextend[10] & (((U1L0)))) # (!W1_signextend[10] & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Add0~108
S1L0 = (W1_signextend[10] & ((S1L0 & ((X1L0))) # (!S1L0 & (S1L0)))) # (!W1_signextend[10] & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux1~3
S1L0 = (S1L0 & S1L0);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux1~4
S1L0 = (X1L0 & (S1L0 & !U1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux1~5
S1L0 = (U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux1~6
S1L0 = (U1L0 & ((X1L0) # (T1L0))) # (!U1L0 & (X1L0 & T1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~66
S1L0 = (S1L0 & ((W1_signextend[6] & (X1L0)) # (!W1_signextend[6] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux1~7
S1L0 = (U1L0 & (((S1L0 & !W1_signextend[10])))) # (!U1L0 & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux1~8
S1L0 = (U1L0 & ((S1L0) # ((!U1L0)))) # (!U1L0 & (((S1L0 & U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux1~9
S1L0 = (U1L0 & (((S1L0)))) # (!U1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux1~10
S1L0 = (S1L0) # ((S1L0) # ((S1L0 & S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux18~1
S1L0 = (S1L0 & ((X1L0) # ((S1L0 & S1L0)))) # (!S1L0 & (S1L0 & (S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~100
S1L0 = (W1_signextend[8] & (S1L0)) # (!W1_signextend[8] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~101
S1L0 = (W1_signextend[9] & (S1L0)) # (!W1_signextend[9] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight1~54
S1L0 = (W1_signextend[9] & (X1L0)) # (!W1_signextend[9] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux18~2
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((DB1_w569w[13]))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~67
S1L0 = (S1L0 & (!W1_signextend[8] & !W1_signextend[9]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux18~3
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux18~4
S1L0 = (T1L0 & ((S1L0) # ((X1L0 & U1L0)))) # (!T1L0 & (S1L0 & ((X1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux18~5
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (EB1_w513w[13])))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux18~6
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux18~7
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux18~8
S1L0 = (S1L0) # ((S1L0 & (S1L0 & !U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux50~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux34~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L69)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux2~0
S1L0 = (S1L0 & ((S1L0 & (EB1L0)) # (!S1L0 & ((DB1L0))))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux2~1
S1L0 = (U1L0 & (U1L0 & ((T1L0) # (X1L0)))) # (!U1L0 & (((T1L0 & X1L0)) # (!U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux2~2
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux2~3
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~102
S1L0 = (!W1_signextend[6] & ((W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~103
S1L0 = (W1_signextend[7] & (X1L0)) # (!W1_signextend[7] & ((X1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~104
S1L0 = (S1L0) # ((W1_signextend[6] & S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux2~4
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux2~5
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux2~6
S1L0 = (W1_signextend[10] & (((U1L0)))) # (!W1_signextend[10] & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux2~7
S1L0 = (W1_signextend[10] & ((S1L0 & ((X1L0))) # (!S1L0 & (S1L0)))) # (!W1_signextend[10] & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux2~8
S1L0 = (U1L0 & (((S1L0 & !S1L0)))) # (!U1L0 & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux2~9
S1L0 = (S1L0 & ((X1L0) # ((S1L0 & !U1L0)))) # (!S1L0 & (((S1L0 & !U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux17~1
S1L0 = (S1L0 & ((S1L0 & (EB1_w513w[14])) # (!S1L0 & ((DB1_w569w[14]))))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux17~2
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux17~3
S1L0 = (T1L0 & ((S1L0) # ((X1L0 & U1L0)))) # (!T1L0 & (S1L0 & ((X1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux17~4
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux17~5
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux17~6
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux17~7
S1L0 = (S1L0 & ((S1L0) # ((S1L0 & S1L0)))) # (!S1L0 & (S1L0 & (S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux17~8
S1L0 = (S1L0 & ((X1L0) # ((S1L0 & !U1L0)))) # (!S1L0 & (((S1L0 & !U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux49~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux35~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L67)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~105
S1L0 = (W1_signextend[6] & (S1L0)) # (!W1_signextend[6] & ((S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux3~0
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux3~1
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux3~2
S1L0 = (W1_signextend[10] & (((U1L0)))) # (!W1_signextend[10] & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux3~3
S1L0 = (W1_signextend[10] & ((S1L0 & ((X1L0))) # (!S1L0 & (S1L0)))) # (!W1_signextend[10] & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux3~4
S1L0 = (U1L0 & (U1L0 & ((T1L0) # (X1L0)))) # (!U1L0 & (((T1L0 & X1L0)) # (!U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux3~5
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux3~6
S1L0 = (S1L0 & (EB1L0 & ((S1L0)))) # (!S1L0 & (((S1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux3~7
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux3~8
S1L0 = (S1L0 & ((S1L0) # ((S1L0 & S1L0)))) # (!S1L0 & (S1L0 & (S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux3~9
S1L0 = (S1L0) # ((S1L0 & X1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux16~6
S1L0 = (S1L0 & ((X1L0) # ((S1L0 & S1L0)))) # (!S1L0 & (S1L0 & (S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux16~7
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((DB1_w569w[15]))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftRight0~68
S1L0 = (X1L0 & (S1L0 & !W1_signextend[6]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux16~8
S1L0 = (U1L0 & (((U1L0)))) # (!U1L0 & ((U1L0 & (S1L0)) # (!U1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux16~9
S1L0 = (T1L0 & ((S1L0) # ((X1L0 & U1L0)))) # (!T1L0 & (S1L0 & ((X1L0) # (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux16~10
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (EB1_w513w[15])))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux16~11
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux16~12
S1L0 = (S1L0 & ((S1L0 & ((X1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux16~13
S1L0 = (S1L0) # ((S1L0 & (S1L0 & !U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux48~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux36~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L65)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux6~4
S1L0 = (U1L0 & (U1L0 & (U1L0 & !U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux6~5
S1L0 = (S1L0 & (W1_signextend[10])) # (!S1L0 & ((U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux6~6
S1L0 = (W1_signextend[9]) # (W1_signextend[10]);


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux6~7
S1L0 = (W1_signextend[10]) # ((W1_signextend[8] & !W1_signextend[9]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux4~0
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux4~1
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux4~2
S1L0 = (U1L0 & (U1L0 & ((T1L0) # (X1L0)))) # (!U1L0 & (((T1L0 & X1L0)) # (!U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux4~3
S1L0 = (S1L0 & (S1L0)) # (!S1L0 & (((S1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux4~4
S1L0 = (S1L0 & (S1L0 & ((S1L0) # (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux4~5
S1L0 = (S1L0 & ((S1L0 & (EB1L0)) # (!S1L0 & ((DB1L0))))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux4~6
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux4~7
S1L0 = (S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0))))) # (!S1L0 & (!S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux4~8
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (X1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux4~9
S1L0 = (S1L0 & ((X1L0) # ((S1L0 & !U1L0)))) # (!S1L0 & (((S1L0 & !U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux37~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L63)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux5~0
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux5~1
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux5~2
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((DB1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux5~3
S1L0 = (U1L0 & (U1L0 & ((T1L0) # (X1L0)))) # (!U1L0 & (((T1L0 & X1L0)) # (!U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux5~4
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux5~5
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (EB1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux5~6
S1L0 = (S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0))))) # (!S1L0 & (((!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux5~7
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (X1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux5~8
S1L0 = (S1L0 & ((X1L0) # ((S1L0 & !U1L0)))) # (!S1L0 & (((S1L0 & !U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux38~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L61)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux6~8
S1L0 = (U1L0 & (U1L0 & ((T1L0) # (X1L0)))) # (!U1L0 & (((T1L0 & X1L0)) # (!U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux6~9
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux6~10
S1L0 = (S1L0 & (EB1L0 & (S1L0))) # (!S1L0 & (((S1L0) # (!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux6~11
S1L0 = (S1L0 & ((S1L0))) # (!S1L0 & (DB1L0 & !S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux6~12
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux6~13
S1L0 = (S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0))))) # (!S1L0 & (S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux6~14
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (!S1L0));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux6~15
S1L0 = (S1L0) # ((!S1L0 & (S1L0 & S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux6~16
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (X1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux6~17
S1L0 = (S1L0 & ((X1L0) # ((S1L0 & !U1L0)))) # (!S1L0 & (((S1L0 & !U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux39~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L59)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux7~1
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux7~2
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux7~3
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((DB1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux7~4
S1L0 = (U1L0 & (U1L0 & ((T1L0) # (X1L0)))) # (!U1L0 & (((T1L0 & X1L0)) # (!U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux7~5
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux7~6
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (EB1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux7~7
S1L0 = (S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0))))) # (!S1L0 & (((!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux7~8
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (X1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux7~9
S1L0 = (S1L0 & ((X1L0) # ((S1L0 & !U1L0)))) # (!S1L0 & (((S1L0 & !U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux8~4
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux8~5
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux8~6
S1L0 = (S1L0 & ((S1L0 & (EB1L0)) # (!S1L0 & ((DB1L0))))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux8~7
S1L0 = (U1L0 & (U1L0 & ((T1L0) # (X1L0)))) # (!U1L0 & (((T1L0 & X1L0)) # (!U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux8~8
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux8~9
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux8~10
S1L0 = (S1L0 & ((S1L0 & (X1L0)) # (!S1L0 & ((S1L0))))) # (!S1L0 & (((!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux8~11
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (X1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux9~4
S1L0 = (S1L0 & ((S1L0 & (S1L0)) # (!S1L0 & ((S1L0))))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux9~5
S1L0 = (S1L0 & (((S1L0)))) # (!S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux9~6
S1L0 = (S1L0 & (((!S1L0)))) # (!S1L0 & ((S1L0 & ((DB1L0))) # (!S1L0 & (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux9~7
S1L0 = (U1L0 & (U1L0 & ((T1L0) # (X1L0)))) # (!U1L0 & (((T1L0 & X1L0)) # (!U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux9~8
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (S1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux9~9
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (EB1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux9~10
S1L0 = (S1L0 & ((S1L0 & (X1L0)) # (!S1L0 & ((S1L0))))) # (!S1L0 & (((!S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux9~11
S1L0 = (S1L0 & ((S1L0 & ((S1L0))) # (!S1L0 & (X1L0)))) # (!S1L0 & (((S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux40~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L57)))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux41~0
S1L0 = (!V1L0 & ((U1L0 & (EB1L0)) # (!U1L0 & ((DB1L55)))));


--Z1_rd_data1[1] is datapath:datapathcircuit|register_file:registerfile|rd_data1[1]
--register power-up is low

Z1_rd_data1[1] = DFFEAS(Z1L19, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[2] is datapath:datapathcircuit|register_file:registerfile|rd_data1[2]
--register power-up is low

Z1_rd_data1[2] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[3] is datapath:datapathcircuit|register_file:registerfile|rd_data1[3]
--register power-up is low

Z1_rd_data1[3] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[4] is datapath:datapathcircuit|register_file:registerfile|rd_data1[4]
--register power-up is low

Z1_rd_data1[4] = DFFEAS(Z1L20, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[5] is datapath:datapathcircuit|register_file:registerfile|rd_data1[5]
--register power-up is low

Z1_rd_data1[5] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[6] is datapath:datapathcircuit|register_file:registerfile|rd_data1[6]
--register power-up is low

Z1_rd_data1[6] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[7] is datapath:datapathcircuit|register_file:registerfile|rd_data1[7]
--register power-up is low

Z1_rd_data1[7] = DFFEAS(Z1L21, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[8] is datapath:datapathcircuit|register_file:registerfile|rd_data1[8]
--register power-up is low

Z1_rd_data1[8] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[9] is datapath:datapathcircuit|register_file:registerfile|rd_data1[9]
--register power-up is low

Z1_rd_data1[9] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[10] is datapath:datapathcircuit|register_file:registerfile|rd_data1[10]
--register power-up is low

Z1_rd_data1[10] = DFFEAS(Z1L22, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[11] is datapath:datapathcircuit|register_file:registerfile|rd_data1[11]
--register power-up is low

Z1_rd_data1[11] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[12] is datapath:datapathcircuit|register_file:registerfile|rd_data1[12]
--register power-up is low

Z1_rd_data1[12] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[13] is datapath:datapathcircuit|register_file:registerfile|rd_data1[13]
--register power-up is low

Z1_rd_data1[13] = DFFEAS(Z1L23, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[14] is datapath:datapathcircuit|register_file:registerfile|rd_data1[14]
--register power-up is low

Z1_rd_data1[14] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[15] is datapath:datapathcircuit|register_file:registerfile|rd_data1[15]
--register power-up is low

Z1_rd_data1[15] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[16] is datapath:datapathcircuit|register_file:registerfile|rd_data1[16]
--register power-up is low

Z1_rd_data1[16] = DFFEAS(Z1L24, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[17] is datapath:datapathcircuit|register_file:registerfile|rd_data1[17]
--register power-up is low

Z1_rd_data1[17] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[18] is datapath:datapathcircuit|register_file:registerfile|rd_data1[18]
--register power-up is low

Z1_rd_data1[18] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[19] is datapath:datapathcircuit|register_file:registerfile|rd_data1[19]
--register power-up is low

Z1_rd_data1[19] = DFFEAS(Z1L25, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[20] is datapath:datapathcircuit|register_file:registerfile|rd_data1[20]
--register power-up is low

Z1_rd_data1[20] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[21] is datapath:datapathcircuit|register_file:registerfile|rd_data1[21]
--register power-up is low

Z1_rd_data1[21] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[22] is datapath:datapathcircuit|register_file:registerfile|rd_data1[22]
--register power-up is low

Z1_rd_data1[22] = DFFEAS(Z1L26, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[23] is datapath:datapathcircuit|register_file:registerfile|rd_data1[23]
--register power-up is low

Z1_rd_data1[23] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[24] is datapath:datapathcircuit|register_file:registerfile|rd_data1[24]
--register power-up is low

Z1_rd_data1[24] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[25] is datapath:datapathcircuit|register_file:registerfile|rd_data1[25]
--register power-up is low

Z1_rd_data1[25] = DFFEAS(Z1L27, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[26] is datapath:datapathcircuit|register_file:registerfile|rd_data1[26]
--register power-up is low

Z1_rd_data1[26] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[27] is datapath:datapathcircuit|register_file:registerfile|rd_data1[27]
--register power-up is low

Z1_rd_data1[27] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[28] is datapath:datapathcircuit|register_file:registerfile|rd_data1[28]
--register power-up is low

Z1_rd_data1[28] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[29] is datapath:datapathcircuit|register_file:registerfile|rd_data1[29]
--register power-up is low

Z1_rd_data1[29] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[30] is datapath:datapathcircuit|register_file:registerfile|rd_data1[30]
--register power-up is low

Z1_rd_data1[30] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data1[31] is datapath:datapathcircuit|register_file:registerfile|rd_data1[31]
--register power-up is low

Z1_rd_data1[31] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3
KB1L0 = AMPP_FUNCTION(H1_splitter_nodes_receive_0[3], N1_irf_reg[1][3], Q1_state[4], N1_virtual_ir_scan_reg);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~10
KB1L0 = AMPP_FUNCTION(N1_irf_reg[1][2], H1_splitter_nodes_receive_0[3], Q1_state[8], N1_virtual_ir_scan_reg);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~11
KB1L0 = AMPP_FUNCTION(N1_irf_reg[1][1], KB1_ram_rom_data_shift_cntr_reg[1], KB1_ram_rom_data_shift_cntr_reg[0]);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~12
KB1L0 = AMPP_FUNCTION(KB1L0, KB1L0, KB1L0, KB1L0);


--P1_WORD_SR[2] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]
--register power-up is low

P1_WORD_SR[2] = AMPP_FUNCTION(A1L0, P1L0, P1L0);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4
P1L0 = AMPP_FUNCTION(P1_word_counter[4], P1_word_counter[3], P1_word_counter[0], P1_word_counter[2]);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5
P1L0 = AMPP_FUNCTION(Q1_state[4], P1_WORD_SR[2], P1_clear_signal, P1L0);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~13
P1L0 = AMPP_FUNCTION(P1_word_counter[0], P1_word_counter[1], P1_word_counter[4], P1_word_counter[2]);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~14
P1L0 = AMPP_FUNCTION(Q1_state[4], KB1L0, Q1_state[3], P1_clear_signal);


--C1L0 is MIPS_controller:controllercircuit|memwrite~0
C1L0 = (!C1_state.memaccess_SW & !C1_state.store_inregisterfile_lw);


--C1_WideOr3 is MIPS_controller:controllercircuit|WideOr3
C1_WideOr3 = (C1_state.memaccess_lw) # ((C1_state.fetch_buffer0) # (!C1_state.fetch));


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0
KB1L0 = AMPP_FUNCTION(N1_irf_reg[1][2], H1_splitter_nodes_receive_0[3], Q1_state[5], N1_virtual_ir_scan_reg);


--X1L0 is datapath:datapathcircuit|mux2to1:programcountermux|y[4]~4
X1L0 = (C1_WideOr2 & (T1L0)) # (!C1_WideOr2 & ((V1_sigout[4])));


--X1L0 is datapath:datapathcircuit|mux2to1:programcountermux|y[6]~5
X1L0 = (C1_WideOr2 & (T1L0)) # (!C1_WideOr2 & ((V1_sigout[6])));


--KB1_ram_rom_data_reg[2] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]
--register power-up is low

KB1_ram_rom_data_reg[2] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3
KB1L0 = AMPP_FUNCTION(JB1_q_b[1], KB1_ram_rom_data_reg[2], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1
KB1L0 = AMPP_FUNCTION(KB1L0, KB1_ram_rom_data_shift_cntr_reg[1], KB1L0, KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2
KB1L0 = AMPP_FUNCTION(KB1L0, KB1_ram_rom_data_shift_cntr_reg[0], KB1L0, KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3
KB1L0 = AMPP_FUNCTION(KB1L0, KB1_ram_rom_data_shift_cntr_reg[4], KB1L0, KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4
KB1L0 = AMPP_FUNCTION(KB1L0, KB1_ram_rom_data_shift_cntr_reg[3], KB1L0, KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5
KB1L0 = AMPP_FUNCTION(KB1L0, KB1_ram_rom_data_shift_cntr_reg[2], KB1L0, KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[5]~6
KB1L0 = AMPP_FUNCTION(KB1L0, KB1_ram_rom_data_shift_cntr_reg[5], KB1L0, KB1L0);


--Z1_regs[26][0] is datapath:datapathcircuit|register_file:registerfile|regs[26][0]
--register power-up is low

Z1_regs[26][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--W1_readreg2[3] is datapath:datapathcircuit|instruction_register:instructionregister|readreg2[3]
--register power-up is low

W1_readreg2[3] = DFFEAS(V1_sigout[19], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--Z1_regs[22][0] is datapath:datapathcircuit|register_file:registerfile|regs[22][0]
--register power-up is low

Z1_regs[22][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--W1_readreg2[2] is datapath:datapathcircuit|instruction_register:instructionregister|readreg2[2]
--register power-up is low

W1_readreg2[2] = DFFEAS(V1_sigout[18], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--Z1_regs[18][0] is datapath:datapathcircuit|register_file:registerfile|regs[18][0]
--register power-up is low

Z1_regs[18][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][0])) # (!W1_readreg2[2] & ((Z1_regs[18][0])))));


--Z1_regs[30][0] is datapath:datapathcircuit|register_file:registerfile|regs[30][0]
--register power-up is low

Z1_regs[30][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][0]))) # (!Z1L0 & (Z1_regs[26][0])))) # (!W1_readreg2[3] & (((Z1L0))));


--W1_readreg2[1] is datapath:datapathcircuit|instruction_register:instructionregister|readreg2[1]
--register power-up is low

W1_readreg2[1] = DFFEAS(V1_sigout[17], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--Z1_regs[21][0] is datapath:datapathcircuit|register_file:registerfile|regs[21][0]
--register power-up is low

Z1_regs[21][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][0] is datapath:datapathcircuit|register_file:registerfile|regs[25][0]
--register power-up is low

Z1_regs[25][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][0] is datapath:datapathcircuit|register_file:registerfile|regs[17][0]
--register power-up is low

Z1_regs[17][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][0])) # (!W1_readreg2[3] & ((Z1_regs[17][0])))));


--Z1_regs[29][0] is datapath:datapathcircuit|register_file:registerfile|regs[29][0]
--register power-up is low

Z1_regs[29][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][0]))) # (!Z1L0 & (Z1_regs[21][0])))) # (!W1_readreg2[2] & (((Z1L0))));


--W1_readreg2[0] is datapath:datapathcircuit|instruction_register:instructionregister|readreg2[0]
--register power-up is low

W1_readreg2[0] = DFFEAS(V1_sigout[16], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--Z1_regs[24][0] is datapath:datapathcircuit|register_file:registerfile|regs[24][0]
--register power-up is low

Z1_regs[24][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[20][0] is datapath:datapathcircuit|register_file:registerfile|regs[20][0]
--register power-up is low

Z1_regs[20][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][0] is datapath:datapathcircuit|register_file:registerfile|regs[16][0]
--register power-up is low

Z1_regs[16][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[20][0])) # (!W1_readreg2[2] & ((Z1_regs[16][0])))));


--Z1_regs[28][0] is datapath:datapathcircuit|register_file:registerfile|regs[28][0]
--register power-up is low

Z1_regs[28][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[28][0]))) # (!Z1L0 & (Z1_regs[24][0])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][0] is datapath:datapathcircuit|register_file:registerfile|regs[27][0]
--register power-up is low

Z1_regs[27][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][0] is datapath:datapathcircuit|register_file:registerfile|regs[23][0]
--register power-up is low

Z1_regs[23][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][0] is datapath:datapathcircuit|register_file:registerfile|regs[19][0]
--register power-up is low

Z1_regs[19][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][0])) # (!W1_readreg2[2] & ((Z1_regs[19][0])))));


--Z1_regs[31][0] is datapath:datapathcircuit|register_file:registerfile|regs[31][0]
--register power-up is low

Z1_regs[31][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][0]))) # (!Z1L0 & (Z1_regs[27][0])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--W1_readreg2[4] is datapath:datapathcircuit|instruction_register:instructionregister|readreg2[4]
--register power-up is low

W1_readreg2[4] = DFFEAS(V1_sigout[20], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|rd_data1[3]~2
Z1L0 = (W1_readreg2[4]) # ((W1_readreg2[3] & W1_readreg2[2]));


--Z1_regs[9][0] is datapath:datapathcircuit|register_file:registerfile|regs[9][0]
--register power-up is low

Z1_regs[9][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][0] is datapath:datapathcircuit|register_file:registerfile|regs[10][0]
--register power-up is low

Z1_regs[10][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][0] is datapath:datapathcircuit|register_file:registerfile|regs[8][0]
--register power-up is low

Z1_regs[8][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][0])) # (!W1_readreg2[1] & ((Z1_regs[8][0])))));


--Z1_regs[11][0] is datapath:datapathcircuit|register_file:registerfile|regs[11][0]
--register power-up is low

Z1_regs[11][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][0]))) # (!Z1L0 & (Z1_regs[9][0])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|rd_data1[3]~3
Z1L0 = (W1_readreg2[3] & !W1_readreg2[4]);


--Z1_regs[6][0] is datapath:datapathcircuit|register_file:registerfile|regs[6][0]
--register power-up is low

Z1_regs[6][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][0] is datapath:datapathcircuit|register_file:registerfile|regs[5][0]
--register power-up is low

Z1_regs[5][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][0] is datapath:datapathcircuit|register_file:registerfile|regs[4][0]
--register power-up is low

Z1_regs[4][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][0])) # (!W1_readreg2[0] & ((Z1_regs[4][0])))));


--Z1_regs[7][0] is datapath:datapathcircuit|register_file:registerfile|regs[7][0]
--register power-up is low

Z1_regs[7][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][0]))) # (!Z1L0 & (Z1_regs[6][0])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|rd_data1[3]~4
Z1L0 = (W1_readreg2[2]) # ((W1_readreg2[1] & W1_readreg2[0]));


--Z1_regs[2][0] is datapath:datapathcircuit|register_file:registerfile|regs[2][0]
--register power-up is low

Z1_regs[2][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|rd_data1[3]~5
Z1L0 = (W1_readreg2[1] & !W1_readreg2[2]);


--Z1_regs[1][0] is datapath:datapathcircuit|register_file:registerfile|regs[1][0]
--register power-up is low

Z1_regs[1][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][0])) # (!Z1L0 & ((Z1_regs[1][0])))));


--Z1_regs[3][0] is datapath:datapathcircuit|register_file:registerfile|regs[3][0]
--register power-up is low

Z1_regs[3][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][0]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][0] is datapath:datapathcircuit|register_file:registerfile|regs[14][0]
--register power-up is low

Z1_regs[14][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][0] is datapath:datapathcircuit|register_file:registerfile|regs[13][0]
--register power-up is low

Z1_regs[13][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][0] is datapath:datapathcircuit|register_file:registerfile|regs[12][0]
--register power-up is low

Z1_regs[12][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][0])) # (!W1_readreg2[0] & ((Z1_regs[12][0])))));


--Z1_regs[15][0] is datapath:datapathcircuit|register_file:registerfile|regs[15][0]
--register power-up is low

Z1_regs[15][0] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][0]))) # (!Z1L0 & (Z1_regs[14][0])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|rd_data1[3]~6
Z1L0 = (W1_readreg2[3]) # ((W1_readreg2[4]) # ((W1_readreg2[1] & !W1_readreg2[2])));


--C1L0 is MIPS_controller:controllercircuit|state~24
C1L0 = (C1L0 & C1_state.decode);


--Z1_rd_data0[2] is datapath:datapathcircuit|register_file:registerfile|rd_data0[2]
--register power-up is low

Z1_rd_data0[2] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[0] is datapath:datapathcircuit|register_file:registerfile|rd_data0[0]
--register power-up is low

Z1_rd_data0[0] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[1] is datapath:datapathcircuit|register_file:registerfile|rd_data0[1]
--register power-up is low

Z1_rd_data0[1] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--V1_sigout[9] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[9]
--register power-up is low

V1_sigout[9] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--Z1_rd_data0[29] is datapath:datapathcircuit|register_file:registerfile|rd_data0[29]
--register power-up is low

Z1_rd_data0[29] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[27] is datapath:datapathcircuit|register_file:registerfile|rd_data0[27]
--register power-up is low

Z1_rd_data0[27] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[28] is datapath:datapathcircuit|register_file:registerfile|rd_data0[28]
--register power-up is low

Z1_rd_data0[28] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[26] is datapath:datapathcircuit|register_file:registerfile|rd_data0[26]
--register power-up is low

Z1_rd_data0[26] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[31] is datapath:datapathcircuit|register_file:registerfile|rd_data0[31]
--register power-up is low

Z1_rd_data0[31] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[30] is datapath:datapathcircuit|register_file:registerfile|rd_data0[30]
--register power-up is low

Z1_rd_data0[30] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[25] is datapath:datapathcircuit|register_file:registerfile|rd_data0[25]
--register power-up is low

Z1_rd_data0[25] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[23] is datapath:datapathcircuit|register_file:registerfile|rd_data0[23]
--register power-up is low

Z1_rd_data0[23] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[24] is datapath:datapathcircuit|register_file:registerfile|rd_data0[24]
--register power-up is low

Z1_rd_data0[24] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[22] is datapath:datapathcircuit|register_file:registerfile|rd_data0[22]
--register power-up is low

Z1_rd_data0[22] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[21] is datapath:datapathcircuit|register_file:registerfile|rd_data0[21]
--register power-up is low

Z1_rd_data0[21] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[19] is datapath:datapathcircuit|register_file:registerfile|rd_data0[19]
--register power-up is low

Z1_rd_data0[19] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[20] is datapath:datapathcircuit|register_file:registerfile|rd_data0[20]
--register power-up is low

Z1_rd_data0[20] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[18] is datapath:datapathcircuit|register_file:registerfile|rd_data0[18]
--register power-up is low

Z1_rd_data0[18] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--V1_sigout[10] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[10]
--register power-up is low

V1_sigout[10] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--C1L0 is MIPS_controller:controllercircuit|Selector0~0
C1L0 = (W1_instructiontype[4]) # ((W1_instructiontype[5] & ((W1_instructiontype[2]) # (!U1L0))));


--C1L0 is MIPS_controller:controllercircuit|Selector0~1
C1L0 = (W1_instructiontype[2]) # ((W1_instructiontype[0] & ((!W1_instructiontype[5]))) # (!W1_instructiontype[0] & (W1_instructiontype[1])));


--C1L0 is MIPS_controller:controllercircuit|Selector0~2
C1L0 = (C1_state.decode & ((C1L0) # ((C1L0 & !W1_instructiontype[3]))));


--C1_state.store_inregisterfile_R is MIPS_controller:controllercircuit|state.store_inregisterfile_R
--register power-up is low

C1_state.store_inregisterfile_R = DFFEAS(C1_state.compute_R, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--C1_state.store_inregisterfile_I is MIPS_controller:controllercircuit|state.store_inregisterfile_I
--register power-up is low

C1_state.store_inregisterfile_I = DFFEAS(C1_state.compute_I, A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--C1L0 is MIPS_controller:controllercircuit|Selector0~3
C1L0 = (!C1L0 & (!C1_state.store_inregisterfile_R & (!C1_state.store_inregisterfile_I & C1L0)));


--Z1_rd_data0[5] is datapath:datapathcircuit|register_file:registerfile|rd_data0[5]
--register power-up is low

Z1_rd_data0[5] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[4] is datapath:datapathcircuit|register_file:registerfile|rd_data0[4]
--register power-up is low

Z1_rd_data0[4] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[8] is datapath:datapathcircuit|register_file:registerfile|rd_data0[8]
--register power-up is low

Z1_rd_data0[8] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[6] is datapath:datapathcircuit|register_file:registerfile|rd_data0[6]
--register power-up is low

Z1_rd_data0[6] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[9] is datapath:datapathcircuit|register_file:registerfile|rd_data0[9]
--register power-up is low

Z1_rd_data0[9] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[7] is datapath:datapathcircuit|register_file:registerfile|rd_data0[7]
--register power-up is low

Z1_rd_data0[7] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[3] is datapath:datapathcircuit|register_file:registerfile|rd_data0[3]
--register power-up is low

Z1_rd_data0[3] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[17] is datapath:datapathcircuit|register_file:registerfile|rd_data0[17]
--register power-up is low

Z1_rd_data0[17] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[15] is datapath:datapathcircuit|register_file:registerfile|rd_data0[15]
--register power-up is low

Z1_rd_data0[15] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[16] is datapath:datapathcircuit|register_file:registerfile|rd_data0[16]
--register power-up is low

Z1_rd_data0[16] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[14] is datapath:datapathcircuit|register_file:registerfile|rd_data0[14]
--register power-up is low

Z1_rd_data0[14] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[13] is datapath:datapathcircuit|register_file:registerfile|rd_data0[13]
--register power-up is low

Z1_rd_data0[13] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[11] is datapath:datapathcircuit|register_file:registerfile|rd_data0[11]
--register power-up is low

Z1_rd_data0[11] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[12] is datapath:datapathcircuit|register_file:registerfile|rd_data0[12]
--register power-up is low

Z1_rd_data0[12] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--Z1_rd_data0[10] is datapath:datapathcircuit|register_file:registerfile|rd_data0[10]
--register power-up is low

Z1_rd_data0[10] = DFFEAS(Z1L0, A1L0,  ,  , !A1L0,  ,  ,  ,  );


--V1_sigout[4] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport1|sigout[4]
--register power-up is low

V1_sigout[4] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport1_en,  ,  ,  ,  );


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal1~29
Y1L0 = (Y1L0 & ((C1_WideOr2 & (T1L0)) # (!C1_WideOr2 & ((V1_sigout[2])))));


--V1_sigout[4] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0|sigout[4]
--register power-up is low

V1_sigout[4] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport0_en,  ,  ,  ,  );


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[31]~0
Y1L0 = (JB1_q_a[31] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[28]~1
Y1L0 = (JB1_q_a[28] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[29]~2
Y1L0 = (JB1_q_a[29] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[30]~3
Y1L0 = (JB1_q_a[30] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[26]~4
Y1L0 = (JB1_q_a[26] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[27]~5
Y1L0 = (JB1_q_a[27] & !Y1L0);


--V1_sigout[1] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport1|sigout[1]
--register power-up is low

V1_sigout[1] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport1_en,  ,  ,  ,  );


--V1_sigout[1] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0|sigout[1]
--register power-up is low

V1_sigout[1] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport0_en,  ,  ,  ,  );


--V1_sigout[0] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport1|sigout[0]
--register power-up is low

V1_sigout[0] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport1_en,  ,  ,  ,  );


--V1_sigout[0] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0|sigout[0]
--register power-up is low

V1_sigout[0] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport0_en,  ,  ,  ,  );


--V1_sigout[2] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport1|sigout[2]
--register power-up is low

V1_sigout[2] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport1_en,  ,  ,  ,  );


--V1_sigout[2] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0|sigout[2]
--register power-up is low

V1_sigout[2] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport0_en,  ,  ,  ,  );


--V1_sigout[5] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport1|sigout[5]
--register power-up is low

V1_sigout[5] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport1_en,  ,  ,  ,  );


--V1_sigout[5] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0|sigout[5]
--register power-up is low

V1_sigout[5] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport0_en,  ,  ,  ,  );


--V1_sigout[3] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport1|sigout[3]
--register power-up is low

V1_sigout[3] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport1_en,  ,  ,  ,  );


--V1_sigout[3] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0|sigout[3]
--register power-up is low

V1_sigout[3] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport0_en,  ,  ,  ,  );


--V1_sigout[15] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[15]
--register power-up is low

V1_sigout[15] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--V1_sigout[14] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[14]
--register power-up is low

V1_sigout[14] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--V1_sigout[13] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[13]
--register power-up is low

V1_sigout[13] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--V1_sigout[12] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[12]
--register power-up is low

V1_sigout[12] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--V1_sigout[11] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[11]
--register power-up is low

V1_sigout[11] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--Z1_regs[10][1] is datapath:datapathcircuit|register_file:registerfile|regs[10][1]
--register power-up is low

Z1_regs[10][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][1] is datapath:datapathcircuit|register_file:registerfile|regs[9][1]
--register power-up is low

Z1_regs[9][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][1] is datapath:datapathcircuit|register_file:registerfile|regs[8][1]
--register power-up is low

Z1_regs[8][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][1])) # (!W1_readreg2[0] & ((Z1_regs[8][1])))));


--Z1_regs[11][1] is datapath:datapathcircuit|register_file:registerfile|regs[11][1]
--register power-up is low

Z1_regs[11][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][1]))) # (!Z1L0 & (Z1_regs[10][1])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][1] is datapath:datapathcircuit|register_file:registerfile|regs[21][1]
--register power-up is low

Z1_regs[21][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][1] is datapath:datapathcircuit|register_file:registerfile|regs[25][1]
--register power-up is low

Z1_regs[25][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][1] is datapath:datapathcircuit|register_file:registerfile|regs[17][1]
--register power-up is low

Z1_regs[17][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][1])) # (!W1_readreg2[3] & ((Z1_regs[17][1])))));


--Z1_regs[29][1] is datapath:datapathcircuit|register_file:registerfile|regs[29][1]
--register power-up is low

Z1_regs[29][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][1]))) # (!Z1L0 & (Z1_regs[21][1])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][1] is datapath:datapathcircuit|register_file:registerfile|regs[26][1]
--register power-up is low

Z1_regs[26][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][1] is datapath:datapathcircuit|register_file:registerfile|regs[22][1]
--register power-up is low

Z1_regs[22][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][1] is datapath:datapathcircuit|register_file:registerfile|regs[18][1]
--register power-up is low

Z1_regs[18][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][1])) # (!W1_readreg2[2] & ((Z1_regs[18][1])))));


--Z1_regs[30][1] is datapath:datapathcircuit|register_file:registerfile|regs[30][1]
--register power-up is low

Z1_regs[30][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][1]))) # (!Z1L0 & (Z1_regs[26][1])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][1] is datapath:datapathcircuit|register_file:registerfile|regs[20][1]
--register power-up is low

Z1_regs[20][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][1] is datapath:datapathcircuit|register_file:registerfile|regs[24][1]
--register power-up is low

Z1_regs[24][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][1] is datapath:datapathcircuit|register_file:registerfile|regs[16][1]
--register power-up is low

Z1_regs[16][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][1])) # (!W1_readreg2[3] & ((Z1_regs[16][1])))));


--Z1_regs[28][1] is datapath:datapathcircuit|register_file:registerfile|regs[28][1]
--register power-up is low

Z1_regs[28][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][1]))) # (!Z1L0 & (Z1_regs[20][1])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][1] is datapath:datapathcircuit|register_file:registerfile|regs[27][1]
--register power-up is low

Z1_regs[27][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][1] is datapath:datapathcircuit|register_file:registerfile|regs[23][1]
--register power-up is low

Z1_regs[23][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][1] is datapath:datapathcircuit|register_file:registerfile|regs[19][1]
--register power-up is low

Z1_regs[19][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][1])) # (!W1_readreg2[2] & ((Z1_regs[19][1])))));


--Z1_regs[31][1] is datapath:datapathcircuit|register_file:registerfile|regs[31][1]
--register power-up is low

Z1_regs[31][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][1]))) # (!Z1L0 & (Z1_regs[27][1])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][1] is datapath:datapathcircuit|register_file:registerfile|regs[2][1]
--register power-up is low

Z1_regs[2][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][1] is datapath:datapathcircuit|register_file:registerfile|regs[5][1]
--register power-up is low

Z1_regs[5][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][1] is datapath:datapathcircuit|register_file:registerfile|regs[6][1]
--register power-up is low

Z1_regs[6][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][1] is datapath:datapathcircuit|register_file:registerfile|regs[4][1]
--register power-up is low

Z1_regs[4][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][1])) # (!W1_readreg2[1] & ((Z1_regs[4][1])))));


--Z1_regs[7][1] is datapath:datapathcircuit|register_file:registerfile|regs[7][1]
--register power-up is low

Z1_regs[7][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][1]))) # (!Z1L0 & (Z1_regs[5][1])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][1] is datapath:datapathcircuit|register_file:registerfile|regs[1][1]
--register power-up is low

Z1_regs[1][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][1])))));


--Z1_regs[3][1] is datapath:datapathcircuit|register_file:registerfile|regs[3][1]
--register power-up is low

Z1_regs[3][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][1]))) # (!Z1L0 & (Z1_regs[2][1])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][1] is datapath:datapathcircuit|register_file:registerfile|regs[13][1]
--register power-up is low

Z1_regs[13][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][1] is datapath:datapathcircuit|register_file:registerfile|regs[14][1]
--register power-up is low

Z1_regs[14][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][1] is datapath:datapathcircuit|register_file:registerfile|regs[12][1]
--register power-up is low

Z1_regs[12][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][1])) # (!W1_readreg2[1] & ((Z1_regs[12][1])))));


--Z1_regs[15][1] is datapath:datapathcircuit|register_file:registerfile|regs[15][1]
--register power-up is low

Z1_regs[15][1] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][1]))) # (!Z1L0 & (Z1_regs[13][1])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux62~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[26][2] is datapath:datapathcircuit|register_file:registerfile|regs[26][2]
--register power-up is low

Z1_regs[26][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][2] is datapath:datapathcircuit|register_file:registerfile|regs[22][2]
--register power-up is low

Z1_regs[22][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][2] is datapath:datapathcircuit|register_file:registerfile|regs[18][2]
--register power-up is low

Z1_regs[18][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][2])) # (!W1_readreg2[2] & ((Z1_regs[18][2])))));


--Z1_regs[30][2] is datapath:datapathcircuit|register_file:registerfile|regs[30][2]
--register power-up is low

Z1_regs[30][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][2]))) # (!Z1L0 & (Z1_regs[26][2])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[21][2] is datapath:datapathcircuit|register_file:registerfile|regs[21][2]
--register power-up is low

Z1_regs[21][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][2] is datapath:datapathcircuit|register_file:registerfile|regs[25][2]
--register power-up is low

Z1_regs[25][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][2] is datapath:datapathcircuit|register_file:registerfile|regs[17][2]
--register power-up is low

Z1_regs[17][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][2])) # (!W1_readreg2[3] & ((Z1_regs[17][2])))));


--Z1_regs[29][2] is datapath:datapathcircuit|register_file:registerfile|regs[29][2]
--register power-up is low

Z1_regs[29][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][2]))) # (!Z1L0 & (Z1_regs[21][2])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[20][2] is datapath:datapathcircuit|register_file:registerfile|regs[20][2]
--register power-up is low

Z1_regs[20][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][2] is datapath:datapathcircuit|register_file:registerfile|regs[24][2]
--register power-up is low

Z1_regs[24][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][2] is datapath:datapathcircuit|register_file:registerfile|regs[16][2]
--register power-up is low

Z1_regs[16][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~6
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][2])) # (!W1_readreg2[3] & ((Z1_regs[16][2])))));


--Z1_regs[28][2] is datapath:datapathcircuit|register_file:registerfile|regs[28][2]
--register power-up is low

Z1_regs[28][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~7
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][2]))) # (!Z1L0 & (Z1_regs[20][2])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][2] is datapath:datapathcircuit|register_file:registerfile|regs[27][2]
--register power-up is low

Z1_regs[27][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][2] is datapath:datapathcircuit|register_file:registerfile|regs[23][2]
--register power-up is low

Z1_regs[23][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][2] is datapath:datapathcircuit|register_file:registerfile|regs[19][2]
--register power-up is low

Z1_regs[19][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][2])) # (!W1_readreg2[2] & ((Z1_regs[19][2])))));


--Z1_regs[31][2] is datapath:datapathcircuit|register_file:registerfile|regs[31][2]
--register power-up is low

Z1_regs[31][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][2]))) # (!Z1L0 & (Z1_regs[27][2])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[9][2] is datapath:datapathcircuit|register_file:registerfile|regs[9][2]
--register power-up is low

Z1_regs[9][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][2] is datapath:datapathcircuit|register_file:registerfile|regs[10][2]
--register power-up is low

Z1_regs[10][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][2] is datapath:datapathcircuit|register_file:registerfile|regs[8][2]
--register power-up is low

Z1_regs[8][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][2])) # (!W1_readreg2[1] & ((Z1_regs[8][2])))));


--Z1_regs[11][2] is datapath:datapathcircuit|register_file:registerfile|regs[11][2]
--register power-up is low

Z1_regs[11][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][2]))) # (!Z1L0 & (Z1_regs[9][2])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[6][2] is datapath:datapathcircuit|register_file:registerfile|regs[6][2]
--register power-up is low

Z1_regs[6][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][2] is datapath:datapathcircuit|register_file:registerfile|regs[5][2]
--register power-up is low

Z1_regs[5][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][2] is datapath:datapathcircuit|register_file:registerfile|regs[4][2]
--register power-up is low

Z1_regs[4][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][2])) # (!W1_readreg2[0] & ((Z1_regs[4][2])))));


--Z1_regs[7][2] is datapath:datapathcircuit|register_file:registerfile|regs[7][2]
--register power-up is low

Z1_regs[7][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][2]))) # (!Z1L0 & (Z1_regs[6][2])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[2][2] is datapath:datapathcircuit|register_file:registerfile|regs[2][2]
--register power-up is low

Z1_regs[2][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[1][2] is datapath:datapathcircuit|register_file:registerfile|regs[1][2]
--register power-up is low

Z1_regs[1][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][2])) # (!Z1L0 & ((Z1_regs[1][2])))));


--Z1_regs[3][2] is datapath:datapathcircuit|register_file:registerfile|regs[3][2]
--register power-up is low

Z1_regs[3][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][2]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][2] is datapath:datapathcircuit|register_file:registerfile|regs[14][2]
--register power-up is low

Z1_regs[14][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][2] is datapath:datapathcircuit|register_file:registerfile|regs[13][2]
--register power-up is low

Z1_regs[13][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][2] is datapath:datapathcircuit|register_file:registerfile|regs[12][2]
--register power-up is low

Z1_regs[12][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][2])) # (!W1_readreg2[0] & ((Z1_regs[12][2])))));


--Z1_regs[15][2] is datapath:datapathcircuit|register_file:registerfile|regs[15][2]
--register power-up is low

Z1_regs[15][2] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][2]))) # (!Z1L0 & (Z1_regs[14][2])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[10][3] is datapath:datapathcircuit|register_file:registerfile|regs[10][3]
--register power-up is low

Z1_regs[10][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][3] is datapath:datapathcircuit|register_file:registerfile|regs[9][3]
--register power-up is low

Z1_regs[9][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][3] is datapath:datapathcircuit|register_file:registerfile|regs[8][3]
--register power-up is low

Z1_regs[8][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][3])) # (!W1_readreg2[0] & ((Z1_regs[8][3])))));


--Z1_regs[11][3] is datapath:datapathcircuit|register_file:registerfile|regs[11][3]
--register power-up is low

Z1_regs[11][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][3]))) # (!Z1L0 & (Z1_regs[10][3])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][3] is datapath:datapathcircuit|register_file:registerfile|regs[21][3]
--register power-up is low

Z1_regs[21][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][3] is datapath:datapathcircuit|register_file:registerfile|regs[25][3]
--register power-up is low

Z1_regs[25][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][3] is datapath:datapathcircuit|register_file:registerfile|regs[17][3]
--register power-up is low

Z1_regs[17][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][3])) # (!W1_readreg2[3] & ((Z1_regs[17][3])))));


--Z1_regs[29][3] is datapath:datapathcircuit|register_file:registerfile|regs[29][3]
--register power-up is low

Z1_regs[29][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][3]))) # (!Z1L0 & (Z1_regs[21][3])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][3] is datapath:datapathcircuit|register_file:registerfile|regs[26][3]
--register power-up is low

Z1_regs[26][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][3] is datapath:datapathcircuit|register_file:registerfile|regs[22][3]
--register power-up is low

Z1_regs[22][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][3] is datapath:datapathcircuit|register_file:registerfile|regs[18][3]
--register power-up is low

Z1_regs[18][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][3])) # (!W1_readreg2[2] & ((Z1_regs[18][3])))));


--Z1_regs[30][3] is datapath:datapathcircuit|register_file:registerfile|regs[30][3]
--register power-up is low

Z1_regs[30][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][3]))) # (!Z1L0 & (Z1_regs[26][3])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][3] is datapath:datapathcircuit|register_file:registerfile|regs[20][3]
--register power-up is low

Z1_regs[20][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][3] is datapath:datapathcircuit|register_file:registerfile|regs[24][3]
--register power-up is low

Z1_regs[24][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][3] is datapath:datapathcircuit|register_file:registerfile|regs[16][3]
--register power-up is low

Z1_regs[16][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][3])) # (!W1_readreg2[3] & ((Z1_regs[16][3])))));


--Z1_regs[28][3] is datapath:datapathcircuit|register_file:registerfile|regs[28][3]
--register power-up is low

Z1_regs[28][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][3]))) # (!Z1L0 & (Z1_regs[20][3])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][3] is datapath:datapathcircuit|register_file:registerfile|regs[27][3]
--register power-up is low

Z1_regs[27][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][3] is datapath:datapathcircuit|register_file:registerfile|regs[23][3]
--register power-up is low

Z1_regs[23][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][3] is datapath:datapathcircuit|register_file:registerfile|regs[19][3]
--register power-up is low

Z1_regs[19][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][3])) # (!W1_readreg2[2] & ((Z1_regs[19][3])))));


--Z1_regs[31][3] is datapath:datapathcircuit|register_file:registerfile|regs[31][3]
--register power-up is low

Z1_regs[31][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][3]))) # (!Z1L0 & (Z1_regs[27][3])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][3] is datapath:datapathcircuit|register_file:registerfile|regs[2][3]
--register power-up is low

Z1_regs[2][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][3] is datapath:datapathcircuit|register_file:registerfile|regs[5][3]
--register power-up is low

Z1_regs[5][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][3] is datapath:datapathcircuit|register_file:registerfile|regs[6][3]
--register power-up is low

Z1_regs[6][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][3] is datapath:datapathcircuit|register_file:registerfile|regs[4][3]
--register power-up is low

Z1_regs[4][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][3])) # (!W1_readreg2[1] & ((Z1_regs[4][3])))));


--Z1_regs[7][3] is datapath:datapathcircuit|register_file:registerfile|regs[7][3]
--register power-up is low

Z1_regs[7][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][3]))) # (!Z1L0 & (Z1_regs[5][3])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][3] is datapath:datapathcircuit|register_file:registerfile|regs[1][3]
--register power-up is low

Z1_regs[1][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][3])))));


--Z1_regs[3][3] is datapath:datapathcircuit|register_file:registerfile|regs[3][3]
--register power-up is low

Z1_regs[3][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][3]))) # (!Z1L0 & (Z1_regs[2][3])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][3] is datapath:datapathcircuit|register_file:registerfile|regs[13][3]
--register power-up is low

Z1_regs[13][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][3] is datapath:datapathcircuit|register_file:registerfile|regs[14][3]
--register power-up is low

Z1_regs[14][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][3] is datapath:datapathcircuit|register_file:registerfile|regs[12][3]
--register power-up is low

Z1_regs[12][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][3])) # (!W1_readreg2[1] & ((Z1_regs[12][3])))));


--Z1_regs[15][3] is datapath:datapathcircuit|register_file:registerfile|regs[15][3]
--register power-up is low

Z1_regs[15][3] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][3]))) # (!Z1L0 & (Z1_regs[13][3])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[26][4] is datapath:datapathcircuit|register_file:registerfile|regs[26][4]
--register power-up is low

Z1_regs[26][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][4] is datapath:datapathcircuit|register_file:registerfile|regs[22][4]
--register power-up is low

Z1_regs[22][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][4] is datapath:datapathcircuit|register_file:registerfile|regs[18][4]
--register power-up is low

Z1_regs[18][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][4])) # (!W1_readreg2[2] & ((Z1_regs[18][4])))));


--Z1_regs[30][4] is datapath:datapathcircuit|register_file:registerfile|regs[30][4]
--register power-up is low

Z1_regs[30][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][4]))) # (!Z1L0 & (Z1_regs[26][4])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[21][4] is datapath:datapathcircuit|register_file:registerfile|regs[21][4]
--register power-up is low

Z1_regs[21][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][4] is datapath:datapathcircuit|register_file:registerfile|regs[25][4]
--register power-up is low

Z1_regs[25][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][4] is datapath:datapathcircuit|register_file:registerfile|regs[17][4]
--register power-up is low

Z1_regs[17][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][4])) # (!W1_readreg2[3] & ((Z1_regs[17][4])))));


--Z1_regs[29][4] is datapath:datapathcircuit|register_file:registerfile|regs[29][4]
--register power-up is low

Z1_regs[29][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][4]))) # (!Z1L0 & (Z1_regs[21][4])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[20][4] is datapath:datapathcircuit|register_file:registerfile|regs[20][4]
--register power-up is low

Z1_regs[20][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][4] is datapath:datapathcircuit|register_file:registerfile|regs[24][4]
--register power-up is low

Z1_regs[24][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][4] is datapath:datapathcircuit|register_file:registerfile|regs[16][4]
--register power-up is low

Z1_regs[16][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~6
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][4])) # (!W1_readreg2[3] & ((Z1_regs[16][4])))));


--Z1_regs[28][4] is datapath:datapathcircuit|register_file:registerfile|regs[28][4]
--register power-up is low

Z1_regs[28][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~7
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][4]))) # (!Z1L0 & (Z1_regs[20][4])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][4] is datapath:datapathcircuit|register_file:registerfile|regs[27][4]
--register power-up is low

Z1_regs[27][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][4] is datapath:datapathcircuit|register_file:registerfile|regs[23][4]
--register power-up is low

Z1_regs[23][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][4] is datapath:datapathcircuit|register_file:registerfile|regs[19][4]
--register power-up is low

Z1_regs[19][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][4])) # (!W1_readreg2[2] & ((Z1_regs[19][4])))));


--Z1_regs[31][4] is datapath:datapathcircuit|register_file:registerfile|regs[31][4]
--register power-up is low

Z1_regs[31][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][4]))) # (!Z1L0 & (Z1_regs[27][4])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[9][4] is datapath:datapathcircuit|register_file:registerfile|regs[9][4]
--register power-up is low

Z1_regs[9][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][4] is datapath:datapathcircuit|register_file:registerfile|regs[10][4]
--register power-up is low

Z1_regs[10][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][4] is datapath:datapathcircuit|register_file:registerfile|regs[8][4]
--register power-up is low

Z1_regs[8][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][4])) # (!W1_readreg2[1] & ((Z1_regs[8][4])))));


--Z1_regs[11][4] is datapath:datapathcircuit|register_file:registerfile|regs[11][4]
--register power-up is low

Z1_regs[11][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][4]))) # (!Z1L0 & (Z1_regs[9][4])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[6][4] is datapath:datapathcircuit|register_file:registerfile|regs[6][4]
--register power-up is low

Z1_regs[6][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][4] is datapath:datapathcircuit|register_file:registerfile|regs[5][4]
--register power-up is low

Z1_regs[5][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][4] is datapath:datapathcircuit|register_file:registerfile|regs[4][4]
--register power-up is low

Z1_regs[4][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][4])) # (!W1_readreg2[0] & ((Z1_regs[4][4])))));


--Z1_regs[7][4] is datapath:datapathcircuit|register_file:registerfile|regs[7][4]
--register power-up is low

Z1_regs[7][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][4]))) # (!Z1L0 & (Z1_regs[6][4])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[2][4] is datapath:datapathcircuit|register_file:registerfile|regs[2][4]
--register power-up is low

Z1_regs[2][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[1][4] is datapath:datapathcircuit|register_file:registerfile|regs[1][4]
--register power-up is low

Z1_regs[1][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][4])) # (!Z1L0 & ((Z1_regs[1][4])))));


--Z1_regs[3][4] is datapath:datapathcircuit|register_file:registerfile|regs[3][4]
--register power-up is low

Z1_regs[3][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][4]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][4] is datapath:datapathcircuit|register_file:registerfile|regs[14][4]
--register power-up is low

Z1_regs[14][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][4] is datapath:datapathcircuit|register_file:registerfile|regs[13][4]
--register power-up is low

Z1_regs[13][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][4] is datapath:datapathcircuit|register_file:registerfile|regs[12][4]
--register power-up is low

Z1_regs[12][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][4])) # (!W1_readreg2[0] & ((Z1_regs[12][4])))));


--Z1_regs[15][4] is datapath:datapathcircuit|register_file:registerfile|regs[15][4]
--register power-up is low

Z1_regs[15][4] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][4]))) # (!Z1L0 & (Z1_regs[14][4])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux59~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[10][5] is datapath:datapathcircuit|register_file:registerfile|regs[10][5]
--register power-up is low

Z1_regs[10][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][5] is datapath:datapathcircuit|register_file:registerfile|regs[9][5]
--register power-up is low

Z1_regs[9][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][5] is datapath:datapathcircuit|register_file:registerfile|regs[8][5]
--register power-up is low

Z1_regs[8][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][5])) # (!W1_readreg2[0] & ((Z1_regs[8][5])))));


--Z1_regs[11][5] is datapath:datapathcircuit|register_file:registerfile|regs[11][5]
--register power-up is low

Z1_regs[11][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][5]))) # (!Z1L0 & (Z1_regs[10][5])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][5] is datapath:datapathcircuit|register_file:registerfile|regs[21][5]
--register power-up is low

Z1_regs[21][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][5] is datapath:datapathcircuit|register_file:registerfile|regs[25][5]
--register power-up is low

Z1_regs[25][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][5] is datapath:datapathcircuit|register_file:registerfile|regs[17][5]
--register power-up is low

Z1_regs[17][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][5])) # (!W1_readreg2[3] & ((Z1_regs[17][5])))));


--Z1_regs[29][5] is datapath:datapathcircuit|register_file:registerfile|regs[29][5]
--register power-up is low

Z1_regs[29][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][5]))) # (!Z1L0 & (Z1_regs[21][5])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][5] is datapath:datapathcircuit|register_file:registerfile|regs[26][5]
--register power-up is low

Z1_regs[26][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][5] is datapath:datapathcircuit|register_file:registerfile|regs[22][5]
--register power-up is low

Z1_regs[22][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][5] is datapath:datapathcircuit|register_file:registerfile|regs[18][5]
--register power-up is low

Z1_regs[18][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][5])) # (!W1_readreg2[2] & ((Z1_regs[18][5])))));


--Z1_regs[30][5] is datapath:datapathcircuit|register_file:registerfile|regs[30][5]
--register power-up is low

Z1_regs[30][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][5]))) # (!Z1L0 & (Z1_regs[26][5])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][5] is datapath:datapathcircuit|register_file:registerfile|regs[20][5]
--register power-up is low

Z1_regs[20][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][5] is datapath:datapathcircuit|register_file:registerfile|regs[24][5]
--register power-up is low

Z1_regs[24][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][5] is datapath:datapathcircuit|register_file:registerfile|regs[16][5]
--register power-up is low

Z1_regs[16][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][5])) # (!W1_readreg2[3] & ((Z1_regs[16][5])))));


--Z1_regs[28][5] is datapath:datapathcircuit|register_file:registerfile|regs[28][5]
--register power-up is low

Z1_regs[28][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][5]))) # (!Z1L0 & (Z1_regs[20][5])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][5] is datapath:datapathcircuit|register_file:registerfile|regs[27][5]
--register power-up is low

Z1_regs[27][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][5] is datapath:datapathcircuit|register_file:registerfile|regs[23][5]
--register power-up is low

Z1_regs[23][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][5] is datapath:datapathcircuit|register_file:registerfile|regs[19][5]
--register power-up is low

Z1_regs[19][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][5])) # (!W1_readreg2[2] & ((Z1_regs[19][5])))));


--Z1_regs[31][5] is datapath:datapathcircuit|register_file:registerfile|regs[31][5]
--register power-up is low

Z1_regs[31][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][5]))) # (!Z1L0 & (Z1_regs[27][5])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][5] is datapath:datapathcircuit|register_file:registerfile|regs[2][5]
--register power-up is low

Z1_regs[2][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][5] is datapath:datapathcircuit|register_file:registerfile|regs[5][5]
--register power-up is low

Z1_regs[5][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][5] is datapath:datapathcircuit|register_file:registerfile|regs[6][5]
--register power-up is low

Z1_regs[6][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][5] is datapath:datapathcircuit|register_file:registerfile|regs[4][5]
--register power-up is low

Z1_regs[4][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][5])) # (!W1_readreg2[1] & ((Z1_regs[4][5])))));


--Z1_regs[7][5] is datapath:datapathcircuit|register_file:registerfile|regs[7][5]
--register power-up is low

Z1_regs[7][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][5]))) # (!Z1L0 & (Z1_regs[5][5])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][5] is datapath:datapathcircuit|register_file:registerfile|regs[1][5]
--register power-up is low

Z1_regs[1][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][5])))));


--Z1_regs[3][5] is datapath:datapathcircuit|register_file:registerfile|regs[3][5]
--register power-up is low

Z1_regs[3][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][5]))) # (!Z1L0 & (Z1_regs[2][5])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][5] is datapath:datapathcircuit|register_file:registerfile|regs[13][5]
--register power-up is low

Z1_regs[13][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][5] is datapath:datapathcircuit|register_file:registerfile|regs[14][5]
--register power-up is low

Z1_regs[14][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][5] is datapath:datapathcircuit|register_file:registerfile|regs[12][5]
--register power-up is low

Z1_regs[12][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][5])) # (!W1_readreg2[1] & ((Z1_regs[12][5])))));


--Z1_regs[15][5] is datapath:datapathcircuit|register_file:registerfile|regs[15][5]
--register power-up is low

Z1_regs[15][5] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][5]))) # (!Z1L0 & (Z1_regs[13][5])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[26][6] is datapath:datapathcircuit|register_file:registerfile|regs[26][6]
--register power-up is low

Z1_regs[26][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][6] is datapath:datapathcircuit|register_file:registerfile|regs[22][6]
--register power-up is low

Z1_regs[22][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][6] is datapath:datapathcircuit|register_file:registerfile|regs[18][6]
--register power-up is low

Z1_regs[18][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][6])) # (!W1_readreg2[2] & ((Z1_regs[18][6])))));


--Z1_regs[30][6] is datapath:datapathcircuit|register_file:registerfile|regs[30][6]
--register power-up is low

Z1_regs[30][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][6]))) # (!Z1L0 & (Z1_regs[26][6])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[21][6] is datapath:datapathcircuit|register_file:registerfile|regs[21][6]
--register power-up is low

Z1_regs[21][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][6] is datapath:datapathcircuit|register_file:registerfile|regs[25][6]
--register power-up is low

Z1_regs[25][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][6] is datapath:datapathcircuit|register_file:registerfile|regs[17][6]
--register power-up is low

Z1_regs[17][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][6])) # (!W1_readreg2[3] & ((Z1_regs[17][6])))));


--Z1_regs[29][6] is datapath:datapathcircuit|register_file:registerfile|regs[29][6]
--register power-up is low

Z1_regs[29][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][6]))) # (!Z1L0 & (Z1_regs[21][6])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[20][6] is datapath:datapathcircuit|register_file:registerfile|regs[20][6]
--register power-up is low

Z1_regs[20][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][6] is datapath:datapathcircuit|register_file:registerfile|regs[24][6]
--register power-up is low

Z1_regs[24][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][6] is datapath:datapathcircuit|register_file:registerfile|regs[16][6]
--register power-up is low

Z1_regs[16][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~6
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][6])) # (!W1_readreg2[3] & ((Z1_regs[16][6])))));


--Z1_regs[28][6] is datapath:datapathcircuit|register_file:registerfile|regs[28][6]
--register power-up is low

Z1_regs[28][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~7
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][6]))) # (!Z1L0 & (Z1_regs[20][6])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][6] is datapath:datapathcircuit|register_file:registerfile|regs[27][6]
--register power-up is low

Z1_regs[27][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][6] is datapath:datapathcircuit|register_file:registerfile|regs[23][6]
--register power-up is low

Z1_regs[23][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][6] is datapath:datapathcircuit|register_file:registerfile|regs[19][6]
--register power-up is low

Z1_regs[19][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][6])) # (!W1_readreg2[2] & ((Z1_regs[19][6])))));


--Z1_regs[31][6] is datapath:datapathcircuit|register_file:registerfile|regs[31][6]
--register power-up is low

Z1_regs[31][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][6]))) # (!Z1L0 & (Z1_regs[27][6])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[9][6] is datapath:datapathcircuit|register_file:registerfile|regs[9][6]
--register power-up is low

Z1_regs[9][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][6] is datapath:datapathcircuit|register_file:registerfile|regs[10][6]
--register power-up is low

Z1_regs[10][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][6] is datapath:datapathcircuit|register_file:registerfile|regs[8][6]
--register power-up is low

Z1_regs[8][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][6])) # (!W1_readreg2[1] & ((Z1_regs[8][6])))));


--Z1_regs[11][6] is datapath:datapathcircuit|register_file:registerfile|regs[11][6]
--register power-up is low

Z1_regs[11][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][6]))) # (!Z1L0 & (Z1_regs[9][6])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[6][6] is datapath:datapathcircuit|register_file:registerfile|regs[6][6]
--register power-up is low

Z1_regs[6][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][6] is datapath:datapathcircuit|register_file:registerfile|regs[5][6]
--register power-up is low

Z1_regs[5][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][6] is datapath:datapathcircuit|register_file:registerfile|regs[4][6]
--register power-up is low

Z1_regs[4][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][6])) # (!W1_readreg2[0] & ((Z1_regs[4][6])))));


--Z1_regs[7][6] is datapath:datapathcircuit|register_file:registerfile|regs[7][6]
--register power-up is low

Z1_regs[7][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][6]))) # (!Z1L0 & (Z1_regs[6][6])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[2][6] is datapath:datapathcircuit|register_file:registerfile|regs[2][6]
--register power-up is low

Z1_regs[2][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[1][6] is datapath:datapathcircuit|register_file:registerfile|regs[1][6]
--register power-up is low

Z1_regs[1][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][6])) # (!Z1L0 & ((Z1_regs[1][6])))));


--Z1_regs[3][6] is datapath:datapathcircuit|register_file:registerfile|regs[3][6]
--register power-up is low

Z1_regs[3][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][6]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][6] is datapath:datapathcircuit|register_file:registerfile|regs[14][6]
--register power-up is low

Z1_regs[14][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][6] is datapath:datapathcircuit|register_file:registerfile|regs[13][6]
--register power-up is low

Z1_regs[13][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][6] is datapath:datapathcircuit|register_file:registerfile|regs[12][6]
--register power-up is low

Z1_regs[12][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][6])) # (!W1_readreg2[0] & ((Z1_regs[12][6])))));


--Z1_regs[15][6] is datapath:datapathcircuit|register_file:registerfile|regs[15][6]
--register power-up is low

Z1_regs[15][6] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][6]))) # (!Z1L0 & (Z1_regs[14][6])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[10][7] is datapath:datapathcircuit|register_file:registerfile|regs[10][7]
--register power-up is low

Z1_regs[10][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][7] is datapath:datapathcircuit|register_file:registerfile|regs[9][7]
--register power-up is low

Z1_regs[9][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][7] is datapath:datapathcircuit|register_file:registerfile|regs[8][7]
--register power-up is low

Z1_regs[8][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][7])) # (!W1_readreg2[0] & ((Z1_regs[8][7])))));


--Z1_regs[11][7] is datapath:datapathcircuit|register_file:registerfile|regs[11][7]
--register power-up is low

Z1_regs[11][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][7]))) # (!Z1L0 & (Z1_regs[10][7])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][7] is datapath:datapathcircuit|register_file:registerfile|regs[21][7]
--register power-up is low

Z1_regs[21][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][7] is datapath:datapathcircuit|register_file:registerfile|regs[25][7]
--register power-up is low

Z1_regs[25][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][7] is datapath:datapathcircuit|register_file:registerfile|regs[17][7]
--register power-up is low

Z1_regs[17][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][7])) # (!W1_readreg2[3] & ((Z1_regs[17][7])))));


--Z1_regs[29][7] is datapath:datapathcircuit|register_file:registerfile|regs[29][7]
--register power-up is low

Z1_regs[29][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][7]))) # (!Z1L0 & (Z1_regs[21][7])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][7] is datapath:datapathcircuit|register_file:registerfile|regs[26][7]
--register power-up is low

Z1_regs[26][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][7] is datapath:datapathcircuit|register_file:registerfile|regs[22][7]
--register power-up is low

Z1_regs[22][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][7] is datapath:datapathcircuit|register_file:registerfile|regs[18][7]
--register power-up is low

Z1_regs[18][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][7])) # (!W1_readreg2[2] & ((Z1_regs[18][7])))));


--Z1_regs[30][7] is datapath:datapathcircuit|register_file:registerfile|regs[30][7]
--register power-up is low

Z1_regs[30][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][7]))) # (!Z1L0 & (Z1_regs[26][7])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][7] is datapath:datapathcircuit|register_file:registerfile|regs[20][7]
--register power-up is low

Z1_regs[20][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][7] is datapath:datapathcircuit|register_file:registerfile|regs[24][7]
--register power-up is low

Z1_regs[24][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][7] is datapath:datapathcircuit|register_file:registerfile|regs[16][7]
--register power-up is low

Z1_regs[16][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][7])) # (!W1_readreg2[3] & ((Z1_regs[16][7])))));


--Z1_regs[28][7] is datapath:datapathcircuit|register_file:registerfile|regs[28][7]
--register power-up is low

Z1_regs[28][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][7]))) # (!Z1L0 & (Z1_regs[20][7])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][7] is datapath:datapathcircuit|register_file:registerfile|regs[27][7]
--register power-up is low

Z1_regs[27][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][7] is datapath:datapathcircuit|register_file:registerfile|regs[23][7]
--register power-up is low

Z1_regs[23][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][7] is datapath:datapathcircuit|register_file:registerfile|regs[19][7]
--register power-up is low

Z1_regs[19][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][7])) # (!W1_readreg2[2] & ((Z1_regs[19][7])))));


--Z1_regs[31][7] is datapath:datapathcircuit|register_file:registerfile|regs[31][7]
--register power-up is low

Z1_regs[31][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][7]))) # (!Z1L0 & (Z1_regs[27][7])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][7] is datapath:datapathcircuit|register_file:registerfile|regs[2][7]
--register power-up is low

Z1_regs[2][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][7] is datapath:datapathcircuit|register_file:registerfile|regs[5][7]
--register power-up is low

Z1_regs[5][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][7] is datapath:datapathcircuit|register_file:registerfile|regs[6][7]
--register power-up is low

Z1_regs[6][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][7] is datapath:datapathcircuit|register_file:registerfile|regs[4][7]
--register power-up is low

Z1_regs[4][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][7])) # (!W1_readreg2[1] & ((Z1_regs[4][7])))));


--Z1_regs[7][7] is datapath:datapathcircuit|register_file:registerfile|regs[7][7]
--register power-up is low

Z1_regs[7][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][7]))) # (!Z1L0 & (Z1_regs[5][7])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][7] is datapath:datapathcircuit|register_file:registerfile|regs[1][7]
--register power-up is low

Z1_regs[1][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][7])))));


--Z1_regs[3][7] is datapath:datapathcircuit|register_file:registerfile|regs[3][7]
--register power-up is low

Z1_regs[3][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][7]))) # (!Z1L0 & (Z1_regs[2][7])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][7] is datapath:datapathcircuit|register_file:registerfile|regs[13][7]
--register power-up is low

Z1_regs[13][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][7] is datapath:datapathcircuit|register_file:registerfile|regs[14][7]
--register power-up is low

Z1_regs[14][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][7] is datapath:datapathcircuit|register_file:registerfile|regs[12][7]
--register power-up is low

Z1_regs[12][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][7])) # (!W1_readreg2[1] & ((Z1_regs[12][7])))));


--Z1_regs[15][7] is datapath:datapathcircuit|register_file:registerfile|regs[15][7]
--register power-up is low

Z1_regs[15][7] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][7]))) # (!Z1L0 & (Z1_regs[13][7])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux56~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[26][8] is datapath:datapathcircuit|register_file:registerfile|regs[26][8]
--register power-up is low

Z1_regs[26][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][8] is datapath:datapathcircuit|register_file:registerfile|regs[22][8]
--register power-up is low

Z1_regs[22][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][8] is datapath:datapathcircuit|register_file:registerfile|regs[18][8]
--register power-up is low

Z1_regs[18][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][8])) # (!W1_readreg2[2] & ((Z1_regs[18][8])))));


--Z1_regs[30][8] is datapath:datapathcircuit|register_file:registerfile|regs[30][8]
--register power-up is low

Z1_regs[30][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][8]))) # (!Z1L0 & (Z1_regs[26][8])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[21][8] is datapath:datapathcircuit|register_file:registerfile|regs[21][8]
--register power-up is low

Z1_regs[21][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][8] is datapath:datapathcircuit|register_file:registerfile|regs[25][8]
--register power-up is low

Z1_regs[25][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][8] is datapath:datapathcircuit|register_file:registerfile|regs[17][8]
--register power-up is low

Z1_regs[17][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][8])) # (!W1_readreg2[3] & ((Z1_regs[17][8])))));


--Z1_regs[29][8] is datapath:datapathcircuit|register_file:registerfile|regs[29][8]
--register power-up is low

Z1_regs[29][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][8]))) # (!Z1L0 & (Z1_regs[21][8])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[20][8] is datapath:datapathcircuit|register_file:registerfile|regs[20][8]
--register power-up is low

Z1_regs[20][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][8] is datapath:datapathcircuit|register_file:registerfile|regs[24][8]
--register power-up is low

Z1_regs[24][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][8] is datapath:datapathcircuit|register_file:registerfile|regs[16][8]
--register power-up is low

Z1_regs[16][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~6
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][8])) # (!W1_readreg2[3] & ((Z1_regs[16][8])))));


--Z1_regs[28][8] is datapath:datapathcircuit|register_file:registerfile|regs[28][8]
--register power-up is low

Z1_regs[28][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~7
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][8]))) # (!Z1L0 & (Z1_regs[20][8])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][8] is datapath:datapathcircuit|register_file:registerfile|regs[27][8]
--register power-up is low

Z1_regs[27][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][8] is datapath:datapathcircuit|register_file:registerfile|regs[23][8]
--register power-up is low

Z1_regs[23][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][8] is datapath:datapathcircuit|register_file:registerfile|regs[19][8]
--register power-up is low

Z1_regs[19][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][8])) # (!W1_readreg2[2] & ((Z1_regs[19][8])))));


--Z1_regs[31][8] is datapath:datapathcircuit|register_file:registerfile|regs[31][8]
--register power-up is low

Z1_regs[31][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][8]))) # (!Z1L0 & (Z1_regs[27][8])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[9][8] is datapath:datapathcircuit|register_file:registerfile|regs[9][8]
--register power-up is low

Z1_regs[9][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][8] is datapath:datapathcircuit|register_file:registerfile|regs[10][8]
--register power-up is low

Z1_regs[10][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][8] is datapath:datapathcircuit|register_file:registerfile|regs[8][8]
--register power-up is low

Z1_regs[8][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][8])) # (!W1_readreg2[1] & ((Z1_regs[8][8])))));


--Z1_regs[11][8] is datapath:datapathcircuit|register_file:registerfile|regs[11][8]
--register power-up is low

Z1_regs[11][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][8]))) # (!Z1L0 & (Z1_regs[9][8])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[6][8] is datapath:datapathcircuit|register_file:registerfile|regs[6][8]
--register power-up is low

Z1_regs[6][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][8] is datapath:datapathcircuit|register_file:registerfile|regs[5][8]
--register power-up is low

Z1_regs[5][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][8] is datapath:datapathcircuit|register_file:registerfile|regs[4][8]
--register power-up is low

Z1_regs[4][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][8])) # (!W1_readreg2[0] & ((Z1_regs[4][8])))));


--Z1_regs[7][8] is datapath:datapathcircuit|register_file:registerfile|regs[7][8]
--register power-up is low

Z1_regs[7][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][8]))) # (!Z1L0 & (Z1_regs[6][8])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[2][8] is datapath:datapathcircuit|register_file:registerfile|regs[2][8]
--register power-up is low

Z1_regs[2][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[1][8] is datapath:datapathcircuit|register_file:registerfile|regs[1][8]
--register power-up is low

Z1_regs[1][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][8])) # (!Z1L0 & ((Z1_regs[1][8])))));


--Z1_regs[3][8] is datapath:datapathcircuit|register_file:registerfile|regs[3][8]
--register power-up is low

Z1_regs[3][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][8]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][8] is datapath:datapathcircuit|register_file:registerfile|regs[14][8]
--register power-up is low

Z1_regs[14][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][8] is datapath:datapathcircuit|register_file:registerfile|regs[13][8]
--register power-up is low

Z1_regs[13][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][8] is datapath:datapathcircuit|register_file:registerfile|regs[12][8]
--register power-up is low

Z1_regs[12][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][8])) # (!W1_readreg2[0] & ((Z1_regs[12][8])))));


--Z1_regs[15][8] is datapath:datapathcircuit|register_file:registerfile|regs[15][8]
--register power-up is low

Z1_regs[15][8] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][8]))) # (!Z1L0 & (Z1_regs[14][8])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[10][9] is datapath:datapathcircuit|register_file:registerfile|regs[10][9]
--register power-up is low

Z1_regs[10][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][9] is datapath:datapathcircuit|register_file:registerfile|regs[9][9]
--register power-up is low

Z1_regs[9][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][9] is datapath:datapathcircuit|register_file:registerfile|regs[8][9]
--register power-up is low

Z1_regs[8][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][9])) # (!W1_readreg2[0] & ((Z1_regs[8][9])))));


--Z1_regs[11][9] is datapath:datapathcircuit|register_file:registerfile|regs[11][9]
--register power-up is low

Z1_regs[11][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][9]))) # (!Z1L0 & (Z1_regs[10][9])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][9] is datapath:datapathcircuit|register_file:registerfile|regs[21][9]
--register power-up is low

Z1_regs[21][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][9] is datapath:datapathcircuit|register_file:registerfile|regs[25][9]
--register power-up is low

Z1_regs[25][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][9] is datapath:datapathcircuit|register_file:registerfile|regs[17][9]
--register power-up is low

Z1_regs[17][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][9])) # (!W1_readreg2[3] & ((Z1_regs[17][9])))));


--Z1_regs[29][9] is datapath:datapathcircuit|register_file:registerfile|regs[29][9]
--register power-up is low

Z1_regs[29][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][9]))) # (!Z1L0 & (Z1_regs[21][9])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][9] is datapath:datapathcircuit|register_file:registerfile|regs[26][9]
--register power-up is low

Z1_regs[26][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][9] is datapath:datapathcircuit|register_file:registerfile|regs[22][9]
--register power-up is low

Z1_regs[22][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][9] is datapath:datapathcircuit|register_file:registerfile|regs[18][9]
--register power-up is low

Z1_regs[18][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][9])) # (!W1_readreg2[2] & ((Z1_regs[18][9])))));


--Z1_regs[30][9] is datapath:datapathcircuit|register_file:registerfile|regs[30][9]
--register power-up is low

Z1_regs[30][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][9]))) # (!Z1L0 & (Z1_regs[26][9])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][9] is datapath:datapathcircuit|register_file:registerfile|regs[20][9]
--register power-up is low

Z1_regs[20][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][9] is datapath:datapathcircuit|register_file:registerfile|regs[24][9]
--register power-up is low

Z1_regs[24][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][9] is datapath:datapathcircuit|register_file:registerfile|regs[16][9]
--register power-up is low

Z1_regs[16][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][9])) # (!W1_readreg2[3] & ((Z1_regs[16][9])))));


--Z1_regs[28][9] is datapath:datapathcircuit|register_file:registerfile|regs[28][9]
--register power-up is low

Z1_regs[28][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][9]))) # (!Z1L0 & (Z1_regs[20][9])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][9] is datapath:datapathcircuit|register_file:registerfile|regs[27][9]
--register power-up is low

Z1_regs[27][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][9] is datapath:datapathcircuit|register_file:registerfile|regs[23][9]
--register power-up is low

Z1_regs[23][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][9] is datapath:datapathcircuit|register_file:registerfile|regs[19][9]
--register power-up is low

Z1_regs[19][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][9])) # (!W1_readreg2[2] & ((Z1_regs[19][9])))));


--Z1_regs[31][9] is datapath:datapathcircuit|register_file:registerfile|regs[31][9]
--register power-up is low

Z1_regs[31][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][9]))) # (!Z1L0 & (Z1_regs[27][9])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][9] is datapath:datapathcircuit|register_file:registerfile|regs[2][9]
--register power-up is low

Z1_regs[2][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][9] is datapath:datapathcircuit|register_file:registerfile|regs[5][9]
--register power-up is low

Z1_regs[5][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][9] is datapath:datapathcircuit|register_file:registerfile|regs[6][9]
--register power-up is low

Z1_regs[6][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][9] is datapath:datapathcircuit|register_file:registerfile|regs[4][9]
--register power-up is low

Z1_regs[4][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][9])) # (!W1_readreg2[1] & ((Z1_regs[4][9])))));


--Z1_regs[7][9] is datapath:datapathcircuit|register_file:registerfile|regs[7][9]
--register power-up is low

Z1_regs[7][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][9]))) # (!Z1L0 & (Z1_regs[5][9])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][9] is datapath:datapathcircuit|register_file:registerfile|regs[1][9]
--register power-up is low

Z1_regs[1][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][9])))));


--Z1_regs[3][9] is datapath:datapathcircuit|register_file:registerfile|regs[3][9]
--register power-up is low

Z1_regs[3][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][9]))) # (!Z1L0 & (Z1_regs[2][9])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][9] is datapath:datapathcircuit|register_file:registerfile|regs[13][9]
--register power-up is low

Z1_regs[13][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][9] is datapath:datapathcircuit|register_file:registerfile|regs[14][9]
--register power-up is low

Z1_regs[14][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][9] is datapath:datapathcircuit|register_file:registerfile|regs[12][9]
--register power-up is low

Z1_regs[12][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][9])) # (!W1_readreg2[1] & ((Z1_regs[12][9])))));


--Z1_regs[15][9] is datapath:datapathcircuit|register_file:registerfile|regs[15][9]
--register power-up is low

Z1_regs[15][9] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][9]))) # (!Z1L0 & (Z1_regs[13][9])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[26][10] is datapath:datapathcircuit|register_file:registerfile|regs[26][10]
--register power-up is low

Z1_regs[26][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][10] is datapath:datapathcircuit|register_file:registerfile|regs[22][10]
--register power-up is low

Z1_regs[22][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][10] is datapath:datapathcircuit|register_file:registerfile|regs[18][10]
--register power-up is low

Z1_regs[18][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][10])) # (!W1_readreg2[2] & ((Z1_regs[18][10])))));


--Z1_regs[30][10] is datapath:datapathcircuit|register_file:registerfile|regs[30][10]
--register power-up is low

Z1_regs[30][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][10]))) # (!Z1L0 & (Z1_regs[26][10])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[21][10] is datapath:datapathcircuit|register_file:registerfile|regs[21][10]
--register power-up is low

Z1_regs[21][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][10] is datapath:datapathcircuit|register_file:registerfile|regs[25][10]
--register power-up is low

Z1_regs[25][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][10] is datapath:datapathcircuit|register_file:registerfile|regs[17][10]
--register power-up is low

Z1_regs[17][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][10])) # (!W1_readreg2[3] & ((Z1_regs[17][10])))));


--Z1_regs[29][10] is datapath:datapathcircuit|register_file:registerfile|regs[29][10]
--register power-up is low

Z1_regs[29][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][10]))) # (!Z1L0 & (Z1_regs[21][10])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[20][10] is datapath:datapathcircuit|register_file:registerfile|regs[20][10]
--register power-up is low

Z1_regs[20][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][10] is datapath:datapathcircuit|register_file:registerfile|regs[24][10]
--register power-up is low

Z1_regs[24][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][10] is datapath:datapathcircuit|register_file:registerfile|regs[16][10]
--register power-up is low

Z1_regs[16][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~6
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][10])) # (!W1_readreg2[3] & ((Z1_regs[16][10])))));


--Z1_regs[28][10] is datapath:datapathcircuit|register_file:registerfile|regs[28][10]
--register power-up is low

Z1_regs[28][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~7
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][10]))) # (!Z1L0 & (Z1_regs[20][10])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][10] is datapath:datapathcircuit|register_file:registerfile|regs[27][10]
--register power-up is low

Z1_regs[27][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][10] is datapath:datapathcircuit|register_file:registerfile|regs[23][10]
--register power-up is low

Z1_regs[23][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][10] is datapath:datapathcircuit|register_file:registerfile|regs[19][10]
--register power-up is low

Z1_regs[19][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][10])) # (!W1_readreg2[2] & ((Z1_regs[19][10])))));


--Z1_regs[31][10] is datapath:datapathcircuit|register_file:registerfile|regs[31][10]
--register power-up is low

Z1_regs[31][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][10]))) # (!Z1L0 & (Z1_regs[27][10])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[9][10] is datapath:datapathcircuit|register_file:registerfile|regs[9][10]
--register power-up is low

Z1_regs[9][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][10] is datapath:datapathcircuit|register_file:registerfile|regs[10][10]
--register power-up is low

Z1_regs[10][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][10] is datapath:datapathcircuit|register_file:registerfile|regs[8][10]
--register power-up is low

Z1_regs[8][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][10])) # (!W1_readreg2[1] & ((Z1_regs[8][10])))));


--Z1_regs[11][10] is datapath:datapathcircuit|register_file:registerfile|regs[11][10]
--register power-up is low

Z1_regs[11][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][10]))) # (!Z1L0 & (Z1_regs[9][10])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[6][10] is datapath:datapathcircuit|register_file:registerfile|regs[6][10]
--register power-up is low

Z1_regs[6][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][10] is datapath:datapathcircuit|register_file:registerfile|regs[5][10]
--register power-up is low

Z1_regs[5][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][10] is datapath:datapathcircuit|register_file:registerfile|regs[4][10]
--register power-up is low

Z1_regs[4][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][10])) # (!W1_readreg2[0] & ((Z1_regs[4][10])))));


--Z1_regs[7][10] is datapath:datapathcircuit|register_file:registerfile|regs[7][10]
--register power-up is low

Z1_regs[7][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][10]))) # (!Z1L0 & (Z1_regs[6][10])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[2][10] is datapath:datapathcircuit|register_file:registerfile|regs[2][10]
--register power-up is low

Z1_regs[2][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[1][10] is datapath:datapathcircuit|register_file:registerfile|regs[1][10]
--register power-up is low

Z1_regs[1][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][10])) # (!Z1L0 & ((Z1_regs[1][10])))));


--Z1_regs[3][10] is datapath:datapathcircuit|register_file:registerfile|regs[3][10]
--register power-up is low

Z1_regs[3][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][10]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][10] is datapath:datapathcircuit|register_file:registerfile|regs[14][10]
--register power-up is low

Z1_regs[14][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][10] is datapath:datapathcircuit|register_file:registerfile|regs[13][10]
--register power-up is low

Z1_regs[13][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][10] is datapath:datapathcircuit|register_file:registerfile|regs[12][10]
--register power-up is low

Z1_regs[12][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][10])) # (!W1_readreg2[0] & ((Z1_regs[12][10])))));


--Z1_regs[15][10] is datapath:datapathcircuit|register_file:registerfile|regs[15][10]
--register power-up is low

Z1_regs[15][10] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][10]))) # (!Z1L0 & (Z1_regs[14][10])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux53~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[10][11] is datapath:datapathcircuit|register_file:registerfile|regs[10][11]
--register power-up is low

Z1_regs[10][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][11] is datapath:datapathcircuit|register_file:registerfile|regs[9][11]
--register power-up is low

Z1_regs[9][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][11] is datapath:datapathcircuit|register_file:registerfile|regs[8][11]
--register power-up is low

Z1_regs[8][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][11])) # (!W1_readreg2[0] & ((Z1_regs[8][11])))));


--Z1_regs[11][11] is datapath:datapathcircuit|register_file:registerfile|regs[11][11]
--register power-up is low

Z1_regs[11][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][11]))) # (!Z1L0 & (Z1_regs[10][11])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][11] is datapath:datapathcircuit|register_file:registerfile|regs[21][11]
--register power-up is low

Z1_regs[21][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][11] is datapath:datapathcircuit|register_file:registerfile|regs[25][11]
--register power-up is low

Z1_regs[25][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][11] is datapath:datapathcircuit|register_file:registerfile|regs[17][11]
--register power-up is low

Z1_regs[17][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][11])) # (!W1_readreg2[3] & ((Z1_regs[17][11])))));


--Z1_regs[29][11] is datapath:datapathcircuit|register_file:registerfile|regs[29][11]
--register power-up is low

Z1_regs[29][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][11]))) # (!Z1L0 & (Z1_regs[21][11])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][11] is datapath:datapathcircuit|register_file:registerfile|regs[26][11]
--register power-up is low

Z1_regs[26][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][11] is datapath:datapathcircuit|register_file:registerfile|regs[22][11]
--register power-up is low

Z1_regs[22][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][11] is datapath:datapathcircuit|register_file:registerfile|regs[18][11]
--register power-up is low

Z1_regs[18][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][11])) # (!W1_readreg2[2] & ((Z1_regs[18][11])))));


--Z1_regs[30][11] is datapath:datapathcircuit|register_file:registerfile|regs[30][11]
--register power-up is low

Z1_regs[30][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][11]))) # (!Z1L0 & (Z1_regs[26][11])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][11] is datapath:datapathcircuit|register_file:registerfile|regs[20][11]
--register power-up is low

Z1_regs[20][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][11] is datapath:datapathcircuit|register_file:registerfile|regs[24][11]
--register power-up is low

Z1_regs[24][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][11] is datapath:datapathcircuit|register_file:registerfile|regs[16][11]
--register power-up is low

Z1_regs[16][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][11])) # (!W1_readreg2[3] & ((Z1_regs[16][11])))));


--Z1_regs[28][11] is datapath:datapathcircuit|register_file:registerfile|regs[28][11]
--register power-up is low

Z1_regs[28][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][11]))) # (!Z1L0 & (Z1_regs[20][11])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][11] is datapath:datapathcircuit|register_file:registerfile|regs[27][11]
--register power-up is low

Z1_regs[27][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][11] is datapath:datapathcircuit|register_file:registerfile|regs[23][11]
--register power-up is low

Z1_regs[23][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][11] is datapath:datapathcircuit|register_file:registerfile|regs[19][11]
--register power-up is low

Z1_regs[19][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][11])) # (!W1_readreg2[2] & ((Z1_regs[19][11])))));


--Z1_regs[31][11] is datapath:datapathcircuit|register_file:registerfile|regs[31][11]
--register power-up is low

Z1_regs[31][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][11]))) # (!Z1L0 & (Z1_regs[27][11])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][11] is datapath:datapathcircuit|register_file:registerfile|regs[2][11]
--register power-up is low

Z1_regs[2][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][11] is datapath:datapathcircuit|register_file:registerfile|regs[5][11]
--register power-up is low

Z1_regs[5][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][11] is datapath:datapathcircuit|register_file:registerfile|regs[6][11]
--register power-up is low

Z1_regs[6][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][11] is datapath:datapathcircuit|register_file:registerfile|regs[4][11]
--register power-up is low

Z1_regs[4][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][11])) # (!W1_readreg2[1] & ((Z1_regs[4][11])))));


--Z1_regs[7][11] is datapath:datapathcircuit|register_file:registerfile|regs[7][11]
--register power-up is low

Z1_regs[7][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][11]))) # (!Z1L0 & (Z1_regs[5][11])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][11] is datapath:datapathcircuit|register_file:registerfile|regs[1][11]
--register power-up is low

Z1_regs[1][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][11])))));


--Z1_regs[3][11] is datapath:datapathcircuit|register_file:registerfile|regs[3][11]
--register power-up is low

Z1_regs[3][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][11]))) # (!Z1L0 & (Z1_regs[2][11])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][11] is datapath:datapathcircuit|register_file:registerfile|regs[13][11]
--register power-up is low

Z1_regs[13][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][11] is datapath:datapathcircuit|register_file:registerfile|regs[14][11]
--register power-up is low

Z1_regs[14][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][11] is datapath:datapathcircuit|register_file:registerfile|regs[12][11]
--register power-up is low

Z1_regs[12][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][11])) # (!W1_readreg2[1] & ((Z1_regs[12][11])))));


--Z1_regs[15][11] is datapath:datapathcircuit|register_file:registerfile|regs[15][11]
--register power-up is low

Z1_regs[15][11] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][11]))) # (!Z1L0 & (Z1_regs[13][11])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[26][12] is datapath:datapathcircuit|register_file:registerfile|regs[26][12]
--register power-up is low

Z1_regs[26][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][12] is datapath:datapathcircuit|register_file:registerfile|regs[22][12]
--register power-up is low

Z1_regs[22][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][12] is datapath:datapathcircuit|register_file:registerfile|regs[18][12]
--register power-up is low

Z1_regs[18][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][12])) # (!W1_readreg2[2] & ((Z1_regs[18][12])))));


--Z1_regs[30][12] is datapath:datapathcircuit|register_file:registerfile|regs[30][12]
--register power-up is low

Z1_regs[30][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][12]))) # (!Z1L0 & (Z1_regs[26][12])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[21][12] is datapath:datapathcircuit|register_file:registerfile|regs[21][12]
--register power-up is low

Z1_regs[21][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][12] is datapath:datapathcircuit|register_file:registerfile|regs[25][12]
--register power-up is low

Z1_regs[25][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][12] is datapath:datapathcircuit|register_file:registerfile|regs[17][12]
--register power-up is low

Z1_regs[17][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][12])) # (!W1_readreg2[3] & ((Z1_regs[17][12])))));


--Z1_regs[29][12] is datapath:datapathcircuit|register_file:registerfile|regs[29][12]
--register power-up is low

Z1_regs[29][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][12]))) # (!Z1L0 & (Z1_regs[21][12])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[20][12] is datapath:datapathcircuit|register_file:registerfile|regs[20][12]
--register power-up is low

Z1_regs[20][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][12] is datapath:datapathcircuit|register_file:registerfile|regs[24][12]
--register power-up is low

Z1_regs[24][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][12] is datapath:datapathcircuit|register_file:registerfile|regs[16][12]
--register power-up is low

Z1_regs[16][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~6
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][12])) # (!W1_readreg2[3] & ((Z1_regs[16][12])))));


--Z1_regs[28][12] is datapath:datapathcircuit|register_file:registerfile|regs[28][12]
--register power-up is low

Z1_regs[28][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~7
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][12]))) # (!Z1L0 & (Z1_regs[20][12])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][12] is datapath:datapathcircuit|register_file:registerfile|regs[27][12]
--register power-up is low

Z1_regs[27][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][12] is datapath:datapathcircuit|register_file:registerfile|regs[23][12]
--register power-up is low

Z1_regs[23][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][12] is datapath:datapathcircuit|register_file:registerfile|regs[19][12]
--register power-up is low

Z1_regs[19][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][12])) # (!W1_readreg2[2] & ((Z1_regs[19][12])))));


--Z1_regs[31][12] is datapath:datapathcircuit|register_file:registerfile|regs[31][12]
--register power-up is low

Z1_regs[31][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][12]))) # (!Z1L0 & (Z1_regs[27][12])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[9][12] is datapath:datapathcircuit|register_file:registerfile|regs[9][12]
--register power-up is low

Z1_regs[9][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][12] is datapath:datapathcircuit|register_file:registerfile|regs[10][12]
--register power-up is low

Z1_regs[10][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][12] is datapath:datapathcircuit|register_file:registerfile|regs[8][12]
--register power-up is low

Z1_regs[8][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][12])) # (!W1_readreg2[1] & ((Z1_regs[8][12])))));


--Z1_regs[11][12] is datapath:datapathcircuit|register_file:registerfile|regs[11][12]
--register power-up is low

Z1_regs[11][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][12]))) # (!Z1L0 & (Z1_regs[9][12])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[6][12] is datapath:datapathcircuit|register_file:registerfile|regs[6][12]
--register power-up is low

Z1_regs[6][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][12] is datapath:datapathcircuit|register_file:registerfile|regs[5][12]
--register power-up is low

Z1_regs[5][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][12] is datapath:datapathcircuit|register_file:registerfile|regs[4][12]
--register power-up is low

Z1_regs[4][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][12])) # (!W1_readreg2[0] & ((Z1_regs[4][12])))));


--Z1_regs[7][12] is datapath:datapathcircuit|register_file:registerfile|regs[7][12]
--register power-up is low

Z1_regs[7][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][12]))) # (!Z1L0 & (Z1_regs[6][12])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[2][12] is datapath:datapathcircuit|register_file:registerfile|regs[2][12]
--register power-up is low

Z1_regs[2][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[1][12] is datapath:datapathcircuit|register_file:registerfile|regs[1][12]
--register power-up is low

Z1_regs[1][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][12])) # (!Z1L0 & ((Z1_regs[1][12])))));


--Z1_regs[3][12] is datapath:datapathcircuit|register_file:registerfile|regs[3][12]
--register power-up is low

Z1_regs[3][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][12]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][12] is datapath:datapathcircuit|register_file:registerfile|regs[14][12]
--register power-up is low

Z1_regs[14][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][12] is datapath:datapathcircuit|register_file:registerfile|regs[13][12]
--register power-up is low

Z1_regs[13][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][12] is datapath:datapathcircuit|register_file:registerfile|regs[12][12]
--register power-up is low

Z1_regs[12][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][12])) # (!W1_readreg2[0] & ((Z1_regs[12][12])))));


--Z1_regs[15][12] is datapath:datapathcircuit|register_file:registerfile|regs[15][12]
--register power-up is low

Z1_regs[15][12] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][12]))) # (!Z1L0 & (Z1_regs[14][12])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[10][13] is datapath:datapathcircuit|register_file:registerfile|regs[10][13]
--register power-up is low

Z1_regs[10][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][13] is datapath:datapathcircuit|register_file:registerfile|regs[9][13]
--register power-up is low

Z1_regs[9][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][13] is datapath:datapathcircuit|register_file:registerfile|regs[8][13]
--register power-up is low

Z1_regs[8][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][13])) # (!W1_readreg2[0] & ((Z1_regs[8][13])))));


--Z1_regs[11][13] is datapath:datapathcircuit|register_file:registerfile|regs[11][13]
--register power-up is low

Z1_regs[11][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][13]))) # (!Z1L0 & (Z1_regs[10][13])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][13] is datapath:datapathcircuit|register_file:registerfile|regs[21][13]
--register power-up is low

Z1_regs[21][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][13] is datapath:datapathcircuit|register_file:registerfile|regs[25][13]
--register power-up is low

Z1_regs[25][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][13] is datapath:datapathcircuit|register_file:registerfile|regs[17][13]
--register power-up is low

Z1_regs[17][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][13])) # (!W1_readreg2[3] & ((Z1_regs[17][13])))));


--Z1_regs[29][13] is datapath:datapathcircuit|register_file:registerfile|regs[29][13]
--register power-up is low

Z1_regs[29][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][13]))) # (!Z1L0 & (Z1_regs[21][13])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][13] is datapath:datapathcircuit|register_file:registerfile|regs[26][13]
--register power-up is low

Z1_regs[26][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][13] is datapath:datapathcircuit|register_file:registerfile|regs[22][13]
--register power-up is low

Z1_regs[22][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][13] is datapath:datapathcircuit|register_file:registerfile|regs[18][13]
--register power-up is low

Z1_regs[18][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][13])) # (!W1_readreg2[2] & ((Z1_regs[18][13])))));


--Z1_regs[30][13] is datapath:datapathcircuit|register_file:registerfile|regs[30][13]
--register power-up is low

Z1_regs[30][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][13]))) # (!Z1L0 & (Z1_regs[26][13])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][13] is datapath:datapathcircuit|register_file:registerfile|regs[20][13]
--register power-up is low

Z1_regs[20][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][13] is datapath:datapathcircuit|register_file:registerfile|regs[24][13]
--register power-up is low

Z1_regs[24][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][13] is datapath:datapathcircuit|register_file:registerfile|regs[16][13]
--register power-up is low

Z1_regs[16][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][13])) # (!W1_readreg2[3] & ((Z1_regs[16][13])))));


--Z1_regs[28][13] is datapath:datapathcircuit|register_file:registerfile|regs[28][13]
--register power-up is low

Z1_regs[28][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][13]))) # (!Z1L0 & (Z1_regs[20][13])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][13] is datapath:datapathcircuit|register_file:registerfile|regs[27][13]
--register power-up is low

Z1_regs[27][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][13] is datapath:datapathcircuit|register_file:registerfile|regs[23][13]
--register power-up is low

Z1_regs[23][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][13] is datapath:datapathcircuit|register_file:registerfile|regs[19][13]
--register power-up is low

Z1_regs[19][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][13])) # (!W1_readreg2[2] & ((Z1_regs[19][13])))));


--Z1_regs[31][13] is datapath:datapathcircuit|register_file:registerfile|regs[31][13]
--register power-up is low

Z1_regs[31][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][13]))) # (!Z1L0 & (Z1_regs[27][13])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][13] is datapath:datapathcircuit|register_file:registerfile|regs[2][13]
--register power-up is low

Z1_regs[2][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][13] is datapath:datapathcircuit|register_file:registerfile|regs[5][13]
--register power-up is low

Z1_regs[5][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][13] is datapath:datapathcircuit|register_file:registerfile|regs[6][13]
--register power-up is low

Z1_regs[6][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][13] is datapath:datapathcircuit|register_file:registerfile|regs[4][13]
--register power-up is low

Z1_regs[4][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][13])) # (!W1_readreg2[1] & ((Z1_regs[4][13])))));


--Z1_regs[7][13] is datapath:datapathcircuit|register_file:registerfile|regs[7][13]
--register power-up is low

Z1_regs[7][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][13]))) # (!Z1L0 & (Z1_regs[5][13])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][13] is datapath:datapathcircuit|register_file:registerfile|regs[1][13]
--register power-up is low

Z1_regs[1][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][13])))));


--Z1_regs[3][13] is datapath:datapathcircuit|register_file:registerfile|regs[3][13]
--register power-up is low

Z1_regs[3][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][13]))) # (!Z1L0 & (Z1_regs[2][13])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][13] is datapath:datapathcircuit|register_file:registerfile|regs[13][13]
--register power-up is low

Z1_regs[13][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][13] is datapath:datapathcircuit|register_file:registerfile|regs[14][13]
--register power-up is low

Z1_regs[14][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][13] is datapath:datapathcircuit|register_file:registerfile|regs[12][13]
--register power-up is low

Z1_regs[12][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][13])) # (!W1_readreg2[1] & ((Z1_regs[12][13])))));


--Z1_regs[15][13] is datapath:datapathcircuit|register_file:registerfile|regs[15][13]
--register power-up is low

Z1_regs[15][13] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][13]))) # (!Z1L0 & (Z1_regs[13][13])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux50~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[26][14] is datapath:datapathcircuit|register_file:registerfile|regs[26][14]
--register power-up is low

Z1_regs[26][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][14] is datapath:datapathcircuit|register_file:registerfile|regs[22][14]
--register power-up is low

Z1_regs[22][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][14] is datapath:datapathcircuit|register_file:registerfile|regs[18][14]
--register power-up is low

Z1_regs[18][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][14])) # (!W1_readreg2[2] & ((Z1_regs[18][14])))));


--Z1_regs[30][14] is datapath:datapathcircuit|register_file:registerfile|regs[30][14]
--register power-up is low

Z1_regs[30][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][14]))) # (!Z1L0 & (Z1_regs[26][14])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[21][14] is datapath:datapathcircuit|register_file:registerfile|regs[21][14]
--register power-up is low

Z1_regs[21][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][14] is datapath:datapathcircuit|register_file:registerfile|regs[25][14]
--register power-up is low

Z1_regs[25][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][14] is datapath:datapathcircuit|register_file:registerfile|regs[17][14]
--register power-up is low

Z1_regs[17][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][14])) # (!W1_readreg2[3] & ((Z1_regs[17][14])))));


--Z1_regs[29][14] is datapath:datapathcircuit|register_file:registerfile|regs[29][14]
--register power-up is low

Z1_regs[29][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][14]))) # (!Z1L0 & (Z1_regs[21][14])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[20][14] is datapath:datapathcircuit|register_file:registerfile|regs[20][14]
--register power-up is low

Z1_regs[20][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][14] is datapath:datapathcircuit|register_file:registerfile|regs[24][14]
--register power-up is low

Z1_regs[24][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][14] is datapath:datapathcircuit|register_file:registerfile|regs[16][14]
--register power-up is low

Z1_regs[16][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~6
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][14])) # (!W1_readreg2[3] & ((Z1_regs[16][14])))));


--Z1_regs[28][14] is datapath:datapathcircuit|register_file:registerfile|regs[28][14]
--register power-up is low

Z1_regs[28][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~7
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][14]))) # (!Z1L0 & (Z1_regs[20][14])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][14] is datapath:datapathcircuit|register_file:registerfile|regs[27][14]
--register power-up is low

Z1_regs[27][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][14] is datapath:datapathcircuit|register_file:registerfile|regs[23][14]
--register power-up is low

Z1_regs[23][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][14] is datapath:datapathcircuit|register_file:registerfile|regs[19][14]
--register power-up is low

Z1_regs[19][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][14])) # (!W1_readreg2[2] & ((Z1_regs[19][14])))));


--Z1_regs[31][14] is datapath:datapathcircuit|register_file:registerfile|regs[31][14]
--register power-up is low

Z1_regs[31][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][14]))) # (!Z1L0 & (Z1_regs[27][14])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[9][14] is datapath:datapathcircuit|register_file:registerfile|regs[9][14]
--register power-up is low

Z1_regs[9][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][14] is datapath:datapathcircuit|register_file:registerfile|regs[10][14]
--register power-up is low

Z1_regs[10][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][14] is datapath:datapathcircuit|register_file:registerfile|regs[8][14]
--register power-up is low

Z1_regs[8][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][14])) # (!W1_readreg2[1] & ((Z1_regs[8][14])))));


--Z1_regs[11][14] is datapath:datapathcircuit|register_file:registerfile|regs[11][14]
--register power-up is low

Z1_regs[11][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][14]))) # (!Z1L0 & (Z1_regs[9][14])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[6][14] is datapath:datapathcircuit|register_file:registerfile|regs[6][14]
--register power-up is low

Z1_regs[6][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][14] is datapath:datapathcircuit|register_file:registerfile|regs[5][14]
--register power-up is low

Z1_regs[5][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][14] is datapath:datapathcircuit|register_file:registerfile|regs[4][14]
--register power-up is low

Z1_regs[4][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][14])) # (!W1_readreg2[0] & ((Z1_regs[4][14])))));


--Z1_regs[7][14] is datapath:datapathcircuit|register_file:registerfile|regs[7][14]
--register power-up is low

Z1_regs[7][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][14]))) # (!Z1L0 & (Z1_regs[6][14])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[2][14] is datapath:datapathcircuit|register_file:registerfile|regs[2][14]
--register power-up is low

Z1_regs[2][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[1][14] is datapath:datapathcircuit|register_file:registerfile|regs[1][14]
--register power-up is low

Z1_regs[1][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][14])) # (!Z1L0 & ((Z1_regs[1][14])))));


--Z1_regs[3][14] is datapath:datapathcircuit|register_file:registerfile|regs[3][14]
--register power-up is low

Z1_regs[3][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][14]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][14] is datapath:datapathcircuit|register_file:registerfile|regs[14][14]
--register power-up is low

Z1_regs[14][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][14] is datapath:datapathcircuit|register_file:registerfile|regs[13][14]
--register power-up is low

Z1_regs[13][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][14] is datapath:datapathcircuit|register_file:registerfile|regs[12][14]
--register power-up is low

Z1_regs[12][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][14])) # (!W1_readreg2[0] & ((Z1_regs[12][14])))));


--Z1_regs[15][14] is datapath:datapathcircuit|register_file:registerfile|regs[15][14]
--register power-up is low

Z1_regs[15][14] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][14]))) # (!Z1L0 & (Z1_regs[14][14])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[10][15] is datapath:datapathcircuit|register_file:registerfile|regs[10][15]
--register power-up is low

Z1_regs[10][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][15] is datapath:datapathcircuit|register_file:registerfile|regs[9][15]
--register power-up is low

Z1_regs[9][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][15] is datapath:datapathcircuit|register_file:registerfile|regs[8][15]
--register power-up is low

Z1_regs[8][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][15])) # (!W1_readreg2[0] & ((Z1_regs[8][15])))));


--Z1_regs[11][15] is datapath:datapathcircuit|register_file:registerfile|regs[11][15]
--register power-up is low

Z1_regs[11][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][15]))) # (!Z1L0 & (Z1_regs[10][15])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][15] is datapath:datapathcircuit|register_file:registerfile|regs[21][15]
--register power-up is low

Z1_regs[21][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][15] is datapath:datapathcircuit|register_file:registerfile|regs[25][15]
--register power-up is low

Z1_regs[25][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][15] is datapath:datapathcircuit|register_file:registerfile|regs[17][15]
--register power-up is low

Z1_regs[17][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][15])) # (!W1_readreg2[3] & ((Z1_regs[17][15])))));


--Z1_regs[29][15] is datapath:datapathcircuit|register_file:registerfile|regs[29][15]
--register power-up is low

Z1_regs[29][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][15]))) # (!Z1L0 & (Z1_regs[21][15])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][15] is datapath:datapathcircuit|register_file:registerfile|regs[26][15]
--register power-up is low

Z1_regs[26][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][15] is datapath:datapathcircuit|register_file:registerfile|regs[22][15]
--register power-up is low

Z1_regs[22][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][15] is datapath:datapathcircuit|register_file:registerfile|regs[18][15]
--register power-up is low

Z1_regs[18][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][15])) # (!W1_readreg2[2] & ((Z1_regs[18][15])))));


--Z1_regs[30][15] is datapath:datapathcircuit|register_file:registerfile|regs[30][15]
--register power-up is low

Z1_regs[30][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][15]))) # (!Z1L0 & (Z1_regs[26][15])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][15] is datapath:datapathcircuit|register_file:registerfile|regs[20][15]
--register power-up is low

Z1_regs[20][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][15] is datapath:datapathcircuit|register_file:registerfile|regs[24][15]
--register power-up is low

Z1_regs[24][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][15] is datapath:datapathcircuit|register_file:registerfile|regs[16][15]
--register power-up is low

Z1_regs[16][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][15])) # (!W1_readreg2[3] & ((Z1_regs[16][15])))));


--Z1_regs[28][15] is datapath:datapathcircuit|register_file:registerfile|regs[28][15]
--register power-up is low

Z1_regs[28][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][15]))) # (!Z1L0 & (Z1_regs[20][15])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][15] is datapath:datapathcircuit|register_file:registerfile|regs[27][15]
--register power-up is low

Z1_regs[27][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][15] is datapath:datapathcircuit|register_file:registerfile|regs[23][15]
--register power-up is low

Z1_regs[23][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][15] is datapath:datapathcircuit|register_file:registerfile|regs[19][15]
--register power-up is low

Z1_regs[19][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][15])) # (!W1_readreg2[2] & ((Z1_regs[19][15])))));


--Z1_regs[31][15] is datapath:datapathcircuit|register_file:registerfile|regs[31][15]
--register power-up is low

Z1_regs[31][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][15]))) # (!Z1L0 & (Z1_regs[27][15])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][15] is datapath:datapathcircuit|register_file:registerfile|regs[2][15]
--register power-up is low

Z1_regs[2][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][15] is datapath:datapathcircuit|register_file:registerfile|regs[5][15]
--register power-up is low

Z1_regs[5][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][15] is datapath:datapathcircuit|register_file:registerfile|regs[6][15]
--register power-up is low

Z1_regs[6][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][15] is datapath:datapathcircuit|register_file:registerfile|regs[4][15]
--register power-up is low

Z1_regs[4][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][15])) # (!W1_readreg2[1] & ((Z1_regs[4][15])))));


--Z1_regs[7][15] is datapath:datapathcircuit|register_file:registerfile|regs[7][15]
--register power-up is low

Z1_regs[7][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][15]))) # (!Z1L0 & (Z1_regs[5][15])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][15] is datapath:datapathcircuit|register_file:registerfile|regs[1][15]
--register power-up is low

Z1_regs[1][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][15])))));


--Z1_regs[3][15] is datapath:datapathcircuit|register_file:registerfile|regs[3][15]
--register power-up is low

Z1_regs[3][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][15]))) # (!Z1L0 & (Z1_regs[2][15])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][15] is datapath:datapathcircuit|register_file:registerfile|regs[13][15]
--register power-up is low

Z1_regs[13][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][15] is datapath:datapathcircuit|register_file:registerfile|regs[14][15]
--register power-up is low

Z1_regs[14][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][15] is datapath:datapathcircuit|register_file:registerfile|regs[12][15]
--register power-up is low

Z1_regs[12][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][15])) # (!W1_readreg2[1] & ((Z1_regs[12][15])))));


--Z1_regs[15][15] is datapath:datapathcircuit|register_file:registerfile|regs[15][15]
--register power-up is low

Z1_regs[15][15] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][15]))) # (!Z1L0 & (Z1_regs[13][15])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[26][16] is datapath:datapathcircuit|register_file:registerfile|regs[26][16]
--register power-up is low

Z1_regs[26][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][16] is datapath:datapathcircuit|register_file:registerfile|regs[22][16]
--register power-up is low

Z1_regs[22][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][16] is datapath:datapathcircuit|register_file:registerfile|regs[18][16]
--register power-up is low

Z1_regs[18][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][16])) # (!W1_readreg2[2] & ((Z1_regs[18][16])))));


--Z1_regs[30][16] is datapath:datapathcircuit|register_file:registerfile|regs[30][16]
--register power-up is low

Z1_regs[30][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][16]))) # (!Z1L0 & (Z1_regs[26][16])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[21][16] is datapath:datapathcircuit|register_file:registerfile|regs[21][16]
--register power-up is low

Z1_regs[21][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][16] is datapath:datapathcircuit|register_file:registerfile|regs[25][16]
--register power-up is low

Z1_regs[25][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][16] is datapath:datapathcircuit|register_file:registerfile|regs[17][16]
--register power-up is low

Z1_regs[17][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][16])) # (!W1_readreg2[3] & ((Z1_regs[17][16])))));


--Z1_regs[29][16] is datapath:datapathcircuit|register_file:registerfile|regs[29][16]
--register power-up is low

Z1_regs[29][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][16]))) # (!Z1L0 & (Z1_regs[21][16])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[20][16] is datapath:datapathcircuit|register_file:registerfile|regs[20][16]
--register power-up is low

Z1_regs[20][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][16] is datapath:datapathcircuit|register_file:registerfile|regs[24][16]
--register power-up is low

Z1_regs[24][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][16] is datapath:datapathcircuit|register_file:registerfile|regs[16][16]
--register power-up is low

Z1_regs[16][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~6
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][16])) # (!W1_readreg2[3] & ((Z1_regs[16][16])))));


--Z1_regs[28][16] is datapath:datapathcircuit|register_file:registerfile|regs[28][16]
--register power-up is low

Z1_regs[28][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~7
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][16]))) # (!Z1L0 & (Z1_regs[20][16])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][16] is datapath:datapathcircuit|register_file:registerfile|regs[27][16]
--register power-up is low

Z1_regs[27][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][16] is datapath:datapathcircuit|register_file:registerfile|regs[23][16]
--register power-up is low

Z1_regs[23][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][16] is datapath:datapathcircuit|register_file:registerfile|regs[19][16]
--register power-up is low

Z1_regs[19][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][16])) # (!W1_readreg2[2] & ((Z1_regs[19][16])))));


--Z1_regs[31][16] is datapath:datapathcircuit|register_file:registerfile|regs[31][16]
--register power-up is low

Z1_regs[31][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][16]))) # (!Z1L0 & (Z1_regs[27][16])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[9][16] is datapath:datapathcircuit|register_file:registerfile|regs[9][16]
--register power-up is low

Z1_regs[9][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][16] is datapath:datapathcircuit|register_file:registerfile|regs[10][16]
--register power-up is low

Z1_regs[10][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][16] is datapath:datapathcircuit|register_file:registerfile|regs[8][16]
--register power-up is low

Z1_regs[8][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][16])) # (!W1_readreg2[1] & ((Z1_regs[8][16])))));


--Z1_regs[11][16] is datapath:datapathcircuit|register_file:registerfile|regs[11][16]
--register power-up is low

Z1_regs[11][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][16]))) # (!Z1L0 & (Z1_regs[9][16])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[6][16] is datapath:datapathcircuit|register_file:registerfile|regs[6][16]
--register power-up is low

Z1_regs[6][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][16] is datapath:datapathcircuit|register_file:registerfile|regs[5][16]
--register power-up is low

Z1_regs[5][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][16] is datapath:datapathcircuit|register_file:registerfile|regs[4][16]
--register power-up is low

Z1_regs[4][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][16])) # (!W1_readreg2[0] & ((Z1_regs[4][16])))));


--Z1_regs[7][16] is datapath:datapathcircuit|register_file:registerfile|regs[7][16]
--register power-up is low

Z1_regs[7][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][16]))) # (!Z1L0 & (Z1_regs[6][16])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[2][16] is datapath:datapathcircuit|register_file:registerfile|regs[2][16]
--register power-up is low

Z1_regs[2][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[1][16] is datapath:datapathcircuit|register_file:registerfile|regs[1][16]
--register power-up is low

Z1_regs[1][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][16])) # (!Z1L0 & ((Z1_regs[1][16])))));


--Z1_regs[3][16] is datapath:datapathcircuit|register_file:registerfile|regs[3][16]
--register power-up is low

Z1_regs[3][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][16]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][16] is datapath:datapathcircuit|register_file:registerfile|regs[14][16]
--register power-up is low

Z1_regs[14][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][16] is datapath:datapathcircuit|register_file:registerfile|regs[13][16]
--register power-up is low

Z1_regs[13][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][16] is datapath:datapathcircuit|register_file:registerfile|regs[12][16]
--register power-up is low

Z1_regs[12][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][16])) # (!W1_readreg2[0] & ((Z1_regs[12][16])))));


--Z1_regs[15][16] is datapath:datapathcircuit|register_file:registerfile|regs[15][16]
--register power-up is low

Z1_regs[15][16] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][16]))) # (!Z1L0 & (Z1_regs[14][16])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux47~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[10][17] is datapath:datapathcircuit|register_file:registerfile|regs[10][17]
--register power-up is low

Z1_regs[10][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][17] is datapath:datapathcircuit|register_file:registerfile|regs[9][17]
--register power-up is low

Z1_regs[9][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][17] is datapath:datapathcircuit|register_file:registerfile|regs[8][17]
--register power-up is low

Z1_regs[8][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][17])) # (!W1_readreg2[0] & ((Z1_regs[8][17])))));


--Z1_regs[11][17] is datapath:datapathcircuit|register_file:registerfile|regs[11][17]
--register power-up is low

Z1_regs[11][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][17]))) # (!Z1L0 & (Z1_regs[10][17])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][17] is datapath:datapathcircuit|register_file:registerfile|regs[21][17]
--register power-up is low

Z1_regs[21][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][17] is datapath:datapathcircuit|register_file:registerfile|regs[25][17]
--register power-up is low

Z1_regs[25][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][17] is datapath:datapathcircuit|register_file:registerfile|regs[17][17]
--register power-up is low

Z1_regs[17][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][17])) # (!W1_readreg2[3] & ((Z1_regs[17][17])))));


--Z1_regs[29][17] is datapath:datapathcircuit|register_file:registerfile|regs[29][17]
--register power-up is low

Z1_regs[29][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][17]))) # (!Z1L0 & (Z1_regs[21][17])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][17] is datapath:datapathcircuit|register_file:registerfile|regs[26][17]
--register power-up is low

Z1_regs[26][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][17] is datapath:datapathcircuit|register_file:registerfile|regs[22][17]
--register power-up is low

Z1_regs[22][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][17] is datapath:datapathcircuit|register_file:registerfile|regs[18][17]
--register power-up is low

Z1_regs[18][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][17])) # (!W1_readreg2[2] & ((Z1_regs[18][17])))));


--Z1_regs[30][17] is datapath:datapathcircuit|register_file:registerfile|regs[30][17]
--register power-up is low

Z1_regs[30][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][17]))) # (!Z1L0 & (Z1_regs[26][17])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][17] is datapath:datapathcircuit|register_file:registerfile|regs[20][17]
--register power-up is low

Z1_regs[20][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][17] is datapath:datapathcircuit|register_file:registerfile|regs[24][17]
--register power-up is low

Z1_regs[24][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][17] is datapath:datapathcircuit|register_file:registerfile|regs[16][17]
--register power-up is low

Z1_regs[16][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][17])) # (!W1_readreg2[3] & ((Z1_regs[16][17])))));


--Z1_regs[28][17] is datapath:datapathcircuit|register_file:registerfile|regs[28][17]
--register power-up is low

Z1_regs[28][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][17]))) # (!Z1L0 & (Z1_regs[20][17])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][17] is datapath:datapathcircuit|register_file:registerfile|regs[27][17]
--register power-up is low

Z1_regs[27][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][17] is datapath:datapathcircuit|register_file:registerfile|regs[23][17]
--register power-up is low

Z1_regs[23][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][17] is datapath:datapathcircuit|register_file:registerfile|regs[19][17]
--register power-up is low

Z1_regs[19][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][17])) # (!W1_readreg2[2] & ((Z1_regs[19][17])))));


--Z1_regs[31][17] is datapath:datapathcircuit|register_file:registerfile|regs[31][17]
--register power-up is low

Z1_regs[31][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][17]))) # (!Z1L0 & (Z1_regs[27][17])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][17] is datapath:datapathcircuit|register_file:registerfile|regs[2][17]
--register power-up is low

Z1_regs[2][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][17] is datapath:datapathcircuit|register_file:registerfile|regs[5][17]
--register power-up is low

Z1_regs[5][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][17] is datapath:datapathcircuit|register_file:registerfile|regs[6][17]
--register power-up is low

Z1_regs[6][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][17] is datapath:datapathcircuit|register_file:registerfile|regs[4][17]
--register power-up is low

Z1_regs[4][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][17])) # (!W1_readreg2[1] & ((Z1_regs[4][17])))));


--Z1_regs[7][17] is datapath:datapathcircuit|register_file:registerfile|regs[7][17]
--register power-up is low

Z1_regs[7][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][17]))) # (!Z1L0 & (Z1_regs[5][17])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][17] is datapath:datapathcircuit|register_file:registerfile|regs[1][17]
--register power-up is low

Z1_regs[1][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][17])))));


--Z1_regs[3][17] is datapath:datapathcircuit|register_file:registerfile|regs[3][17]
--register power-up is low

Z1_regs[3][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][17]))) # (!Z1L0 & (Z1_regs[2][17])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][17] is datapath:datapathcircuit|register_file:registerfile|regs[13][17]
--register power-up is low

Z1_regs[13][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][17] is datapath:datapathcircuit|register_file:registerfile|regs[14][17]
--register power-up is low

Z1_regs[14][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][17] is datapath:datapathcircuit|register_file:registerfile|regs[12][17]
--register power-up is low

Z1_regs[12][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][17])) # (!W1_readreg2[1] & ((Z1_regs[12][17])))));


--Z1_regs[15][17] is datapath:datapathcircuit|register_file:registerfile|regs[15][17]
--register power-up is low

Z1_regs[15][17] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][17]))) # (!Z1L0 & (Z1_regs[13][17])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[26][18] is datapath:datapathcircuit|register_file:registerfile|regs[26][18]
--register power-up is low

Z1_regs[26][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][18] is datapath:datapathcircuit|register_file:registerfile|regs[22][18]
--register power-up is low

Z1_regs[22][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][18] is datapath:datapathcircuit|register_file:registerfile|regs[18][18]
--register power-up is low

Z1_regs[18][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][18])) # (!W1_readreg2[2] & ((Z1_regs[18][18])))));


--Z1_regs[30][18] is datapath:datapathcircuit|register_file:registerfile|regs[30][18]
--register power-up is low

Z1_regs[30][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][18]))) # (!Z1L0 & (Z1_regs[26][18])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[21][18] is datapath:datapathcircuit|register_file:registerfile|regs[21][18]
--register power-up is low

Z1_regs[21][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][18] is datapath:datapathcircuit|register_file:registerfile|regs[25][18]
--register power-up is low

Z1_regs[25][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][18] is datapath:datapathcircuit|register_file:registerfile|regs[17][18]
--register power-up is low

Z1_regs[17][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][18])) # (!W1_readreg2[3] & ((Z1_regs[17][18])))));


--Z1_regs[29][18] is datapath:datapathcircuit|register_file:registerfile|regs[29][18]
--register power-up is low

Z1_regs[29][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][18]))) # (!Z1L0 & (Z1_regs[21][18])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[20][18] is datapath:datapathcircuit|register_file:registerfile|regs[20][18]
--register power-up is low

Z1_regs[20][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][18] is datapath:datapathcircuit|register_file:registerfile|regs[24][18]
--register power-up is low

Z1_regs[24][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][18] is datapath:datapathcircuit|register_file:registerfile|regs[16][18]
--register power-up is low

Z1_regs[16][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~6
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][18])) # (!W1_readreg2[3] & ((Z1_regs[16][18])))));


--Z1_regs[28][18] is datapath:datapathcircuit|register_file:registerfile|regs[28][18]
--register power-up is low

Z1_regs[28][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~7
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][18]))) # (!Z1L0 & (Z1_regs[20][18])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][18] is datapath:datapathcircuit|register_file:registerfile|regs[27][18]
--register power-up is low

Z1_regs[27][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][18] is datapath:datapathcircuit|register_file:registerfile|regs[23][18]
--register power-up is low

Z1_regs[23][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][18] is datapath:datapathcircuit|register_file:registerfile|regs[19][18]
--register power-up is low

Z1_regs[19][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][18])) # (!W1_readreg2[2] & ((Z1_regs[19][18])))));


--Z1_regs[31][18] is datapath:datapathcircuit|register_file:registerfile|regs[31][18]
--register power-up is low

Z1_regs[31][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][18]))) # (!Z1L0 & (Z1_regs[27][18])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[9][18] is datapath:datapathcircuit|register_file:registerfile|regs[9][18]
--register power-up is low

Z1_regs[9][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][18] is datapath:datapathcircuit|register_file:registerfile|regs[10][18]
--register power-up is low

Z1_regs[10][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][18] is datapath:datapathcircuit|register_file:registerfile|regs[8][18]
--register power-up is low

Z1_regs[8][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][18])) # (!W1_readreg2[1] & ((Z1_regs[8][18])))));


--Z1_regs[11][18] is datapath:datapathcircuit|register_file:registerfile|regs[11][18]
--register power-up is low

Z1_regs[11][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][18]))) # (!Z1L0 & (Z1_regs[9][18])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[6][18] is datapath:datapathcircuit|register_file:registerfile|regs[6][18]
--register power-up is low

Z1_regs[6][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][18] is datapath:datapathcircuit|register_file:registerfile|regs[5][18]
--register power-up is low

Z1_regs[5][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][18] is datapath:datapathcircuit|register_file:registerfile|regs[4][18]
--register power-up is low

Z1_regs[4][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][18])) # (!W1_readreg2[0] & ((Z1_regs[4][18])))));


--Z1_regs[7][18] is datapath:datapathcircuit|register_file:registerfile|regs[7][18]
--register power-up is low

Z1_regs[7][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][18]))) # (!Z1L0 & (Z1_regs[6][18])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[2][18] is datapath:datapathcircuit|register_file:registerfile|regs[2][18]
--register power-up is low

Z1_regs[2][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[1][18] is datapath:datapathcircuit|register_file:registerfile|regs[1][18]
--register power-up is low

Z1_regs[1][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][18])) # (!Z1L0 & ((Z1_regs[1][18])))));


--Z1_regs[3][18] is datapath:datapathcircuit|register_file:registerfile|regs[3][18]
--register power-up is low

Z1_regs[3][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][18]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][18] is datapath:datapathcircuit|register_file:registerfile|regs[14][18]
--register power-up is low

Z1_regs[14][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][18] is datapath:datapathcircuit|register_file:registerfile|regs[13][18]
--register power-up is low

Z1_regs[13][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][18] is datapath:datapathcircuit|register_file:registerfile|regs[12][18]
--register power-up is low

Z1_regs[12][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][18])) # (!W1_readreg2[0] & ((Z1_regs[12][18])))));


--Z1_regs[15][18] is datapath:datapathcircuit|register_file:registerfile|regs[15][18]
--register power-up is low

Z1_regs[15][18] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][18]))) # (!Z1L0 & (Z1_regs[14][18])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[10][19] is datapath:datapathcircuit|register_file:registerfile|regs[10][19]
--register power-up is low

Z1_regs[10][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][19] is datapath:datapathcircuit|register_file:registerfile|regs[9][19]
--register power-up is low

Z1_regs[9][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][19] is datapath:datapathcircuit|register_file:registerfile|regs[8][19]
--register power-up is low

Z1_regs[8][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][19])) # (!W1_readreg2[0] & ((Z1_regs[8][19])))));


--Z1_regs[11][19] is datapath:datapathcircuit|register_file:registerfile|regs[11][19]
--register power-up is low

Z1_regs[11][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][19]))) # (!Z1L0 & (Z1_regs[10][19])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][19] is datapath:datapathcircuit|register_file:registerfile|regs[21][19]
--register power-up is low

Z1_regs[21][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][19] is datapath:datapathcircuit|register_file:registerfile|regs[25][19]
--register power-up is low

Z1_regs[25][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][19] is datapath:datapathcircuit|register_file:registerfile|regs[17][19]
--register power-up is low

Z1_regs[17][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][19])) # (!W1_readreg2[3] & ((Z1_regs[17][19])))));


--Z1_regs[29][19] is datapath:datapathcircuit|register_file:registerfile|regs[29][19]
--register power-up is low

Z1_regs[29][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][19]))) # (!Z1L0 & (Z1_regs[21][19])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][19] is datapath:datapathcircuit|register_file:registerfile|regs[26][19]
--register power-up is low

Z1_regs[26][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][19] is datapath:datapathcircuit|register_file:registerfile|regs[22][19]
--register power-up is low

Z1_regs[22][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][19] is datapath:datapathcircuit|register_file:registerfile|regs[18][19]
--register power-up is low

Z1_regs[18][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][19])) # (!W1_readreg2[2] & ((Z1_regs[18][19])))));


--Z1_regs[30][19] is datapath:datapathcircuit|register_file:registerfile|regs[30][19]
--register power-up is low

Z1_regs[30][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][19]))) # (!Z1L0 & (Z1_regs[26][19])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][19] is datapath:datapathcircuit|register_file:registerfile|regs[20][19]
--register power-up is low

Z1_regs[20][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][19] is datapath:datapathcircuit|register_file:registerfile|regs[24][19]
--register power-up is low

Z1_regs[24][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][19] is datapath:datapathcircuit|register_file:registerfile|regs[16][19]
--register power-up is low

Z1_regs[16][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][19])) # (!W1_readreg2[3] & ((Z1_regs[16][19])))));


--Z1_regs[28][19] is datapath:datapathcircuit|register_file:registerfile|regs[28][19]
--register power-up is low

Z1_regs[28][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][19]))) # (!Z1L0 & (Z1_regs[20][19])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][19] is datapath:datapathcircuit|register_file:registerfile|regs[27][19]
--register power-up is low

Z1_regs[27][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][19] is datapath:datapathcircuit|register_file:registerfile|regs[23][19]
--register power-up is low

Z1_regs[23][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][19] is datapath:datapathcircuit|register_file:registerfile|regs[19][19]
--register power-up is low

Z1_regs[19][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][19])) # (!W1_readreg2[2] & ((Z1_regs[19][19])))));


--Z1_regs[31][19] is datapath:datapathcircuit|register_file:registerfile|regs[31][19]
--register power-up is low

Z1_regs[31][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][19]))) # (!Z1L0 & (Z1_regs[27][19])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][19] is datapath:datapathcircuit|register_file:registerfile|regs[2][19]
--register power-up is low

Z1_regs[2][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][19] is datapath:datapathcircuit|register_file:registerfile|regs[5][19]
--register power-up is low

Z1_regs[5][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][19] is datapath:datapathcircuit|register_file:registerfile|regs[6][19]
--register power-up is low

Z1_regs[6][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][19] is datapath:datapathcircuit|register_file:registerfile|regs[4][19]
--register power-up is low

Z1_regs[4][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][19])) # (!W1_readreg2[1] & ((Z1_regs[4][19])))));


--Z1_regs[7][19] is datapath:datapathcircuit|register_file:registerfile|regs[7][19]
--register power-up is low

Z1_regs[7][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][19]))) # (!Z1L0 & (Z1_regs[5][19])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][19] is datapath:datapathcircuit|register_file:registerfile|regs[1][19]
--register power-up is low

Z1_regs[1][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][19])))));


--Z1_regs[3][19] is datapath:datapathcircuit|register_file:registerfile|regs[3][19]
--register power-up is low

Z1_regs[3][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][19]))) # (!Z1L0 & (Z1_regs[2][19])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][19] is datapath:datapathcircuit|register_file:registerfile|regs[13][19]
--register power-up is low

Z1_regs[13][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][19] is datapath:datapathcircuit|register_file:registerfile|regs[14][19]
--register power-up is low

Z1_regs[14][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][19] is datapath:datapathcircuit|register_file:registerfile|regs[12][19]
--register power-up is low

Z1_regs[12][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][19])) # (!W1_readreg2[1] & ((Z1_regs[12][19])))));


--Z1_regs[15][19] is datapath:datapathcircuit|register_file:registerfile|regs[15][19]
--register power-up is low

Z1_regs[15][19] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][19]))) # (!Z1L0 & (Z1_regs[13][19])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux44~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[26][20] is datapath:datapathcircuit|register_file:registerfile|regs[26][20]
--register power-up is low

Z1_regs[26][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][20] is datapath:datapathcircuit|register_file:registerfile|regs[22][20]
--register power-up is low

Z1_regs[22][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][20] is datapath:datapathcircuit|register_file:registerfile|regs[18][20]
--register power-up is low

Z1_regs[18][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][20])) # (!W1_readreg2[2] & ((Z1_regs[18][20])))));


--Z1_regs[30][20] is datapath:datapathcircuit|register_file:registerfile|regs[30][20]
--register power-up is low

Z1_regs[30][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][20]))) # (!Z1L0 & (Z1_regs[26][20])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[21][20] is datapath:datapathcircuit|register_file:registerfile|regs[21][20]
--register power-up is low

Z1_regs[21][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][20] is datapath:datapathcircuit|register_file:registerfile|regs[25][20]
--register power-up is low

Z1_regs[25][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][20] is datapath:datapathcircuit|register_file:registerfile|regs[17][20]
--register power-up is low

Z1_regs[17][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][20])) # (!W1_readreg2[3] & ((Z1_regs[17][20])))));


--Z1_regs[29][20] is datapath:datapathcircuit|register_file:registerfile|regs[29][20]
--register power-up is low

Z1_regs[29][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][20]))) # (!Z1L0 & (Z1_regs[21][20])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[20][20] is datapath:datapathcircuit|register_file:registerfile|regs[20][20]
--register power-up is low

Z1_regs[20][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][20] is datapath:datapathcircuit|register_file:registerfile|regs[24][20]
--register power-up is low

Z1_regs[24][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][20] is datapath:datapathcircuit|register_file:registerfile|regs[16][20]
--register power-up is low

Z1_regs[16][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~6
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][20])) # (!W1_readreg2[3] & ((Z1_regs[16][20])))));


--Z1_regs[28][20] is datapath:datapathcircuit|register_file:registerfile|regs[28][20]
--register power-up is low

Z1_regs[28][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~7
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][20]))) # (!Z1L0 & (Z1_regs[20][20])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][20] is datapath:datapathcircuit|register_file:registerfile|regs[27][20]
--register power-up is low

Z1_regs[27][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][20] is datapath:datapathcircuit|register_file:registerfile|regs[23][20]
--register power-up is low

Z1_regs[23][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][20] is datapath:datapathcircuit|register_file:registerfile|regs[19][20]
--register power-up is low

Z1_regs[19][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][20])) # (!W1_readreg2[2] & ((Z1_regs[19][20])))));


--Z1_regs[31][20] is datapath:datapathcircuit|register_file:registerfile|regs[31][20]
--register power-up is low

Z1_regs[31][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][20]))) # (!Z1L0 & (Z1_regs[27][20])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[9][20] is datapath:datapathcircuit|register_file:registerfile|regs[9][20]
--register power-up is low

Z1_regs[9][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][20] is datapath:datapathcircuit|register_file:registerfile|regs[10][20]
--register power-up is low

Z1_regs[10][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][20] is datapath:datapathcircuit|register_file:registerfile|regs[8][20]
--register power-up is low

Z1_regs[8][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][20])) # (!W1_readreg2[1] & ((Z1_regs[8][20])))));


--Z1_regs[11][20] is datapath:datapathcircuit|register_file:registerfile|regs[11][20]
--register power-up is low

Z1_regs[11][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][20]))) # (!Z1L0 & (Z1_regs[9][20])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[6][20] is datapath:datapathcircuit|register_file:registerfile|regs[6][20]
--register power-up is low

Z1_regs[6][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][20] is datapath:datapathcircuit|register_file:registerfile|regs[5][20]
--register power-up is low

Z1_regs[5][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][20] is datapath:datapathcircuit|register_file:registerfile|regs[4][20]
--register power-up is low

Z1_regs[4][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][20])) # (!W1_readreg2[0] & ((Z1_regs[4][20])))));


--Z1_regs[7][20] is datapath:datapathcircuit|register_file:registerfile|regs[7][20]
--register power-up is low

Z1_regs[7][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][20]))) # (!Z1L0 & (Z1_regs[6][20])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[2][20] is datapath:datapathcircuit|register_file:registerfile|regs[2][20]
--register power-up is low

Z1_regs[2][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[1][20] is datapath:datapathcircuit|register_file:registerfile|regs[1][20]
--register power-up is low

Z1_regs[1][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][20])) # (!Z1L0 & ((Z1_regs[1][20])))));


--Z1_regs[3][20] is datapath:datapathcircuit|register_file:registerfile|regs[3][20]
--register power-up is low

Z1_regs[3][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][20]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][20] is datapath:datapathcircuit|register_file:registerfile|regs[14][20]
--register power-up is low

Z1_regs[14][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][20] is datapath:datapathcircuit|register_file:registerfile|regs[13][20]
--register power-up is low

Z1_regs[13][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][20] is datapath:datapathcircuit|register_file:registerfile|regs[12][20]
--register power-up is low

Z1_regs[12][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][20])) # (!W1_readreg2[0] & ((Z1_regs[12][20])))));


--Z1_regs[15][20] is datapath:datapathcircuit|register_file:registerfile|regs[15][20]
--register power-up is low

Z1_regs[15][20] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][20]))) # (!Z1L0 & (Z1_regs[14][20])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[10][21] is datapath:datapathcircuit|register_file:registerfile|regs[10][21]
--register power-up is low

Z1_regs[10][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][21] is datapath:datapathcircuit|register_file:registerfile|regs[9][21]
--register power-up is low

Z1_regs[9][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][21] is datapath:datapathcircuit|register_file:registerfile|regs[8][21]
--register power-up is low

Z1_regs[8][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][21])) # (!W1_readreg2[0] & ((Z1_regs[8][21])))));


--Z1_regs[11][21] is datapath:datapathcircuit|register_file:registerfile|regs[11][21]
--register power-up is low

Z1_regs[11][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][21]))) # (!Z1L0 & (Z1_regs[10][21])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][21] is datapath:datapathcircuit|register_file:registerfile|regs[21][21]
--register power-up is low

Z1_regs[21][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][21] is datapath:datapathcircuit|register_file:registerfile|regs[25][21]
--register power-up is low

Z1_regs[25][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][21] is datapath:datapathcircuit|register_file:registerfile|regs[17][21]
--register power-up is low

Z1_regs[17][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][21])) # (!W1_readreg2[3] & ((Z1_regs[17][21])))));


--Z1_regs[29][21] is datapath:datapathcircuit|register_file:registerfile|regs[29][21]
--register power-up is low

Z1_regs[29][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][21]))) # (!Z1L0 & (Z1_regs[21][21])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][21] is datapath:datapathcircuit|register_file:registerfile|regs[26][21]
--register power-up is low

Z1_regs[26][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][21] is datapath:datapathcircuit|register_file:registerfile|regs[22][21]
--register power-up is low

Z1_regs[22][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][21] is datapath:datapathcircuit|register_file:registerfile|regs[18][21]
--register power-up is low

Z1_regs[18][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][21])) # (!W1_readreg2[2] & ((Z1_regs[18][21])))));


--Z1_regs[30][21] is datapath:datapathcircuit|register_file:registerfile|regs[30][21]
--register power-up is low

Z1_regs[30][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][21]))) # (!Z1L0 & (Z1_regs[26][21])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][21] is datapath:datapathcircuit|register_file:registerfile|regs[20][21]
--register power-up is low

Z1_regs[20][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][21] is datapath:datapathcircuit|register_file:registerfile|regs[24][21]
--register power-up is low

Z1_regs[24][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][21] is datapath:datapathcircuit|register_file:registerfile|regs[16][21]
--register power-up is low

Z1_regs[16][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][21])) # (!W1_readreg2[3] & ((Z1_regs[16][21])))));


--Z1_regs[28][21] is datapath:datapathcircuit|register_file:registerfile|regs[28][21]
--register power-up is low

Z1_regs[28][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][21]))) # (!Z1L0 & (Z1_regs[20][21])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][21] is datapath:datapathcircuit|register_file:registerfile|regs[27][21]
--register power-up is low

Z1_regs[27][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][21] is datapath:datapathcircuit|register_file:registerfile|regs[23][21]
--register power-up is low

Z1_regs[23][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][21] is datapath:datapathcircuit|register_file:registerfile|regs[19][21]
--register power-up is low

Z1_regs[19][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][21])) # (!W1_readreg2[2] & ((Z1_regs[19][21])))));


--Z1_regs[31][21] is datapath:datapathcircuit|register_file:registerfile|regs[31][21]
--register power-up is low

Z1_regs[31][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][21]))) # (!Z1L0 & (Z1_regs[27][21])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][21] is datapath:datapathcircuit|register_file:registerfile|regs[2][21]
--register power-up is low

Z1_regs[2][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][21] is datapath:datapathcircuit|register_file:registerfile|regs[5][21]
--register power-up is low

Z1_regs[5][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][21] is datapath:datapathcircuit|register_file:registerfile|regs[6][21]
--register power-up is low

Z1_regs[6][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][21] is datapath:datapathcircuit|register_file:registerfile|regs[4][21]
--register power-up is low

Z1_regs[4][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][21])) # (!W1_readreg2[1] & ((Z1_regs[4][21])))));


--Z1_regs[7][21] is datapath:datapathcircuit|register_file:registerfile|regs[7][21]
--register power-up is low

Z1_regs[7][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][21]))) # (!Z1L0 & (Z1_regs[5][21])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][21] is datapath:datapathcircuit|register_file:registerfile|regs[1][21]
--register power-up is low

Z1_regs[1][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][21])))));


--Z1_regs[3][21] is datapath:datapathcircuit|register_file:registerfile|regs[3][21]
--register power-up is low

Z1_regs[3][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][21]))) # (!Z1L0 & (Z1_regs[2][21])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][21] is datapath:datapathcircuit|register_file:registerfile|regs[13][21]
--register power-up is low

Z1_regs[13][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][21] is datapath:datapathcircuit|register_file:registerfile|regs[14][21]
--register power-up is low

Z1_regs[14][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][21] is datapath:datapathcircuit|register_file:registerfile|regs[12][21]
--register power-up is low

Z1_regs[12][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][21])) # (!W1_readreg2[1] & ((Z1_regs[12][21])))));


--Z1_regs[15][21] is datapath:datapathcircuit|register_file:registerfile|regs[15][21]
--register power-up is low

Z1_regs[15][21] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][21]))) # (!Z1L0 & (Z1_regs[13][21])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[26][22] is datapath:datapathcircuit|register_file:registerfile|regs[26][22]
--register power-up is low

Z1_regs[26][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][22] is datapath:datapathcircuit|register_file:registerfile|regs[22][22]
--register power-up is low

Z1_regs[22][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][22] is datapath:datapathcircuit|register_file:registerfile|regs[18][22]
--register power-up is low

Z1_regs[18][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][22])) # (!W1_readreg2[2] & ((Z1_regs[18][22])))));


--Z1_regs[30][22] is datapath:datapathcircuit|register_file:registerfile|regs[30][22]
--register power-up is low

Z1_regs[30][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][22]))) # (!Z1L0 & (Z1_regs[26][22])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[21][22] is datapath:datapathcircuit|register_file:registerfile|regs[21][22]
--register power-up is low

Z1_regs[21][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][22] is datapath:datapathcircuit|register_file:registerfile|regs[25][22]
--register power-up is low

Z1_regs[25][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][22] is datapath:datapathcircuit|register_file:registerfile|regs[17][22]
--register power-up is low

Z1_regs[17][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][22])) # (!W1_readreg2[3] & ((Z1_regs[17][22])))));


--Z1_regs[29][22] is datapath:datapathcircuit|register_file:registerfile|regs[29][22]
--register power-up is low

Z1_regs[29][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][22]))) # (!Z1L0 & (Z1_regs[21][22])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[20][22] is datapath:datapathcircuit|register_file:registerfile|regs[20][22]
--register power-up is low

Z1_regs[20][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][22] is datapath:datapathcircuit|register_file:registerfile|regs[24][22]
--register power-up is low

Z1_regs[24][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][22] is datapath:datapathcircuit|register_file:registerfile|regs[16][22]
--register power-up is low

Z1_regs[16][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~6
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][22])) # (!W1_readreg2[3] & ((Z1_regs[16][22])))));


--Z1_regs[28][22] is datapath:datapathcircuit|register_file:registerfile|regs[28][22]
--register power-up is low

Z1_regs[28][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~7
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][22]))) # (!Z1L0 & (Z1_regs[20][22])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][22] is datapath:datapathcircuit|register_file:registerfile|regs[27][22]
--register power-up is low

Z1_regs[27][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][22] is datapath:datapathcircuit|register_file:registerfile|regs[23][22]
--register power-up is low

Z1_regs[23][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][22] is datapath:datapathcircuit|register_file:registerfile|regs[19][22]
--register power-up is low

Z1_regs[19][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][22])) # (!W1_readreg2[2] & ((Z1_regs[19][22])))));


--Z1_regs[31][22] is datapath:datapathcircuit|register_file:registerfile|regs[31][22]
--register power-up is low

Z1_regs[31][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][22]))) # (!Z1L0 & (Z1_regs[27][22])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[9][22] is datapath:datapathcircuit|register_file:registerfile|regs[9][22]
--register power-up is low

Z1_regs[9][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][22] is datapath:datapathcircuit|register_file:registerfile|regs[10][22]
--register power-up is low

Z1_regs[10][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][22] is datapath:datapathcircuit|register_file:registerfile|regs[8][22]
--register power-up is low

Z1_regs[8][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][22])) # (!W1_readreg2[1] & ((Z1_regs[8][22])))));


--Z1_regs[11][22] is datapath:datapathcircuit|register_file:registerfile|regs[11][22]
--register power-up is low

Z1_regs[11][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][22]))) # (!Z1L0 & (Z1_regs[9][22])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[6][22] is datapath:datapathcircuit|register_file:registerfile|regs[6][22]
--register power-up is low

Z1_regs[6][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][22] is datapath:datapathcircuit|register_file:registerfile|regs[5][22]
--register power-up is low

Z1_regs[5][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][22] is datapath:datapathcircuit|register_file:registerfile|regs[4][22]
--register power-up is low

Z1_regs[4][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][22])) # (!W1_readreg2[0] & ((Z1_regs[4][22])))));


--Z1_regs[7][22] is datapath:datapathcircuit|register_file:registerfile|regs[7][22]
--register power-up is low

Z1_regs[7][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][22]))) # (!Z1L0 & (Z1_regs[6][22])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[2][22] is datapath:datapathcircuit|register_file:registerfile|regs[2][22]
--register power-up is low

Z1_regs[2][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[1][22] is datapath:datapathcircuit|register_file:registerfile|regs[1][22]
--register power-up is low

Z1_regs[1][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][22])) # (!Z1L0 & ((Z1_regs[1][22])))));


--Z1_regs[3][22] is datapath:datapathcircuit|register_file:registerfile|regs[3][22]
--register power-up is low

Z1_regs[3][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][22]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][22] is datapath:datapathcircuit|register_file:registerfile|regs[14][22]
--register power-up is low

Z1_regs[14][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][22] is datapath:datapathcircuit|register_file:registerfile|regs[13][22]
--register power-up is low

Z1_regs[13][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][22] is datapath:datapathcircuit|register_file:registerfile|regs[12][22]
--register power-up is low

Z1_regs[12][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][22])) # (!W1_readreg2[0] & ((Z1_regs[12][22])))));


--Z1_regs[15][22] is datapath:datapathcircuit|register_file:registerfile|regs[15][22]
--register power-up is low

Z1_regs[15][22] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][22]))) # (!Z1L0 & (Z1_regs[14][22])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux41~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[10][23] is datapath:datapathcircuit|register_file:registerfile|regs[10][23]
--register power-up is low

Z1_regs[10][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][23] is datapath:datapathcircuit|register_file:registerfile|regs[9][23]
--register power-up is low

Z1_regs[9][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][23] is datapath:datapathcircuit|register_file:registerfile|regs[8][23]
--register power-up is low

Z1_regs[8][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][23])) # (!W1_readreg2[0] & ((Z1_regs[8][23])))));


--Z1_regs[11][23] is datapath:datapathcircuit|register_file:registerfile|regs[11][23]
--register power-up is low

Z1_regs[11][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][23]))) # (!Z1L0 & (Z1_regs[10][23])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][23] is datapath:datapathcircuit|register_file:registerfile|regs[21][23]
--register power-up is low

Z1_regs[21][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][23] is datapath:datapathcircuit|register_file:registerfile|regs[25][23]
--register power-up is low

Z1_regs[25][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][23] is datapath:datapathcircuit|register_file:registerfile|regs[17][23]
--register power-up is low

Z1_regs[17][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][23])) # (!W1_readreg2[3] & ((Z1_regs[17][23])))));


--Z1_regs[29][23] is datapath:datapathcircuit|register_file:registerfile|regs[29][23]
--register power-up is low

Z1_regs[29][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][23]))) # (!Z1L0 & (Z1_regs[21][23])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][23] is datapath:datapathcircuit|register_file:registerfile|regs[26][23]
--register power-up is low

Z1_regs[26][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][23] is datapath:datapathcircuit|register_file:registerfile|regs[22][23]
--register power-up is low

Z1_regs[22][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][23] is datapath:datapathcircuit|register_file:registerfile|regs[18][23]
--register power-up is low

Z1_regs[18][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][23])) # (!W1_readreg2[2] & ((Z1_regs[18][23])))));


--Z1_regs[30][23] is datapath:datapathcircuit|register_file:registerfile|regs[30][23]
--register power-up is low

Z1_regs[30][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][23]))) # (!Z1L0 & (Z1_regs[26][23])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][23] is datapath:datapathcircuit|register_file:registerfile|regs[20][23]
--register power-up is low

Z1_regs[20][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][23] is datapath:datapathcircuit|register_file:registerfile|regs[24][23]
--register power-up is low

Z1_regs[24][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][23] is datapath:datapathcircuit|register_file:registerfile|regs[16][23]
--register power-up is low

Z1_regs[16][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][23])) # (!W1_readreg2[3] & ((Z1_regs[16][23])))));


--Z1_regs[28][23] is datapath:datapathcircuit|register_file:registerfile|regs[28][23]
--register power-up is low

Z1_regs[28][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][23]))) # (!Z1L0 & (Z1_regs[20][23])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][23] is datapath:datapathcircuit|register_file:registerfile|regs[27][23]
--register power-up is low

Z1_regs[27][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][23] is datapath:datapathcircuit|register_file:registerfile|regs[23][23]
--register power-up is low

Z1_regs[23][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][23] is datapath:datapathcircuit|register_file:registerfile|regs[19][23]
--register power-up is low

Z1_regs[19][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][23])) # (!W1_readreg2[2] & ((Z1_regs[19][23])))));


--Z1_regs[31][23] is datapath:datapathcircuit|register_file:registerfile|regs[31][23]
--register power-up is low

Z1_regs[31][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][23]))) # (!Z1L0 & (Z1_regs[27][23])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][23] is datapath:datapathcircuit|register_file:registerfile|regs[2][23]
--register power-up is low

Z1_regs[2][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][23] is datapath:datapathcircuit|register_file:registerfile|regs[5][23]
--register power-up is low

Z1_regs[5][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][23] is datapath:datapathcircuit|register_file:registerfile|regs[6][23]
--register power-up is low

Z1_regs[6][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][23] is datapath:datapathcircuit|register_file:registerfile|regs[4][23]
--register power-up is low

Z1_regs[4][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][23])) # (!W1_readreg2[1] & ((Z1_regs[4][23])))));


--Z1_regs[7][23] is datapath:datapathcircuit|register_file:registerfile|regs[7][23]
--register power-up is low

Z1_regs[7][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][23]))) # (!Z1L0 & (Z1_regs[5][23])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][23] is datapath:datapathcircuit|register_file:registerfile|regs[1][23]
--register power-up is low

Z1_regs[1][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][23])))));


--Z1_regs[3][23] is datapath:datapathcircuit|register_file:registerfile|regs[3][23]
--register power-up is low

Z1_regs[3][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][23]))) # (!Z1L0 & (Z1_regs[2][23])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][23] is datapath:datapathcircuit|register_file:registerfile|regs[13][23]
--register power-up is low

Z1_regs[13][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][23] is datapath:datapathcircuit|register_file:registerfile|regs[14][23]
--register power-up is low

Z1_regs[14][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][23] is datapath:datapathcircuit|register_file:registerfile|regs[12][23]
--register power-up is low

Z1_regs[12][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][23])) # (!W1_readreg2[1] & ((Z1_regs[12][23])))));


--Z1_regs[15][23] is datapath:datapathcircuit|register_file:registerfile|regs[15][23]
--register power-up is low

Z1_regs[15][23] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][23]))) # (!Z1L0 & (Z1_regs[13][23])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[26][24] is datapath:datapathcircuit|register_file:registerfile|regs[26][24]
--register power-up is low

Z1_regs[26][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][24] is datapath:datapathcircuit|register_file:registerfile|regs[22][24]
--register power-up is low

Z1_regs[22][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][24] is datapath:datapathcircuit|register_file:registerfile|regs[18][24]
--register power-up is low

Z1_regs[18][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][24])) # (!W1_readreg2[2] & ((Z1_regs[18][24])))));


--Z1_regs[30][24] is datapath:datapathcircuit|register_file:registerfile|regs[30][24]
--register power-up is low

Z1_regs[30][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][24]))) # (!Z1L0 & (Z1_regs[26][24])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[21][24] is datapath:datapathcircuit|register_file:registerfile|regs[21][24]
--register power-up is low

Z1_regs[21][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][24] is datapath:datapathcircuit|register_file:registerfile|regs[25][24]
--register power-up is low

Z1_regs[25][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][24] is datapath:datapathcircuit|register_file:registerfile|regs[17][24]
--register power-up is low

Z1_regs[17][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][24])) # (!W1_readreg2[3] & ((Z1_regs[17][24])))));


--Z1_regs[29][24] is datapath:datapathcircuit|register_file:registerfile|regs[29][24]
--register power-up is low

Z1_regs[29][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][24]))) # (!Z1L0 & (Z1_regs[21][24])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[20][24] is datapath:datapathcircuit|register_file:registerfile|regs[20][24]
--register power-up is low

Z1_regs[20][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][24] is datapath:datapathcircuit|register_file:registerfile|regs[24][24]
--register power-up is low

Z1_regs[24][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][24] is datapath:datapathcircuit|register_file:registerfile|regs[16][24]
--register power-up is low

Z1_regs[16][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~6
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][24])) # (!W1_readreg2[3] & ((Z1_regs[16][24])))));


--Z1_regs[28][24] is datapath:datapathcircuit|register_file:registerfile|regs[28][24]
--register power-up is low

Z1_regs[28][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~7
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][24]))) # (!Z1L0 & (Z1_regs[20][24])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][24] is datapath:datapathcircuit|register_file:registerfile|regs[27][24]
--register power-up is low

Z1_regs[27][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][24] is datapath:datapathcircuit|register_file:registerfile|regs[23][24]
--register power-up is low

Z1_regs[23][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][24] is datapath:datapathcircuit|register_file:registerfile|regs[19][24]
--register power-up is low

Z1_regs[19][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][24])) # (!W1_readreg2[2] & ((Z1_regs[19][24])))));


--Z1_regs[31][24] is datapath:datapathcircuit|register_file:registerfile|regs[31][24]
--register power-up is low

Z1_regs[31][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][24]))) # (!Z1L0 & (Z1_regs[27][24])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[9][24] is datapath:datapathcircuit|register_file:registerfile|regs[9][24]
--register power-up is low

Z1_regs[9][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][24] is datapath:datapathcircuit|register_file:registerfile|regs[10][24]
--register power-up is low

Z1_regs[10][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][24] is datapath:datapathcircuit|register_file:registerfile|regs[8][24]
--register power-up is low

Z1_regs[8][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][24])) # (!W1_readreg2[1] & ((Z1_regs[8][24])))));


--Z1_regs[11][24] is datapath:datapathcircuit|register_file:registerfile|regs[11][24]
--register power-up is low

Z1_regs[11][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][24]))) # (!Z1L0 & (Z1_regs[9][24])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[6][24] is datapath:datapathcircuit|register_file:registerfile|regs[6][24]
--register power-up is low

Z1_regs[6][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][24] is datapath:datapathcircuit|register_file:registerfile|regs[5][24]
--register power-up is low

Z1_regs[5][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][24] is datapath:datapathcircuit|register_file:registerfile|regs[4][24]
--register power-up is low

Z1_regs[4][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][24])) # (!W1_readreg2[0] & ((Z1_regs[4][24])))));


--Z1_regs[7][24] is datapath:datapathcircuit|register_file:registerfile|regs[7][24]
--register power-up is low

Z1_regs[7][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][24]))) # (!Z1L0 & (Z1_regs[6][24])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[2][24] is datapath:datapathcircuit|register_file:registerfile|regs[2][24]
--register power-up is low

Z1_regs[2][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[1][24] is datapath:datapathcircuit|register_file:registerfile|regs[1][24]
--register power-up is low

Z1_regs[1][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][24])) # (!Z1L0 & ((Z1_regs[1][24])))));


--Z1_regs[3][24] is datapath:datapathcircuit|register_file:registerfile|regs[3][24]
--register power-up is low

Z1_regs[3][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][24]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][24] is datapath:datapathcircuit|register_file:registerfile|regs[14][24]
--register power-up is low

Z1_regs[14][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][24] is datapath:datapathcircuit|register_file:registerfile|regs[13][24]
--register power-up is low

Z1_regs[13][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][24] is datapath:datapathcircuit|register_file:registerfile|regs[12][24]
--register power-up is low

Z1_regs[12][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][24])) # (!W1_readreg2[0] & ((Z1_regs[12][24])))));


--Z1_regs[15][24] is datapath:datapathcircuit|register_file:registerfile|regs[15][24]
--register power-up is low

Z1_regs[15][24] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][24]))) # (!Z1L0 & (Z1_regs[14][24])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[10][25] is datapath:datapathcircuit|register_file:registerfile|regs[10][25]
--register power-up is low

Z1_regs[10][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][25] is datapath:datapathcircuit|register_file:registerfile|regs[9][25]
--register power-up is low

Z1_regs[9][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][25] is datapath:datapathcircuit|register_file:registerfile|regs[8][25]
--register power-up is low

Z1_regs[8][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][25])) # (!W1_readreg2[0] & ((Z1_regs[8][25])))));


--Z1_regs[11][25] is datapath:datapathcircuit|register_file:registerfile|regs[11][25]
--register power-up is low

Z1_regs[11][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][25]))) # (!Z1L0 & (Z1_regs[10][25])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][25] is datapath:datapathcircuit|register_file:registerfile|regs[21][25]
--register power-up is low

Z1_regs[21][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][25] is datapath:datapathcircuit|register_file:registerfile|regs[25][25]
--register power-up is low

Z1_regs[25][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][25] is datapath:datapathcircuit|register_file:registerfile|regs[17][25]
--register power-up is low

Z1_regs[17][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][25])) # (!W1_readreg2[3] & ((Z1_regs[17][25])))));


--Z1_regs[29][25] is datapath:datapathcircuit|register_file:registerfile|regs[29][25]
--register power-up is low

Z1_regs[29][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][25]))) # (!Z1L0 & (Z1_regs[21][25])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][25] is datapath:datapathcircuit|register_file:registerfile|regs[26][25]
--register power-up is low

Z1_regs[26][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][25] is datapath:datapathcircuit|register_file:registerfile|regs[22][25]
--register power-up is low

Z1_regs[22][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][25] is datapath:datapathcircuit|register_file:registerfile|regs[18][25]
--register power-up is low

Z1_regs[18][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][25])) # (!W1_readreg2[2] & ((Z1_regs[18][25])))));


--Z1_regs[30][25] is datapath:datapathcircuit|register_file:registerfile|regs[30][25]
--register power-up is low

Z1_regs[30][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][25]))) # (!Z1L0 & (Z1_regs[26][25])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][25] is datapath:datapathcircuit|register_file:registerfile|regs[20][25]
--register power-up is low

Z1_regs[20][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][25] is datapath:datapathcircuit|register_file:registerfile|regs[24][25]
--register power-up is low

Z1_regs[24][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][25] is datapath:datapathcircuit|register_file:registerfile|regs[16][25]
--register power-up is low

Z1_regs[16][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][25])) # (!W1_readreg2[3] & ((Z1_regs[16][25])))));


--Z1_regs[28][25] is datapath:datapathcircuit|register_file:registerfile|regs[28][25]
--register power-up is low

Z1_regs[28][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][25]))) # (!Z1L0 & (Z1_regs[20][25])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][25] is datapath:datapathcircuit|register_file:registerfile|regs[27][25]
--register power-up is low

Z1_regs[27][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][25] is datapath:datapathcircuit|register_file:registerfile|regs[23][25]
--register power-up is low

Z1_regs[23][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][25] is datapath:datapathcircuit|register_file:registerfile|regs[19][25]
--register power-up is low

Z1_regs[19][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][25])) # (!W1_readreg2[2] & ((Z1_regs[19][25])))));


--Z1_regs[31][25] is datapath:datapathcircuit|register_file:registerfile|regs[31][25]
--register power-up is low

Z1_regs[31][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][25]))) # (!Z1L0 & (Z1_regs[27][25])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][25] is datapath:datapathcircuit|register_file:registerfile|regs[2][25]
--register power-up is low

Z1_regs[2][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][25] is datapath:datapathcircuit|register_file:registerfile|regs[5][25]
--register power-up is low

Z1_regs[5][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][25] is datapath:datapathcircuit|register_file:registerfile|regs[6][25]
--register power-up is low

Z1_regs[6][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][25] is datapath:datapathcircuit|register_file:registerfile|regs[4][25]
--register power-up is low

Z1_regs[4][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][25])) # (!W1_readreg2[1] & ((Z1_regs[4][25])))));


--Z1_regs[7][25] is datapath:datapathcircuit|register_file:registerfile|regs[7][25]
--register power-up is low

Z1_regs[7][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][25]))) # (!Z1L0 & (Z1_regs[5][25])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][25] is datapath:datapathcircuit|register_file:registerfile|regs[1][25]
--register power-up is low

Z1_regs[1][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][25])))));


--Z1_regs[3][25] is datapath:datapathcircuit|register_file:registerfile|regs[3][25]
--register power-up is low

Z1_regs[3][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][25]))) # (!Z1L0 & (Z1_regs[2][25])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][25] is datapath:datapathcircuit|register_file:registerfile|regs[13][25]
--register power-up is low

Z1_regs[13][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][25] is datapath:datapathcircuit|register_file:registerfile|regs[14][25]
--register power-up is low

Z1_regs[14][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][25] is datapath:datapathcircuit|register_file:registerfile|regs[12][25]
--register power-up is low

Z1_regs[12][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][25])) # (!W1_readreg2[1] & ((Z1_regs[12][25])))));


--Z1_regs[15][25] is datapath:datapathcircuit|register_file:registerfile|regs[15][25]
--register power-up is low

Z1_regs[15][25] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][25]))) # (!Z1L0 & (Z1_regs[13][25])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux38~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[26][26] is datapath:datapathcircuit|register_file:registerfile|regs[26][26]
--register power-up is low

Z1_regs[26][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][26] is datapath:datapathcircuit|register_file:registerfile|regs[22][26]
--register power-up is low

Z1_regs[22][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][26] is datapath:datapathcircuit|register_file:registerfile|regs[18][26]
--register power-up is low

Z1_regs[18][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][26])) # (!W1_readreg2[2] & ((Z1_regs[18][26])))));


--Z1_regs[30][26] is datapath:datapathcircuit|register_file:registerfile|regs[30][26]
--register power-up is low

Z1_regs[30][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][26]))) # (!Z1L0 & (Z1_regs[26][26])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[21][26] is datapath:datapathcircuit|register_file:registerfile|regs[21][26]
--register power-up is low

Z1_regs[21][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][26] is datapath:datapathcircuit|register_file:registerfile|regs[25][26]
--register power-up is low

Z1_regs[25][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][26] is datapath:datapathcircuit|register_file:registerfile|regs[17][26]
--register power-up is low

Z1_regs[17][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][26])) # (!W1_readreg2[3] & ((Z1_regs[17][26])))));


--Z1_regs[29][26] is datapath:datapathcircuit|register_file:registerfile|regs[29][26]
--register power-up is low

Z1_regs[29][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][26]))) # (!Z1L0 & (Z1_regs[21][26])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[20][26] is datapath:datapathcircuit|register_file:registerfile|regs[20][26]
--register power-up is low

Z1_regs[20][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][26] is datapath:datapathcircuit|register_file:registerfile|regs[24][26]
--register power-up is low

Z1_regs[24][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][26] is datapath:datapathcircuit|register_file:registerfile|regs[16][26]
--register power-up is low

Z1_regs[16][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~6
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][26])) # (!W1_readreg2[3] & ((Z1_regs[16][26])))));


--Z1_regs[28][26] is datapath:datapathcircuit|register_file:registerfile|regs[28][26]
--register power-up is low

Z1_regs[28][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~7
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][26]))) # (!Z1L0 & (Z1_regs[20][26])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][26] is datapath:datapathcircuit|register_file:registerfile|regs[27][26]
--register power-up is low

Z1_regs[27][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][26] is datapath:datapathcircuit|register_file:registerfile|regs[23][26]
--register power-up is low

Z1_regs[23][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][26] is datapath:datapathcircuit|register_file:registerfile|regs[19][26]
--register power-up is low

Z1_regs[19][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][26])) # (!W1_readreg2[2] & ((Z1_regs[19][26])))));


--Z1_regs[31][26] is datapath:datapathcircuit|register_file:registerfile|regs[31][26]
--register power-up is low

Z1_regs[31][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][26]))) # (!Z1L0 & (Z1_regs[27][26])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[9][26] is datapath:datapathcircuit|register_file:registerfile|regs[9][26]
--register power-up is low

Z1_regs[9][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][26] is datapath:datapathcircuit|register_file:registerfile|regs[10][26]
--register power-up is low

Z1_regs[10][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][26] is datapath:datapathcircuit|register_file:registerfile|regs[8][26]
--register power-up is low

Z1_regs[8][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][26])) # (!W1_readreg2[1] & ((Z1_regs[8][26])))));


--Z1_regs[11][26] is datapath:datapathcircuit|register_file:registerfile|regs[11][26]
--register power-up is low

Z1_regs[11][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][26]))) # (!Z1L0 & (Z1_regs[9][26])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[6][26] is datapath:datapathcircuit|register_file:registerfile|regs[6][26]
--register power-up is low

Z1_regs[6][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][26] is datapath:datapathcircuit|register_file:registerfile|regs[5][26]
--register power-up is low

Z1_regs[5][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][26] is datapath:datapathcircuit|register_file:registerfile|regs[4][26]
--register power-up is low

Z1_regs[4][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][26])) # (!W1_readreg2[0] & ((Z1_regs[4][26])))));


--Z1_regs[7][26] is datapath:datapathcircuit|register_file:registerfile|regs[7][26]
--register power-up is low

Z1_regs[7][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][26]))) # (!Z1L0 & (Z1_regs[6][26])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[2][26] is datapath:datapathcircuit|register_file:registerfile|regs[2][26]
--register power-up is low

Z1_regs[2][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[1][26] is datapath:datapathcircuit|register_file:registerfile|regs[1][26]
--register power-up is low

Z1_regs[1][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][26])) # (!Z1L0 & ((Z1_regs[1][26])))));


--Z1_regs[3][26] is datapath:datapathcircuit|register_file:registerfile|regs[3][26]
--register power-up is low

Z1_regs[3][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][26]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][26] is datapath:datapathcircuit|register_file:registerfile|regs[14][26]
--register power-up is low

Z1_regs[14][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][26] is datapath:datapathcircuit|register_file:registerfile|regs[13][26]
--register power-up is low

Z1_regs[13][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][26] is datapath:datapathcircuit|register_file:registerfile|regs[12][26]
--register power-up is low

Z1_regs[12][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][26])) # (!W1_readreg2[0] & ((Z1_regs[12][26])))));


--Z1_regs[15][26] is datapath:datapathcircuit|register_file:registerfile|regs[15][26]
--register power-up is low

Z1_regs[15][26] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][26]))) # (!Z1L0 & (Z1_regs[14][26])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[10][27] is datapath:datapathcircuit|register_file:registerfile|regs[10][27]
--register power-up is low

Z1_regs[10][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][27] is datapath:datapathcircuit|register_file:registerfile|regs[9][27]
--register power-up is low

Z1_regs[9][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][27] is datapath:datapathcircuit|register_file:registerfile|regs[8][27]
--register power-up is low

Z1_regs[8][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][27])) # (!W1_readreg2[0] & ((Z1_regs[8][27])))));


--Z1_regs[11][27] is datapath:datapathcircuit|register_file:registerfile|regs[11][27]
--register power-up is low

Z1_regs[11][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][27]))) # (!Z1L0 & (Z1_regs[10][27])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][27] is datapath:datapathcircuit|register_file:registerfile|regs[21][27]
--register power-up is low

Z1_regs[21][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][27] is datapath:datapathcircuit|register_file:registerfile|regs[25][27]
--register power-up is low

Z1_regs[25][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][27] is datapath:datapathcircuit|register_file:registerfile|regs[17][27]
--register power-up is low

Z1_regs[17][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][27])) # (!W1_readreg2[3] & ((Z1_regs[17][27])))));


--Z1_regs[29][27] is datapath:datapathcircuit|register_file:registerfile|regs[29][27]
--register power-up is low

Z1_regs[29][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][27]))) # (!Z1L0 & (Z1_regs[21][27])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][27] is datapath:datapathcircuit|register_file:registerfile|regs[26][27]
--register power-up is low

Z1_regs[26][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][27] is datapath:datapathcircuit|register_file:registerfile|regs[22][27]
--register power-up is low

Z1_regs[22][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][27] is datapath:datapathcircuit|register_file:registerfile|regs[18][27]
--register power-up is low

Z1_regs[18][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][27])) # (!W1_readreg2[2] & ((Z1_regs[18][27])))));


--Z1_regs[30][27] is datapath:datapathcircuit|register_file:registerfile|regs[30][27]
--register power-up is low

Z1_regs[30][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][27]))) # (!Z1L0 & (Z1_regs[26][27])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][27] is datapath:datapathcircuit|register_file:registerfile|regs[20][27]
--register power-up is low

Z1_regs[20][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][27] is datapath:datapathcircuit|register_file:registerfile|regs[24][27]
--register power-up is low

Z1_regs[24][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][27] is datapath:datapathcircuit|register_file:registerfile|regs[16][27]
--register power-up is low

Z1_regs[16][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][27])) # (!W1_readreg2[3] & ((Z1_regs[16][27])))));


--Z1_regs[28][27] is datapath:datapathcircuit|register_file:registerfile|regs[28][27]
--register power-up is low

Z1_regs[28][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][27]))) # (!Z1L0 & (Z1_regs[20][27])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][27] is datapath:datapathcircuit|register_file:registerfile|regs[27][27]
--register power-up is low

Z1_regs[27][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][27] is datapath:datapathcircuit|register_file:registerfile|regs[23][27]
--register power-up is low

Z1_regs[23][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][27] is datapath:datapathcircuit|register_file:registerfile|regs[19][27]
--register power-up is low

Z1_regs[19][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][27])) # (!W1_readreg2[2] & ((Z1_regs[19][27])))));


--Z1_regs[31][27] is datapath:datapathcircuit|register_file:registerfile|regs[31][27]
--register power-up is low

Z1_regs[31][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][27]))) # (!Z1L0 & (Z1_regs[27][27])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][27] is datapath:datapathcircuit|register_file:registerfile|regs[2][27]
--register power-up is low

Z1_regs[2][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][27] is datapath:datapathcircuit|register_file:registerfile|regs[5][27]
--register power-up is low

Z1_regs[5][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][27] is datapath:datapathcircuit|register_file:registerfile|regs[6][27]
--register power-up is low

Z1_regs[6][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][27] is datapath:datapathcircuit|register_file:registerfile|regs[4][27]
--register power-up is low

Z1_regs[4][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][27])) # (!W1_readreg2[1] & ((Z1_regs[4][27])))));


--Z1_regs[7][27] is datapath:datapathcircuit|register_file:registerfile|regs[7][27]
--register power-up is low

Z1_regs[7][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][27]))) # (!Z1L0 & (Z1_regs[5][27])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][27] is datapath:datapathcircuit|register_file:registerfile|regs[1][27]
--register power-up is low

Z1_regs[1][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][27])))));


--Z1_regs[3][27] is datapath:datapathcircuit|register_file:registerfile|regs[3][27]
--register power-up is low

Z1_regs[3][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][27]))) # (!Z1L0 & (Z1_regs[2][27])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][27] is datapath:datapathcircuit|register_file:registerfile|regs[13][27]
--register power-up is low

Z1_regs[13][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][27] is datapath:datapathcircuit|register_file:registerfile|regs[14][27]
--register power-up is low

Z1_regs[14][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][27] is datapath:datapathcircuit|register_file:registerfile|regs[12][27]
--register power-up is low

Z1_regs[12][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][27])) # (!W1_readreg2[1] & ((Z1_regs[12][27])))));


--Z1_regs[15][27] is datapath:datapathcircuit|register_file:registerfile|regs[15][27]
--register power-up is low

Z1_regs[15][27] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][27]))) # (!Z1L0 & (Z1_regs[13][27])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[26][28] is datapath:datapathcircuit|register_file:registerfile|regs[26][28]
--register power-up is low

Z1_regs[26][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][28] is datapath:datapathcircuit|register_file:registerfile|regs[22][28]
--register power-up is low

Z1_regs[22][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][28] is datapath:datapathcircuit|register_file:registerfile|regs[18][28]
--register power-up is low

Z1_regs[18][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][28])) # (!W1_readreg2[2] & ((Z1_regs[18][28])))));


--Z1_regs[30][28] is datapath:datapathcircuit|register_file:registerfile|regs[30][28]
--register power-up is low

Z1_regs[30][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][28]))) # (!Z1L0 & (Z1_regs[26][28])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[21][28] is datapath:datapathcircuit|register_file:registerfile|regs[21][28]
--register power-up is low

Z1_regs[21][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][28] is datapath:datapathcircuit|register_file:registerfile|regs[25][28]
--register power-up is low

Z1_regs[25][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][28] is datapath:datapathcircuit|register_file:registerfile|regs[17][28]
--register power-up is low

Z1_regs[17][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][28])) # (!W1_readreg2[3] & ((Z1_regs[17][28])))));


--Z1_regs[29][28] is datapath:datapathcircuit|register_file:registerfile|regs[29][28]
--register power-up is low

Z1_regs[29][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][28]))) # (!Z1L0 & (Z1_regs[21][28])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[20][28] is datapath:datapathcircuit|register_file:registerfile|regs[20][28]
--register power-up is low

Z1_regs[20][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][28] is datapath:datapathcircuit|register_file:registerfile|regs[24][28]
--register power-up is low

Z1_regs[24][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][28] is datapath:datapathcircuit|register_file:registerfile|regs[16][28]
--register power-up is low

Z1_regs[16][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~6
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][28])) # (!W1_readreg2[3] & ((Z1_regs[16][28])))));


--Z1_regs[28][28] is datapath:datapathcircuit|register_file:registerfile|regs[28][28]
--register power-up is low

Z1_regs[28][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~7
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][28]))) # (!Z1L0 & (Z1_regs[20][28])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][28] is datapath:datapathcircuit|register_file:registerfile|regs[27][28]
--register power-up is low

Z1_regs[27][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][28] is datapath:datapathcircuit|register_file:registerfile|regs[23][28]
--register power-up is low

Z1_regs[23][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][28] is datapath:datapathcircuit|register_file:registerfile|regs[19][28]
--register power-up is low

Z1_regs[19][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][28])) # (!W1_readreg2[2] & ((Z1_regs[19][28])))));


--Z1_regs[31][28] is datapath:datapathcircuit|register_file:registerfile|regs[31][28]
--register power-up is low

Z1_regs[31][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][28]))) # (!Z1L0 & (Z1_regs[27][28])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[9][28] is datapath:datapathcircuit|register_file:registerfile|regs[9][28]
--register power-up is low

Z1_regs[9][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][28] is datapath:datapathcircuit|register_file:registerfile|regs[10][28]
--register power-up is low

Z1_regs[10][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][28] is datapath:datapathcircuit|register_file:registerfile|regs[8][28]
--register power-up is low

Z1_regs[8][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][28])) # (!W1_readreg2[1] & ((Z1_regs[8][28])))));


--Z1_regs[11][28] is datapath:datapathcircuit|register_file:registerfile|regs[11][28]
--register power-up is low

Z1_regs[11][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][28]))) # (!Z1L0 & (Z1_regs[9][28])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[6][28] is datapath:datapathcircuit|register_file:registerfile|regs[6][28]
--register power-up is low

Z1_regs[6][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][28] is datapath:datapathcircuit|register_file:registerfile|regs[5][28]
--register power-up is low

Z1_regs[5][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][28] is datapath:datapathcircuit|register_file:registerfile|regs[4][28]
--register power-up is low

Z1_regs[4][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][28])) # (!W1_readreg2[0] & ((Z1_regs[4][28])))));


--Z1_regs[7][28] is datapath:datapathcircuit|register_file:registerfile|regs[7][28]
--register power-up is low

Z1_regs[7][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][28]))) # (!Z1L0 & (Z1_regs[6][28])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[2][28] is datapath:datapathcircuit|register_file:registerfile|regs[2][28]
--register power-up is low

Z1_regs[2][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[1][28] is datapath:datapathcircuit|register_file:registerfile|regs[1][28]
--register power-up is low

Z1_regs[1][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][28])) # (!Z1L0 & ((Z1_regs[1][28])))));


--Z1_regs[3][28] is datapath:datapathcircuit|register_file:registerfile|regs[3][28]
--register power-up is low

Z1_regs[3][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][28]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][28] is datapath:datapathcircuit|register_file:registerfile|regs[14][28]
--register power-up is low

Z1_regs[14][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][28] is datapath:datapathcircuit|register_file:registerfile|regs[13][28]
--register power-up is low

Z1_regs[13][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][28] is datapath:datapathcircuit|register_file:registerfile|regs[12][28]
--register power-up is low

Z1_regs[12][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][28])) # (!W1_readreg2[0] & ((Z1_regs[12][28])))));


--Z1_regs[15][28] is datapath:datapathcircuit|register_file:registerfile|regs[15][28]
--register power-up is low

Z1_regs[15][28] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][28]))) # (!Z1L0 & (Z1_regs[14][28])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[10][29] is datapath:datapathcircuit|register_file:registerfile|regs[10][29]
--register power-up is low

Z1_regs[10][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][29] is datapath:datapathcircuit|register_file:registerfile|regs[9][29]
--register power-up is low

Z1_regs[9][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][29] is datapath:datapathcircuit|register_file:registerfile|regs[8][29]
--register power-up is low

Z1_regs[8][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][29])) # (!W1_readreg2[0] & ((Z1_regs[8][29])))));


--Z1_regs[11][29] is datapath:datapathcircuit|register_file:registerfile|regs[11][29]
--register power-up is low

Z1_regs[11][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][29]))) # (!Z1L0 & (Z1_regs[10][29])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][29] is datapath:datapathcircuit|register_file:registerfile|regs[21][29]
--register power-up is low

Z1_regs[21][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][29] is datapath:datapathcircuit|register_file:registerfile|regs[25][29]
--register power-up is low

Z1_regs[25][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][29] is datapath:datapathcircuit|register_file:registerfile|regs[17][29]
--register power-up is low

Z1_regs[17][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][29])) # (!W1_readreg2[3] & ((Z1_regs[17][29])))));


--Z1_regs[29][29] is datapath:datapathcircuit|register_file:registerfile|regs[29][29]
--register power-up is low

Z1_regs[29][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][29]))) # (!Z1L0 & (Z1_regs[21][29])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][29] is datapath:datapathcircuit|register_file:registerfile|regs[26][29]
--register power-up is low

Z1_regs[26][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][29] is datapath:datapathcircuit|register_file:registerfile|regs[22][29]
--register power-up is low

Z1_regs[22][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][29] is datapath:datapathcircuit|register_file:registerfile|regs[18][29]
--register power-up is low

Z1_regs[18][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][29])) # (!W1_readreg2[2] & ((Z1_regs[18][29])))));


--Z1_regs[30][29] is datapath:datapathcircuit|register_file:registerfile|regs[30][29]
--register power-up is low

Z1_regs[30][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][29]))) # (!Z1L0 & (Z1_regs[26][29])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][29] is datapath:datapathcircuit|register_file:registerfile|regs[20][29]
--register power-up is low

Z1_regs[20][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][29] is datapath:datapathcircuit|register_file:registerfile|regs[24][29]
--register power-up is low

Z1_regs[24][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][29] is datapath:datapathcircuit|register_file:registerfile|regs[16][29]
--register power-up is low

Z1_regs[16][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][29])) # (!W1_readreg2[3] & ((Z1_regs[16][29])))));


--Z1_regs[28][29] is datapath:datapathcircuit|register_file:registerfile|regs[28][29]
--register power-up is low

Z1_regs[28][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][29]))) # (!Z1L0 & (Z1_regs[20][29])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][29] is datapath:datapathcircuit|register_file:registerfile|regs[27][29]
--register power-up is low

Z1_regs[27][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][29] is datapath:datapathcircuit|register_file:registerfile|regs[23][29]
--register power-up is low

Z1_regs[23][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][29] is datapath:datapathcircuit|register_file:registerfile|regs[19][29]
--register power-up is low

Z1_regs[19][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][29])) # (!W1_readreg2[2] & ((Z1_regs[19][29])))));


--Z1_regs[31][29] is datapath:datapathcircuit|register_file:registerfile|regs[31][29]
--register power-up is low

Z1_regs[31][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][29]))) # (!Z1L0 & (Z1_regs[27][29])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][29] is datapath:datapathcircuit|register_file:registerfile|regs[2][29]
--register power-up is low

Z1_regs[2][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][29] is datapath:datapathcircuit|register_file:registerfile|regs[5][29]
--register power-up is low

Z1_regs[5][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][29] is datapath:datapathcircuit|register_file:registerfile|regs[6][29]
--register power-up is low

Z1_regs[6][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][29] is datapath:datapathcircuit|register_file:registerfile|regs[4][29]
--register power-up is low

Z1_regs[4][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][29])) # (!W1_readreg2[1] & ((Z1_regs[4][29])))));


--Z1_regs[7][29] is datapath:datapathcircuit|register_file:registerfile|regs[7][29]
--register power-up is low

Z1_regs[7][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][29]))) # (!Z1L0 & (Z1_regs[5][29])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][29] is datapath:datapathcircuit|register_file:registerfile|regs[1][29]
--register power-up is low

Z1_regs[1][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][29])))));


--Z1_regs[3][29] is datapath:datapathcircuit|register_file:registerfile|regs[3][29]
--register power-up is low

Z1_regs[3][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][29]))) # (!Z1L0 & (Z1_regs[2][29])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][29] is datapath:datapathcircuit|register_file:registerfile|regs[13][29]
--register power-up is low

Z1_regs[13][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][29] is datapath:datapathcircuit|register_file:registerfile|regs[14][29]
--register power-up is low

Z1_regs[14][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][29] is datapath:datapathcircuit|register_file:registerfile|regs[12][29]
--register power-up is low

Z1_regs[12][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][29])) # (!W1_readreg2[1] & ((Z1_regs[12][29])))));


--Z1_regs[15][29] is datapath:datapathcircuit|register_file:registerfile|regs[15][29]
--register power-up is low

Z1_regs[15][29] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][29]))) # (!Z1L0 & (Z1_regs[13][29])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[26][30] is datapath:datapathcircuit|register_file:registerfile|regs[26][30]
--register power-up is low

Z1_regs[26][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][30] is datapath:datapathcircuit|register_file:registerfile|regs[22][30]
--register power-up is low

Z1_regs[22][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][30] is datapath:datapathcircuit|register_file:registerfile|regs[18][30]
--register power-up is low

Z1_regs[18][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~2
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][30])) # (!W1_readreg2[2] & ((Z1_regs[18][30])))));


--Z1_regs[30][30] is datapath:datapathcircuit|register_file:registerfile|regs[30][30]
--register power-up is low

Z1_regs[30][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~3
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][30]))) # (!Z1L0 & (Z1_regs[26][30])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[21][30] is datapath:datapathcircuit|register_file:registerfile|regs[21][30]
--register power-up is low

Z1_regs[21][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][30] is datapath:datapathcircuit|register_file:registerfile|regs[25][30]
--register power-up is low

Z1_regs[25][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][30] is datapath:datapathcircuit|register_file:registerfile|regs[17][30]
--register power-up is low

Z1_regs[17][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][30])) # (!W1_readreg2[3] & ((Z1_regs[17][30])))));


--Z1_regs[29][30] is datapath:datapathcircuit|register_file:registerfile|regs[29][30]
--register power-up is low

Z1_regs[29][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][30]))) # (!Z1L0 & (Z1_regs[21][30])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[20][30] is datapath:datapathcircuit|register_file:registerfile|regs[20][30]
--register power-up is low

Z1_regs[20][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][30] is datapath:datapathcircuit|register_file:registerfile|regs[24][30]
--register power-up is low

Z1_regs[24][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][30] is datapath:datapathcircuit|register_file:registerfile|regs[16][30]
--register power-up is low

Z1_regs[16][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~6
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][30])) # (!W1_readreg2[3] & ((Z1_regs[16][30])))));


--Z1_regs[28][30] is datapath:datapathcircuit|register_file:registerfile|regs[28][30]
--register power-up is low

Z1_regs[28][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~7
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][30]))) # (!Z1L0 & (Z1_regs[20][30])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~8
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1L0)) # (!W1_readreg2[0] & ((Z1L0)))));


--Z1_regs[27][30] is datapath:datapathcircuit|register_file:registerfile|regs[27][30]
--register power-up is low

Z1_regs[27][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][30] is datapath:datapathcircuit|register_file:registerfile|regs[23][30]
--register power-up is low

Z1_regs[23][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][30] is datapath:datapathcircuit|register_file:registerfile|regs[19][30]
--register power-up is low

Z1_regs[19][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~9
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][30])) # (!W1_readreg2[2] & ((Z1_regs[19][30])))));


--Z1_regs[31][30] is datapath:datapathcircuit|register_file:registerfile|regs[31][30]
--register power-up is low

Z1_regs[31][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~10
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][30]))) # (!Z1L0 & (Z1_regs[27][30])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~11
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[9][30] is datapath:datapathcircuit|register_file:registerfile|regs[9][30]
--register power-up is low

Z1_regs[9][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[10][30] is datapath:datapathcircuit|register_file:registerfile|regs[10][30]
--register power-up is low

Z1_regs[10][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][30] is datapath:datapathcircuit|register_file:registerfile|regs[8][30]
--register power-up is low

Z1_regs[8][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~12
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[10][30])) # (!W1_readreg2[1] & ((Z1_regs[8][30])))));


--Z1_regs[11][30] is datapath:datapathcircuit|register_file:registerfile|regs[11][30]
--register power-up is low

Z1_regs[11][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[11][30]))) # (!Z1L0 & (Z1_regs[9][30])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[6][30] is datapath:datapathcircuit|register_file:registerfile|regs[6][30]
--register power-up is low

Z1_regs[6][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][30] is datapath:datapathcircuit|register_file:registerfile|regs[5][30]
--register power-up is low

Z1_regs[5][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][30] is datapath:datapathcircuit|register_file:registerfile|regs[4][30]
--register power-up is low

Z1_regs[4][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~14
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[5][30])) # (!W1_readreg2[0] & ((Z1_regs[4][30])))));


--Z1_regs[7][30] is datapath:datapathcircuit|register_file:registerfile|regs[7][30]
--register power-up is low

Z1_regs[7][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~15
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[7][30]))) # (!Z1L0 & (Z1_regs[6][30])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[2][30] is datapath:datapathcircuit|register_file:registerfile|regs[2][30]
--register power-up is low

Z1_regs[2][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[1][30] is datapath:datapathcircuit|register_file:registerfile|regs[1][30]
--register power-up is low

Z1_regs[1][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][30])) # (!Z1L0 & ((Z1_regs[1][30])))));


--Z1_regs[3][30] is datapath:datapathcircuit|register_file:registerfile|regs[3][30]
--register power-up is low

Z1_regs[3][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][30]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[14][30] is datapath:datapathcircuit|register_file:registerfile|regs[14][30]
--register power-up is low

Z1_regs[14][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[13][30] is datapath:datapathcircuit|register_file:registerfile|regs[13][30]
--register power-up is low

Z1_regs[13][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][30] is datapath:datapathcircuit|register_file:registerfile|regs[12][30]
--register power-up is low

Z1_regs[12][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~19
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[13][30])) # (!W1_readreg2[0] & ((Z1_regs[12][30])))));


--Z1_regs[15][30] is datapath:datapathcircuit|register_file:registerfile|regs[15][30]
--register power-up is low

Z1_regs[15][30] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~20
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[15][30]))) # (!Z1L0 & (Z1_regs[14][30])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1_regs[10][31] is datapath:datapathcircuit|register_file:registerfile|regs[10][31]
--register power-up is low

Z1_regs[10][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[9][31] is datapath:datapathcircuit|register_file:registerfile|regs[9][31]
--register power-up is low

Z1_regs[9][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[8][31] is datapath:datapathcircuit|register_file:registerfile|regs[8][31]
--register power-up is low

Z1_regs[8][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~2
Z1L0 = (W1_readreg2[1] & (((W1_readreg2[0])))) # (!W1_readreg2[1] & ((W1_readreg2[0] & (Z1_regs[9][31])) # (!W1_readreg2[0] & ((Z1_regs[8][31])))));


--Z1_regs[11][31] is datapath:datapathcircuit|register_file:registerfile|regs[11][31]
--register power-up is low

Z1_regs[11][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~3
Z1L0 = (W1_readreg2[1] & ((Z1L0 & ((Z1_regs[11][31]))) # (!Z1L0 & (Z1_regs[10][31])))) # (!W1_readreg2[1] & (((Z1L0))));


--Z1_regs[21][31] is datapath:datapathcircuit|register_file:registerfile|regs[21][31]
--register power-up is low

Z1_regs[21][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[25][31] is datapath:datapathcircuit|register_file:registerfile|regs[25][31]
--register power-up is low

Z1_regs[25][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[17][31] is datapath:datapathcircuit|register_file:registerfile|regs[17][31]
--register power-up is low

Z1_regs[17][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~4
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[25][31])) # (!W1_readreg2[3] & ((Z1_regs[17][31])))));


--Z1_regs[29][31] is datapath:datapathcircuit|register_file:registerfile|regs[29][31]
--register power-up is low

Z1_regs[29][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~5
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[29][31]))) # (!Z1L0 & (Z1_regs[21][31])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1_regs[26][31] is datapath:datapathcircuit|register_file:registerfile|regs[26][31]
--register power-up is low

Z1_regs[26][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[22][31] is datapath:datapathcircuit|register_file:registerfile|regs[22][31]
--register power-up is low

Z1_regs[22][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[18][31] is datapath:datapathcircuit|register_file:registerfile|regs[18][31]
--register power-up is low

Z1_regs[18][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~6
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[22][31])) # (!W1_readreg2[2] & ((Z1_regs[18][31])))));


--Z1_regs[30][31] is datapath:datapathcircuit|register_file:registerfile|regs[30][31]
--register power-up is low

Z1_regs[30][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~7
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[30][31]))) # (!Z1L0 & (Z1_regs[26][31])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1_regs[20][31] is datapath:datapathcircuit|register_file:registerfile|regs[20][31]
--register power-up is low

Z1_regs[20][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[24][31] is datapath:datapathcircuit|register_file:registerfile|regs[24][31]
--register power-up is low

Z1_regs[24][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[16][31] is datapath:datapathcircuit|register_file:registerfile|regs[16][31]
--register power-up is low

Z1_regs[16][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~8
Z1L0 = (W1_readreg2[2] & (((W1_readreg2[3])))) # (!W1_readreg2[2] & ((W1_readreg2[3] & (Z1_regs[24][31])) # (!W1_readreg2[3] & ((Z1_regs[16][31])))));


--Z1_regs[28][31] is datapath:datapathcircuit|register_file:registerfile|regs[28][31]
--register power-up is low

Z1_regs[28][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~9
Z1L0 = (W1_readreg2[2] & ((Z1L0 & ((Z1_regs[28][31]))) # (!Z1L0 & (Z1_regs[20][31])))) # (!W1_readreg2[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~10
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1L0)) # (!W1_readreg2[1] & ((Z1L0)))));


--Z1_regs[27][31] is datapath:datapathcircuit|register_file:registerfile|regs[27][31]
--register power-up is low

Z1_regs[27][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[23][31] is datapath:datapathcircuit|register_file:registerfile|regs[23][31]
--register power-up is low

Z1_regs[23][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[19][31] is datapath:datapathcircuit|register_file:registerfile|regs[19][31]
--register power-up is low

Z1_regs[19][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~11
Z1L0 = (W1_readreg2[3] & (((W1_readreg2[2])))) # (!W1_readreg2[3] & ((W1_readreg2[2] & (Z1_regs[23][31])) # (!W1_readreg2[2] & ((Z1_regs[19][31])))));


--Z1_regs[31][31] is datapath:datapathcircuit|register_file:registerfile|regs[31][31]
--register power-up is low

Z1_regs[31][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~12
Z1L0 = (W1_readreg2[3] & ((Z1L0 & ((Z1_regs[31][31]))) # (!Z1L0 & (Z1_regs[27][31])))) # (!W1_readreg2[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~13
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[2][31] is datapath:datapathcircuit|register_file:registerfile|regs[2][31]
--register power-up is low

Z1_regs[2][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[5][31] is datapath:datapathcircuit|register_file:registerfile|regs[5][31]
--register power-up is low

Z1_regs[5][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[6][31] is datapath:datapathcircuit|register_file:registerfile|regs[6][31]
--register power-up is low

Z1_regs[6][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[4][31] is datapath:datapathcircuit|register_file:registerfile|regs[4][31]
--register power-up is low

Z1_regs[4][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~14
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[6][31])) # (!W1_readreg2[1] & ((Z1_regs[4][31])))));


--Z1_regs[7][31] is datapath:datapathcircuit|register_file:registerfile|regs[7][31]
--register power-up is low

Z1_regs[7][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~15
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[7][31]))) # (!Z1L0 & (Z1_regs[5][31])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1_regs[1][31] is datapath:datapathcircuit|register_file:registerfile|regs[1][31]
--register power-up is low

Z1_regs[1][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][31])))));


--Z1_regs[3][31] is datapath:datapathcircuit|register_file:registerfile|regs[3][31]
--register power-up is low

Z1_regs[3][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][31]))) # (!Z1L0 & (Z1_regs[2][31])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1_regs[13][31] is datapath:datapathcircuit|register_file:registerfile|regs[13][31]
--register power-up is low

Z1_regs[13][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[14][31] is datapath:datapathcircuit|register_file:registerfile|regs[14][31]
--register power-up is low

Z1_regs[14][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1_regs[12][31] is datapath:datapathcircuit|register_file:registerfile|regs[12][31]
--register power-up is low

Z1_regs[12][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~19
Z1L0 = (W1_readreg2[0] & (((W1_readreg2[1])))) # (!W1_readreg2[0] & ((W1_readreg2[1] & (Z1_regs[14][31])) # (!W1_readreg2[1] & ((Z1_regs[12][31])))));


--Z1_regs[15][31] is datapath:datapathcircuit|register_file:registerfile|regs[15][31]
--register power-up is low

Z1_regs[15][31] = DFFEAS(X1L0, A1L0, !A1L0,  , Z1L0,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~20
Z1L0 = (W1_readreg2[0] & ((Z1L0 & ((Z1_regs[15][31]))) # (!Z1L0 & (Z1_regs[13][31])))) # (!W1_readreg2[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--P1_WORD_SR[3] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]
--register power-up is low

P1_WORD_SR[3] = AMPP_FUNCTION(A1L0, P1L0, P1L0);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6
P1L0 = AMPP_FUNCTION(P1_word_counter[3], P1_word_counter[2], P1_word_counter[0], P1_word_counter[4]);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7
P1L0 = AMPP_FUNCTION(P1_word_counter[1], P1_word_counter[0], P1L0);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8
P1L0 = AMPP_FUNCTION(Q1_state[4], P1_WORD_SR[3], P1_clear_signal, P1L0);


--KB1_ram_rom_data_reg[3] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]
--register power-up is low

KB1_ram_rom_data_reg[3] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4
KB1L0 = AMPP_FUNCTION(JB1_q_b[2], KB1_ram_rom_data_reg[3], KB1L0);


--V1_sigout[0] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[0]
--register power-up is low

V1_sigout[0] = DFFEAS(V1_sigout[0], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[0]~0
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[0])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--X1L0 is datapath:datapathcircuit|mux2to1:instructionregistermux|y[4]~0
X1L0 = (C1_state.store_inregisterfile_R & (W1_signextend[15])) # (!C1_state.store_inregisterfile_R & ((W1_readreg2[4])));


--X1L0 is datapath:datapathcircuit|mux2to1:instructionregistermux|y[1]~1
X1L0 = (C1_state.store_inregisterfile_R & (W1_signextend[12])) # (!C1_state.store_inregisterfile_R & ((W1_readreg2[1])));


--X1L0 is datapath:datapathcircuit|mux2to1:instructionregistermux|y[3]~2
X1L0 = (C1_state.store_inregisterfile_R & (W1_signextend[14])) # (!C1_state.store_inregisterfile_R & ((W1_readreg2[3])));


--X1L0 is datapath:datapathcircuit|mux2to1:instructionregistermux|y[0]~3
X1L0 = (C1_state.store_inregisterfile_R & (W1_signextend[11])) # (!C1_state.store_inregisterfile_R & ((W1_readreg2[0])));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~14
Z1L0 = (!X1L0 & ((C1_state.store_inregisterfile_lw) # ((C1_state.store_inregisterfile_R) # (C1_state.store_inregisterfile_I))));


--X1L0 is datapath:datapathcircuit|mux2to1:instructionregistermux|y[2]~4
X1L0 = (C1_state.store_inregisterfile_R & (W1_signextend[13])) # (!C1_state.store_inregisterfile_R & ((W1_readreg2[2])));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~15
Z1L0 = (X1L0 & (X1L0 & (X1L0 & Z1L0)));


--V1_sigout[19] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[19]
--register power-up is low

V1_sigout[19] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~16
Z1L0 = (X1L0 & (X1L0 & (Z1L40 & !X1L0)));


--V1_sigout[18] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[18]
--register power-up is low

V1_sigout[18] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~17
Z1L0 = (X1L0 & (X1L0 & (Z1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~18
Z1L0 = (X1L0 & (X1L0 & (X1L0 & Z1L40)));


--V1_sigout[17] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[17]
--register power-up is low

V1_sigout[17] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~19
Z1L0 = (X1L0 & ((C1_state.store_inregisterfile_lw) # ((C1_state.store_inregisterfile_R) # (C1_state.store_inregisterfile_I))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~20
Z1L0 = (X1L0 & (Z1L0 & (Z1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~21
Z1L0 = (X1L0 & (Z1L0 & (Z1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~22
Z1L0 = (Z1L0 & (Z1L0 & (!X1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~23
Z1L0 = (X1L0 & (X1L0 & (Z1L0 & Z1L0)));


--V1_sigout[16] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[16]
--register power-up is low

V1_sigout[16] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~24
Z1L0 = (X1L0 & (Z1L0 & (Z1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~25
Z1L0 = (X1L0 & (Z1L0 & (Z1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~26
Z1L0 = (Z1L0 & (Z1L0 & (!X1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~27
Z1L0 = (X1L0 & (X1L0 & (Z1L0 & Z1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~28
Z1L0 = (X1L0 & (X1L0 & Z1L0));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~29
Z1L0 = (X1L0 & (Z1L0 & !X1L0));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~30
Z1L0 = (X1L0 & (X1L0 & (X1L0 & Z1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~31
Z1L0 = (X1L0 & (X1L0 & (Z1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~32
Z1L0 = (X1L0 & (X1L0 & Z1L0));


--V1_sigout[20] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[20]
--register power-up is low

V1_sigout[20] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~33
Z1L0 = (Z1L0 & (Z1L18 & (!X1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~34
Z1L0 = (X1L0 & (X1L0 & (Z1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~35
Z1L0 = (Z1L0 & (Z1L18 & (!X1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~36
Z1L0 = (X1L0 & (Z1L0 & !X1L0));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~37
Z1L0 = (X1L0 & (Z1L0 & !X1L0));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~38
Z1L0 = (X1L0 & (Z1L40 & (!X1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~39
Z1L0 = (X1L0 & (Z1L0 & (!X1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~40
Z1L0 = (Z1L40 & (!X1L0 & (!X1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~41
Z1L0 = (X1L0 & (X1L0 & (Z1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~42
Z1L0 = (X1L0 & (Z1L0 & (!X1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~43
Z1L0 = (Z1L0 & (!X1L0 & (!X1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~44
Z1L0 = (X1L0 & (Z1L0 & (!X1L0 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~45
Z1L0 = (X1L0 & (X1L0 & (Z1L40 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~46
Z1L0 = (X1L0 & (Z1L0 & (Z1L18 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~47
Z1L0 = (X1L0 & (Z1L0 & (Z1L18 & !X1L0)));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~48
Z1L0 = (X1L0 & (X1L0 & Z1L0));


--W1_readreg1[3] is datapath:datapathcircuit|instruction_register:instructionregister|readreg1[3]
--register power-up is low

W1_readreg1[3] = DFFEAS(V1_sigout[24], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--W1_readreg1[2] is datapath:datapathcircuit|instruction_register:instructionregister|readreg1[2]
--register power-up is low

W1_readreg1[2] = DFFEAS(V1_sigout[23], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][2])) # (!W1_readreg1[2] & ((Z1_regs[18][2])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][2]))) # (!Z1L0 & (Z1_regs[26][2])))) # (!W1_readreg1[3] & (((Z1L0))));


--W1_readreg1[1] is datapath:datapathcircuit|instruction_register:instructionregister|readreg1[1]
--register power-up is low

W1_readreg1[1] = DFFEAS(V1_sigout[22], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][2])) # (!W1_readreg1[3] & ((Z1_regs[17][2])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][2]))) # (!Z1L0 & (Z1_regs[21][2])))) # (!W1_readreg1[2] & (((Z1L0))));


--W1_readreg1[0] is datapath:datapathcircuit|instruction_register:instructionregister|readreg1[0]
--register power-up is low

W1_readreg1[0] = DFFEAS(V1_sigout[21], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~6
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][2])) # (!W1_readreg1[3] & ((Z1_regs[16][2])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~7
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][2]))) # (!Z1L0 & (Z1_regs[20][2])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][2])) # (!W1_readreg1[2] & ((Z1_regs[19][2])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][2]))) # (!Z1L0 & (Z1_regs[27][2])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--W1_readreg1[4] is datapath:datapathcircuit|instruction_register:instructionregister|readreg1[4]
--register power-up is low

W1_readreg1[4] = DFFEAS(V1_sigout[25], A1L0,  ,  , !C1_state.fetch,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|rd_data0[14]~2
Z1L0 = (W1_readreg1[4]) # ((W1_readreg1[3] & W1_readreg1[2]));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][2])) # (!W1_readreg1[1] & ((Z1_regs[8][2])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][2]))) # (!Z1L0 & (Z1_regs[9][2])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|rd_data0[14]~3
Z1L0 = (W1_readreg1[3] & !W1_readreg1[4]);


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][2])) # (!W1_readreg1[0] & ((Z1_regs[4][2])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][2]))) # (!Z1L0 & (Z1_regs[6][2])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|rd_data0[14]~4
Z1L0 = (W1_readreg1[2]) # ((W1_readreg1[1] & W1_readreg1[0]));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|rd_data0[14]~5
Z1L0 = (W1_readreg1[1] & !W1_readreg1[2]);


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][2])) # (!Z1L0 & ((Z1_regs[1][2])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][2]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][2])) # (!W1_readreg1[0] & ((Z1_regs[12][2])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][2]))) # (!Z1L0 & (Z1_regs[14][2])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|rd_data0[14]~6
Z1L0 = (W1_readreg1[3]) # ((W1_readreg1[4]) # ((W1_readreg1[1] & !W1_readreg1[2])));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][0])) # (!W1_readreg1[2] & ((Z1_regs[18][0])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][0]))) # (!Z1L0 & (Z1_regs[26][0])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][0])) # (!W1_readreg1[3] & ((Z1_regs[17][0])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][0]))) # (!Z1L0 & (Z1_regs[21][0])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~6
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][0])) # (!W1_readreg1[3] & ((Z1_regs[16][0])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~7
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][0]))) # (!Z1L0 & (Z1_regs[20][0])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][0])) # (!W1_readreg1[2] & ((Z1_regs[19][0])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][0]))) # (!Z1L0 & (Z1_regs[27][0])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][0])) # (!W1_readreg1[1] & ((Z1_regs[8][0])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][0]))) # (!Z1L0 & (Z1_regs[9][0])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][0])) # (!W1_readreg1[0] & ((Z1_regs[4][0])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][0]))) # (!Z1L0 & (Z1_regs[6][0])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][0])) # (!Z1L0 & ((Z1_regs[1][0])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][0]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][0])) # (!W1_readreg1[0] & ((Z1_regs[12][0])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][0]))) # (!Z1L0 & (Z1_regs[14][0])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--V1_sigout[7] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport1|sigout[7]
--register power-up is low

V1_sigout[7] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport1_en,  ,  ,  ,  );


--V1_sigout[7] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0|sigout[7]
--register power-up is low

V1_sigout[7] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport0_en,  ,  ,  ,  );


--V1_sigout[6] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport1|sigout[6]
--register power-up is low

V1_sigout[6] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport1_en,  ,  ,  ,  );


--V1_sigout[6] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0|sigout[6]
--register power-up is low

V1_sigout[6] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport0_en,  ,  ,  ,  );


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][1])) # (!W1_readreg1[0] & ((Z1_regs[8][1])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][1]))) # (!Z1L0 & (Z1_regs[10][1])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][1])) # (!W1_readreg1[3] & ((Z1_regs[17][1])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][1]))) # (!Z1L0 & (Z1_regs[21][1])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][1])) # (!W1_readreg1[2] & ((Z1_regs[18][1])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][1]))) # (!Z1L0 & (Z1_regs[26][1])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][1])) # (!W1_readreg1[3] & ((Z1_regs[16][1])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][1]))) # (!Z1L0 & (Z1_regs[20][1])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][1])) # (!W1_readreg1[2] & ((Z1_regs[19][1])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][1]))) # (!Z1L0 & (Z1_regs[27][1])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][1])) # (!W1_readreg1[1] & ((Z1_regs[4][1])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][1]))) # (!Z1L0 & (Z1_regs[5][1])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][1])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][1]))) # (!Z1L0 & (Z1_regs[2][1])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][1])) # (!W1_readreg1[1] & ((Z1_regs[12][1])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][1]))) # (!Z1L0 & (Z1_regs[13][1])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--V1_sigout[8] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport1|sigout[8]
--register power-up is low

V1_sigout[8] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport1_en,  ,  ,  ,  );


--V1_sigout[8] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:inport0|sigout[8]
--register power-up is low

V1_sigout[8] = DFFEAS(A1L0, A1L0,  ,  , Y1_inport0_en,  ,  ,  ,  );


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[9]~6
Y1L0 = (Y1L0 & (X1L0)) # (!Y1L0 & ((JB1_q_a[9])));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][29])) # (!W1_readreg1[0] & ((Z1_regs[8][29])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][29]))) # (!Z1L0 & (Z1_regs[10][29])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][29])) # (!W1_readreg1[3] & ((Z1_regs[17][29])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][29]))) # (!Z1L0 & (Z1_regs[21][29])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][29])) # (!W1_readreg1[2] & ((Z1_regs[18][29])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][29]))) # (!Z1L0 & (Z1_regs[26][29])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][29])) # (!W1_readreg1[3] & ((Z1_regs[16][29])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][29]))) # (!Z1L0 & (Z1_regs[20][29])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][29])) # (!W1_readreg1[2] & ((Z1_regs[19][29])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][29]))) # (!Z1L0 & (Z1_regs[27][29])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][29])) # (!W1_readreg1[1] & ((Z1_regs[4][29])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][29]))) # (!Z1L0 & (Z1_regs[5][29])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][29])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][29]))) # (!Z1L0 & (Z1_regs[2][29])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][29])) # (!W1_readreg1[1] & ((Z1_regs[12][29])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][29]))) # (!Z1L0 & (Z1_regs[13][29])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][27])) # (!W1_readreg1[0] & ((Z1_regs[8][27])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][27]))) # (!Z1L0 & (Z1_regs[10][27])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][27])) # (!W1_readreg1[3] & ((Z1_regs[17][27])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][27]))) # (!Z1L0 & (Z1_regs[21][27])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][27])) # (!W1_readreg1[2] & ((Z1_regs[18][27])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][27]))) # (!Z1L0 & (Z1_regs[26][27])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][27])) # (!W1_readreg1[3] & ((Z1_regs[16][27])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][27]))) # (!Z1L0 & (Z1_regs[20][27])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][27])) # (!W1_readreg1[2] & ((Z1_regs[19][27])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][27]))) # (!Z1L0 & (Z1_regs[27][27])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][27])) # (!W1_readreg1[1] & ((Z1_regs[4][27])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][27]))) # (!Z1L0 & (Z1_regs[5][27])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][27])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][27]))) # (!Z1L0 & (Z1_regs[2][27])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][27])) # (!W1_readreg1[1] & ((Z1_regs[12][27])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][27]))) # (!Z1L0 & (Z1_regs[13][27])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][28])) # (!W1_readreg1[2] & ((Z1_regs[18][28])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][28]))) # (!Z1L0 & (Z1_regs[26][28])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][28])) # (!W1_readreg1[3] & ((Z1_regs[17][28])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][28]))) # (!Z1L0 & (Z1_regs[21][28])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~6
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][28])) # (!W1_readreg1[3] & ((Z1_regs[16][28])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~7
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][28]))) # (!Z1L0 & (Z1_regs[20][28])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][28])) # (!W1_readreg1[2] & ((Z1_regs[19][28])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][28]))) # (!Z1L0 & (Z1_regs[27][28])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][28])) # (!W1_readreg1[1] & ((Z1_regs[8][28])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][28]))) # (!Z1L0 & (Z1_regs[9][28])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][28])) # (!W1_readreg1[0] & ((Z1_regs[4][28])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][28]))) # (!Z1L0 & (Z1_regs[6][28])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][28])) # (!Z1L0 & ((Z1_regs[1][28])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][28]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][28])) # (!W1_readreg1[0] & ((Z1_regs[12][28])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][28]))) # (!Z1L0 & (Z1_regs[14][28])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][26])) # (!W1_readreg1[2] & ((Z1_regs[18][26])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][26]))) # (!Z1L0 & (Z1_regs[26][26])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][26])) # (!W1_readreg1[3] & ((Z1_regs[17][26])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][26]))) # (!Z1L0 & (Z1_regs[21][26])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~6
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][26])) # (!W1_readreg1[3] & ((Z1_regs[16][26])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~7
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][26]))) # (!Z1L0 & (Z1_regs[20][26])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][26])) # (!W1_readreg1[2] & ((Z1_regs[19][26])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][26]))) # (!Z1L0 & (Z1_regs[27][26])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][26])) # (!W1_readreg1[1] & ((Z1_regs[8][26])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][26]))) # (!Z1L0 & (Z1_regs[9][26])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][26])) # (!W1_readreg1[0] & ((Z1_regs[4][26])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][26]))) # (!Z1L0 & (Z1_regs[6][26])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][26])) # (!Z1L0 & ((Z1_regs[1][26])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][26]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][26])) # (!W1_readreg1[0] & ((Z1_regs[12][26])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][26]))) # (!Z1L0 & (Z1_regs[14][26])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][31])) # (!W1_readreg1[2] & ((Z1_regs[18][31])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][31]))) # (!Z1L0 & (Z1_regs[26][31])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][31])) # (!W1_readreg1[3] & ((Z1_regs[17][31])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][31]))) # (!Z1L0 & (Z1_regs[21][31])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[20][31])) # (!W1_readreg1[2] & ((Z1_regs[16][31])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[28][31]))) # (!Z1L0 & (Z1_regs[24][31])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][31])) # (!W1_readreg1[2] & ((Z1_regs[19][31])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][31]))) # (!Z1L0 & (Z1_regs[27][31])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][31])) # (!W1_readreg1[1] & ((Z1_regs[8][31])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][31]))) # (!Z1L0 & (Z1_regs[9][31])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][31])) # (!W1_readreg1[0] & ((Z1_regs[4][31])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][31]))) # (!Z1L0 & (Z1_regs[6][31])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][31])) # (!Z1L0 & ((Z1_regs[1][31])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][31]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][31])) # (!W1_readreg1[0] & ((Z1_regs[12][31])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][31]))) # (!Z1L0 & (Z1_regs[14][31])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][30])) # (!W1_readreg1[2] & ((Z1_regs[18][30])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][30]))) # (!Z1L0 & (Z1_regs[26][30])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][30])) # (!W1_readreg1[3] & ((Z1_regs[17][30])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][30]))) # (!Z1L0 & (Z1_regs[21][30])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~6
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][30])) # (!W1_readreg1[3] & ((Z1_regs[16][30])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~7
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][30]))) # (!Z1L0 & (Z1_regs[20][30])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][30])) # (!W1_readreg1[2] & ((Z1_regs[19][30])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][30]))) # (!Z1L0 & (Z1_regs[27][30])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][30])) # (!W1_readreg1[1] & ((Z1_regs[8][30])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][30]))) # (!Z1L0 & (Z1_regs[9][30])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][30])) # (!W1_readreg1[0] & ((Z1_regs[4][30])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][30]))) # (!Z1L0 & (Z1_regs[6][30])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][30])) # (!Z1L0 & ((Z1_regs[1][30])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][30]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][30])) # (!W1_readreg1[0] & ((Z1_regs[12][30])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][30]))) # (!Z1L0 & (Z1_regs[14][30])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][25])) # (!W1_readreg1[0] & ((Z1_regs[8][25])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][25]))) # (!Z1L0 & (Z1_regs[10][25])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][25])) # (!W1_readreg1[3] & ((Z1_regs[17][25])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][25]))) # (!Z1L0 & (Z1_regs[21][25])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][25])) # (!W1_readreg1[2] & ((Z1_regs[18][25])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][25]))) # (!Z1L0 & (Z1_regs[26][25])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][25])) # (!W1_readreg1[3] & ((Z1_regs[16][25])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][25]))) # (!Z1L0 & (Z1_regs[20][25])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][25])) # (!W1_readreg1[2] & ((Z1_regs[19][25])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][25]))) # (!Z1L0 & (Z1_regs[27][25])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][25])) # (!W1_readreg1[1] & ((Z1_regs[4][25])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][25]))) # (!Z1L0 & (Z1_regs[5][25])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][25])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][25]))) # (!Z1L0 & (Z1_regs[2][25])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][25])) # (!W1_readreg1[1] & ((Z1_regs[12][25])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][25]))) # (!Z1L0 & (Z1_regs[13][25])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][23])) # (!W1_readreg1[0] & ((Z1_regs[8][23])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][23]))) # (!Z1L0 & (Z1_regs[10][23])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][23])) # (!W1_readreg1[3] & ((Z1_regs[17][23])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][23]))) # (!Z1L0 & (Z1_regs[21][23])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][23])) # (!W1_readreg1[2] & ((Z1_regs[18][23])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][23]))) # (!Z1L0 & (Z1_regs[26][23])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][23])) # (!W1_readreg1[3] & ((Z1_regs[16][23])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][23]))) # (!Z1L0 & (Z1_regs[20][23])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][23])) # (!W1_readreg1[2] & ((Z1_regs[19][23])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][23]))) # (!Z1L0 & (Z1_regs[27][23])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][23])) # (!W1_readreg1[1] & ((Z1_regs[4][23])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][23]))) # (!Z1L0 & (Z1_regs[5][23])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][23])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][23]))) # (!Z1L0 & (Z1_regs[2][23])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][23])) # (!W1_readreg1[1] & ((Z1_regs[12][23])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][23]))) # (!Z1L0 & (Z1_regs[13][23])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][24])) # (!W1_readreg1[2] & ((Z1_regs[18][24])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][24]))) # (!Z1L0 & (Z1_regs[26][24])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][24])) # (!W1_readreg1[3] & ((Z1_regs[17][24])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][24]))) # (!Z1L0 & (Z1_regs[21][24])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~6
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][24])) # (!W1_readreg1[3] & ((Z1_regs[16][24])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~7
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][24]))) # (!Z1L0 & (Z1_regs[20][24])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][24])) # (!W1_readreg1[2] & ((Z1_regs[19][24])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][24]))) # (!Z1L0 & (Z1_regs[27][24])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][24])) # (!W1_readreg1[1] & ((Z1_regs[8][24])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][24]))) # (!Z1L0 & (Z1_regs[9][24])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][24])) # (!W1_readreg1[0] & ((Z1_regs[4][24])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][24]))) # (!Z1L0 & (Z1_regs[6][24])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][24])) # (!Z1L0 & ((Z1_regs[1][24])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][24]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][24])) # (!W1_readreg1[0] & ((Z1_regs[12][24])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][24]))) # (!Z1L0 & (Z1_regs[14][24])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][22])) # (!W1_readreg1[2] & ((Z1_regs[18][22])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][22]))) # (!Z1L0 & (Z1_regs[26][22])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][22])) # (!W1_readreg1[3] & ((Z1_regs[17][22])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][22]))) # (!Z1L0 & (Z1_regs[21][22])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~6
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][22])) # (!W1_readreg1[3] & ((Z1_regs[16][22])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~7
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][22]))) # (!Z1L0 & (Z1_regs[20][22])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][22])) # (!W1_readreg1[2] & ((Z1_regs[19][22])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][22]))) # (!Z1L0 & (Z1_regs[27][22])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][22])) # (!W1_readreg1[1] & ((Z1_regs[8][22])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][22]))) # (!Z1L0 & (Z1_regs[9][22])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][22])) # (!W1_readreg1[0] & ((Z1_regs[4][22])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][22]))) # (!Z1L0 & (Z1_regs[6][22])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][22])) # (!Z1L0 & ((Z1_regs[1][22])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][22]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][22])) # (!W1_readreg1[0] & ((Z1_regs[12][22])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][22]))) # (!Z1L0 & (Z1_regs[14][22])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][21])) # (!W1_readreg1[0] & ((Z1_regs[8][21])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][21]))) # (!Z1L0 & (Z1_regs[10][21])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][21])) # (!W1_readreg1[3] & ((Z1_regs[17][21])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][21]))) # (!Z1L0 & (Z1_regs[21][21])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][21])) # (!W1_readreg1[2] & ((Z1_regs[18][21])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][21]))) # (!Z1L0 & (Z1_regs[26][21])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][21])) # (!W1_readreg1[3] & ((Z1_regs[16][21])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][21]))) # (!Z1L0 & (Z1_regs[20][21])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][21])) # (!W1_readreg1[2] & ((Z1_regs[19][21])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][21]))) # (!Z1L0 & (Z1_regs[27][21])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][21])) # (!W1_readreg1[1] & ((Z1_regs[4][21])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][21]))) # (!Z1L0 & (Z1_regs[5][21])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][21])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][21]))) # (!Z1L0 & (Z1_regs[2][21])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][21])) # (!W1_readreg1[1] & ((Z1_regs[12][21])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][21]))) # (!Z1L0 & (Z1_regs[13][21])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][19])) # (!W1_readreg1[2] & ((Z1_regs[18][19])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][19]))) # (!Z1L0 & (Z1_regs[26][19])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][19])) # (!W1_readreg1[3] & ((Z1_regs[17][19])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][19]))) # (!Z1L0 & (Z1_regs[21][19])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~6
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][19])) # (!W1_readreg1[3] & ((Z1_regs[16][19])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~7
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][19]))) # (!Z1L0 & (Z1_regs[20][19])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][19])) # (!W1_readreg1[2] & ((Z1_regs[19][19])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][19]))) # (!Z1L0 & (Z1_regs[27][19])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][19])) # (!W1_readreg1[1] & ((Z1_regs[8][19])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][19]))) # (!Z1L0 & (Z1_regs[9][19])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][19])) # (!W1_readreg1[0] & ((Z1_regs[4][19])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][19]))) # (!Z1L0 & (Z1_regs[6][19])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][19])) # (!Z1L0 & ((Z1_regs[1][19])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][19]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][19])) # (!W1_readreg1[0] & ((Z1_regs[12][19])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][19]))) # (!Z1L0 & (Z1_regs[14][19])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][20])) # (!W1_readreg1[0] & ((Z1_regs[8][20])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][20]))) # (!Z1L0 & (Z1_regs[10][20])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][20])) # (!W1_readreg1[3] & ((Z1_regs[17][20])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][20]))) # (!Z1L0 & (Z1_regs[21][20])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][20])) # (!W1_readreg1[2] & ((Z1_regs[18][20])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][20]))) # (!Z1L0 & (Z1_regs[26][20])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][20])) # (!W1_readreg1[3] & ((Z1_regs[16][20])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][20]))) # (!Z1L0 & (Z1_regs[20][20])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][20])) # (!W1_readreg1[2] & ((Z1_regs[19][20])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][20]))) # (!Z1L0 & (Z1_regs[27][20])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][20])) # (!W1_readreg1[1] & ((Z1_regs[4][20])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][20]))) # (!Z1L0 & (Z1_regs[5][20])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][20])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][20]))) # (!Z1L0 & (Z1_regs[2][20])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][20])) # (!W1_readreg1[1] & ((Z1_regs[12][20])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][20]))) # (!Z1L0 & (Z1_regs[13][20])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][18])) # (!W1_readreg1[0] & ((Z1_regs[8][18])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][18]))) # (!Z1L0 & (Z1_regs[10][18])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][18])) # (!W1_readreg1[3] & ((Z1_regs[17][18])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][18]))) # (!Z1L0 & (Z1_regs[21][18])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][18])) # (!W1_readreg1[2] & ((Z1_regs[18][18])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][18]))) # (!Z1L0 & (Z1_regs[26][18])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][18])) # (!W1_readreg1[3] & ((Z1_regs[16][18])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][18]))) # (!Z1L0 & (Z1_regs[20][18])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][18])) # (!W1_readreg1[2] & ((Z1_regs[19][18])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][18]))) # (!Z1L0 & (Z1_regs[27][18])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][18])) # (!W1_readreg1[1] & ((Z1_regs[4][18])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][18]))) # (!Z1L0 & (Z1_regs[5][18])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][18])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][18]))) # (!Z1L0 & (Z1_regs[2][18])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][18])) # (!W1_readreg1[1] & ((Z1_regs[12][18])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][18]))) # (!Z1L0 & (Z1_regs[13][18])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[10]~7
Y1L0 = (JB1_q_a[10] & !Y1L0);


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][5])) # (!W1_readreg1[0] & ((Z1_regs[8][5])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][5]))) # (!Z1L0 & (Z1_regs[10][5])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][5])) # (!W1_readreg1[3] & ((Z1_regs[17][5])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][5]))) # (!Z1L0 & (Z1_regs[21][5])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][5])) # (!W1_readreg1[2] & ((Z1_regs[18][5])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][5]))) # (!Z1L0 & (Z1_regs[26][5])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][5])) # (!W1_readreg1[3] & ((Z1_regs[16][5])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][5]))) # (!Z1L0 & (Z1_regs[20][5])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][5])) # (!W1_readreg1[2] & ((Z1_regs[19][5])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][5]))) # (!Z1L0 & (Z1_regs[27][5])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][5])) # (!W1_readreg1[1] & ((Z1_regs[4][5])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][5]))) # (!Z1L0 & (Z1_regs[5][5])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][5])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][5]))) # (!Z1L0 & (Z1_regs[2][5])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][5])) # (!W1_readreg1[1] & ((Z1_regs[12][5])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][5]))) # (!Z1L0 & (Z1_regs[13][5])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][4])) # (!W1_readreg1[2] & ((Z1_regs[18][4])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][4]))) # (!Z1L0 & (Z1_regs[26][4])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][4])) # (!W1_readreg1[3] & ((Z1_regs[17][4])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][4]))) # (!Z1L0 & (Z1_regs[21][4])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~6
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][4])) # (!W1_readreg1[3] & ((Z1_regs[16][4])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~7
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][4]))) # (!Z1L0 & (Z1_regs[20][4])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][4])) # (!W1_readreg1[2] & ((Z1_regs[19][4])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][4]))) # (!Z1L0 & (Z1_regs[27][4])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][4])) # (!W1_readreg1[1] & ((Z1_regs[8][4])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][4]))) # (!Z1L0 & (Z1_regs[9][4])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][4])) # (!W1_readreg1[0] & ((Z1_regs[4][4])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][4]))) # (!Z1L0 & (Z1_regs[6][4])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][4])) # (!Z1L0 & ((Z1_regs[1][4])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][4]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][4])) # (!W1_readreg1[0] & ((Z1_regs[12][4])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][4]))) # (!Z1L0 & (Z1_regs[14][4])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][8])) # (!W1_readreg1[0] & ((Z1_regs[8][8])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][8]))) # (!Z1L0 & (Z1_regs[10][8])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][8])) # (!W1_readreg1[3] & ((Z1_regs[17][8])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][8]))) # (!Z1L0 & (Z1_regs[21][8])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][8])) # (!W1_readreg1[2] & ((Z1_regs[18][8])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][8]))) # (!Z1L0 & (Z1_regs[26][8])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][8])) # (!W1_readreg1[3] & ((Z1_regs[16][8])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][8]))) # (!Z1L0 & (Z1_regs[20][8])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][8])) # (!W1_readreg1[2] & ((Z1_regs[19][8])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][8]))) # (!Z1L0 & (Z1_regs[27][8])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][8])) # (!W1_readreg1[1] & ((Z1_regs[4][8])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][8]))) # (!Z1L0 & (Z1_regs[5][8])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][8])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][8]))) # (!Z1L0 & (Z1_regs[2][8])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][8])) # (!W1_readreg1[1] & ((Z1_regs[12][8])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][8]))) # (!Z1L0 & (Z1_regs[13][8])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][6])) # (!W1_readreg1[0] & ((Z1_regs[8][6])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][6]))) # (!Z1L0 & (Z1_regs[10][6])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][6])) # (!W1_readreg1[3] & ((Z1_regs[17][6])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][6]))) # (!Z1L0 & (Z1_regs[21][6])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][6])) # (!W1_readreg1[2] & ((Z1_regs[18][6])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][6]))) # (!Z1L0 & (Z1_regs[26][6])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][6])) # (!W1_readreg1[3] & ((Z1_regs[16][6])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][6]))) # (!Z1L0 & (Z1_regs[20][6])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][6])) # (!W1_readreg1[2] & ((Z1_regs[19][6])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][6]))) # (!Z1L0 & (Z1_regs[27][6])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][6])) # (!W1_readreg1[1] & ((Z1_regs[4][6])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][6]))) # (!Z1L0 & (Z1_regs[5][6])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][6])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][6]))) # (!Z1L0 & (Z1_regs[2][6])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][6])) # (!W1_readreg1[1] & ((Z1_regs[12][6])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][6]))) # (!Z1L0 & (Z1_regs[13][6])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][9])) # (!W1_readreg1[2] & ((Z1_regs[18][9])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][9]))) # (!Z1L0 & (Z1_regs[26][9])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][9])) # (!W1_readreg1[3] & ((Z1_regs[17][9])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][9]))) # (!Z1L0 & (Z1_regs[21][9])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~6
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][9])) # (!W1_readreg1[3] & ((Z1_regs[16][9])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~7
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][9]))) # (!Z1L0 & (Z1_regs[20][9])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][9])) # (!W1_readreg1[2] & ((Z1_regs[19][9])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][9]))) # (!Z1L0 & (Z1_regs[27][9])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][9])) # (!W1_readreg1[1] & ((Z1_regs[8][9])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][9]))) # (!Z1L0 & (Z1_regs[9][9])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][9])) # (!W1_readreg1[0] & ((Z1_regs[4][9])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][9]))) # (!Z1L0 & (Z1_regs[6][9])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][9])) # (!Z1L0 & ((Z1_regs[1][9])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][9]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][9])) # (!W1_readreg1[0] & ((Z1_regs[12][9])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][9]))) # (!Z1L0 & (Z1_regs[14][9])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][7])) # (!W1_readreg1[2] & ((Z1_regs[18][7])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][7]))) # (!Z1L0 & (Z1_regs[26][7])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][7])) # (!W1_readreg1[3] & ((Z1_regs[17][7])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][7]))) # (!Z1L0 & (Z1_regs[21][7])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~6
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][7])) # (!W1_readreg1[3] & ((Z1_regs[16][7])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~7
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][7]))) # (!Z1L0 & (Z1_regs[20][7])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][7])) # (!W1_readreg1[2] & ((Z1_regs[19][7])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][7]))) # (!Z1L0 & (Z1_regs[27][7])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][7])) # (!W1_readreg1[1] & ((Z1_regs[8][7])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][7]))) # (!Z1L0 & (Z1_regs[9][7])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][7])) # (!W1_readreg1[0] & ((Z1_regs[4][7])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][7]))) # (!Z1L0 & (Z1_regs[6][7])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][7])) # (!Z1L0 & ((Z1_regs[1][7])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][7]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][7])) # (!W1_readreg1[0] & ((Z1_regs[12][7])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][7]))) # (!Z1L0 & (Z1_regs[14][7])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][3])) # (!W1_readreg1[0] & ((Z1_regs[8][3])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][3]))) # (!Z1L0 & (Z1_regs[10][3])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][3])) # (!W1_readreg1[3] & ((Z1_regs[17][3])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][3]))) # (!Z1L0 & (Z1_regs[21][3])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][3])) # (!W1_readreg1[2] & ((Z1_regs[18][3])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][3]))) # (!Z1L0 & (Z1_regs[26][3])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][3])) # (!W1_readreg1[3] & ((Z1_regs[16][3])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][3]))) # (!Z1L0 & (Z1_regs[20][3])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][3])) # (!W1_readreg1[2] & ((Z1_regs[19][3])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][3]))) # (!Z1L0 & (Z1_regs[27][3])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][3])) # (!W1_readreg1[1] & ((Z1_regs[4][3])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][3]))) # (!Z1L0 & (Z1_regs[5][3])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][3])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][3]))) # (!Z1L0 & (Z1_regs[2][3])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][3])) # (!W1_readreg1[1] & ((Z1_regs[12][3])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][3]))) # (!Z1L0 & (Z1_regs[13][3])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][17])) # (!W1_readreg1[2] & ((Z1_regs[18][17])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][17]))) # (!Z1L0 & (Z1_regs[26][17])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][17])) # (!W1_readreg1[3] & ((Z1_regs[17][17])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][17]))) # (!Z1L0 & (Z1_regs[21][17])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~6
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][17])) # (!W1_readreg1[3] & ((Z1_regs[16][17])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~7
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][17]))) # (!Z1L0 & (Z1_regs[20][17])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][17])) # (!W1_readreg1[2] & ((Z1_regs[19][17])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][17]))) # (!Z1L0 & (Z1_regs[27][17])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][17])) # (!W1_readreg1[1] & ((Z1_regs[8][17])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][17]))) # (!Z1L0 & (Z1_regs[9][17])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][17])) # (!W1_readreg1[0] & ((Z1_regs[4][17])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][17]))) # (!Z1L0 & (Z1_regs[6][17])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][17])) # (!Z1L0 & ((Z1_regs[1][17])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][17]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][17])) # (!W1_readreg1[0] & ((Z1_regs[12][17])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][17]))) # (!Z1L0 & (Z1_regs[14][17])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][15])) # (!W1_readreg1[2] & ((Z1_regs[18][15])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][15]))) # (!Z1L0 & (Z1_regs[26][15])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][15])) # (!W1_readreg1[3] & ((Z1_regs[17][15])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][15]))) # (!Z1L0 & (Z1_regs[21][15])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~6
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][15])) # (!W1_readreg1[3] & ((Z1_regs[16][15])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~7
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][15]))) # (!Z1L0 & (Z1_regs[20][15])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][15])) # (!W1_readreg1[2] & ((Z1_regs[19][15])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][15]))) # (!Z1L0 & (Z1_regs[27][15])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][15])) # (!W1_readreg1[1] & ((Z1_regs[8][15])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][15]))) # (!Z1L0 & (Z1_regs[9][15])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][15])) # (!W1_readreg1[0] & ((Z1_regs[4][15])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][15]))) # (!Z1L0 & (Z1_regs[6][15])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][15])) # (!Z1L0 & ((Z1_regs[1][15])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][15]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][15])) # (!W1_readreg1[0] & ((Z1_regs[12][15])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][15]))) # (!Z1L0 & (Z1_regs[14][15])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][16])) # (!W1_readreg1[0] & ((Z1_regs[8][16])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][16]))) # (!Z1L0 & (Z1_regs[10][16])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][16])) # (!W1_readreg1[3] & ((Z1_regs[17][16])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][16]))) # (!Z1L0 & (Z1_regs[21][16])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][16])) # (!W1_readreg1[2] & ((Z1_regs[18][16])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][16]))) # (!Z1L0 & (Z1_regs[26][16])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][16])) # (!W1_readreg1[3] & ((Z1_regs[16][16])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][16]))) # (!Z1L0 & (Z1_regs[20][16])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][16])) # (!W1_readreg1[2] & ((Z1_regs[19][16])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][16]))) # (!Z1L0 & (Z1_regs[27][16])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][16])) # (!W1_readreg1[1] & ((Z1_regs[4][16])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][16]))) # (!Z1L0 & (Z1_regs[5][16])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][16])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][16]))) # (!Z1L0 & (Z1_regs[2][16])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][16])) # (!W1_readreg1[1] & ((Z1_regs[12][16])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][16]))) # (!Z1L0 & (Z1_regs[13][16])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][14])) # (!W1_readreg1[0] & ((Z1_regs[8][14])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][14]))) # (!Z1L0 & (Z1_regs[10][14])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][14])) # (!W1_readreg1[3] & ((Z1_regs[17][14])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][14]))) # (!Z1L0 & (Z1_regs[21][14])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][14])) # (!W1_readreg1[2] & ((Z1_regs[18][14])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][14]))) # (!Z1L0 & (Z1_regs[26][14])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][14])) # (!W1_readreg1[3] & ((Z1_regs[16][14])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][14]))) # (!Z1L0 & (Z1_regs[20][14])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][14])) # (!W1_readreg1[2] & ((Z1_regs[19][14])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][14]))) # (!Z1L0 & (Z1_regs[27][14])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][14])) # (!W1_readreg1[1] & ((Z1_regs[4][14])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][14]))) # (!Z1L0 & (Z1_regs[5][14])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][14])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][14]))) # (!Z1L0 & (Z1_regs[2][14])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][14])) # (!W1_readreg1[1] & ((Z1_regs[12][14])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][14]))) # (!Z1L0 & (Z1_regs[13][14])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][13])) # (!W1_readreg1[2] & ((Z1_regs[18][13])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][13]))) # (!Z1L0 & (Z1_regs[26][13])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][13])) # (!W1_readreg1[3] & ((Z1_regs[17][13])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][13]))) # (!Z1L0 & (Z1_regs[21][13])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~6
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][13])) # (!W1_readreg1[3] & ((Z1_regs[16][13])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~7
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][13]))) # (!Z1L0 & (Z1_regs[20][13])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][13])) # (!W1_readreg1[2] & ((Z1_regs[19][13])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][13]))) # (!Z1L0 & (Z1_regs[27][13])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][13])) # (!W1_readreg1[1] & ((Z1_regs[8][13])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][13]))) # (!Z1L0 & (Z1_regs[9][13])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][13])) # (!W1_readreg1[0] & ((Z1_regs[4][13])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][13]))) # (!Z1L0 & (Z1_regs[6][13])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][13])) # (!Z1L0 & ((Z1_regs[1][13])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][13]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][13])) # (!W1_readreg1[0] & ((Z1_regs[12][13])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][13]))) # (!Z1L0 & (Z1_regs[14][13])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~2
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][11])) # (!W1_readreg1[2] & ((Z1_regs[18][11])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~3
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][11]))) # (!Z1L0 & (Z1_regs[26][11])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][11])) # (!W1_readreg1[3] & ((Z1_regs[17][11])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][11]))) # (!Z1L0 & (Z1_regs[21][11])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~6
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][11])) # (!W1_readreg1[3] & ((Z1_regs[16][11])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~7
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][11]))) # (!Z1L0 & (Z1_regs[20][11])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~8
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1L0)) # (!W1_readreg1[0] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~9
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][11])) # (!W1_readreg1[2] & ((Z1_regs[19][11])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~10
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][11]))) # (!Z1L0 & (Z1_regs[27][11])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~11
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~12
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[10][11])) # (!W1_readreg1[1] & ((Z1_regs[8][11])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[11][11]))) # (!Z1L0 & (Z1_regs[9][11])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~14
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[5][11])) # (!W1_readreg1[0] & ((Z1_regs[4][11])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~15
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[7][11]))) # (!Z1L0 & (Z1_regs[6][11])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1_regs[2][11])) # (!Z1L0 & ((Z1_regs[1][11])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][11]))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~19
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[13][11])) # (!W1_readreg1[0] & ((Z1_regs[12][11])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~20
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[15][11]))) # (!Z1L0 & (Z1_regs[14][11])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][12])) # (!W1_readreg1[0] & ((Z1_regs[8][12])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][12]))) # (!Z1L0 & (Z1_regs[10][12])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][12])) # (!W1_readreg1[3] & ((Z1_regs[17][12])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][12]))) # (!Z1L0 & (Z1_regs[21][12])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][12])) # (!W1_readreg1[2] & ((Z1_regs[18][12])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][12]))) # (!Z1L0 & (Z1_regs[26][12])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][12])) # (!W1_readreg1[3] & ((Z1_regs[16][12])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][12]))) # (!Z1L0 & (Z1_regs[20][12])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][12])) # (!W1_readreg1[2] & ((Z1_regs[19][12])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][12]))) # (!Z1L0 & (Z1_regs[27][12])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][12])) # (!W1_readreg1[1] & ((Z1_regs[4][12])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][12]))) # (!Z1L0 & (Z1_regs[5][12])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][12])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][12]))) # (!Z1L0 & (Z1_regs[2][12])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][12])) # (!W1_readreg1[1] & ((Z1_regs[12][12])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][12]))) # (!Z1L0 & (Z1_regs[13][12])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~2
Z1L0 = (W1_readreg1[1] & (((W1_readreg1[0])))) # (!W1_readreg1[1] & ((W1_readreg1[0] & (Z1_regs[9][10])) # (!W1_readreg1[0] & ((Z1_regs[8][10])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~3
Z1L0 = (W1_readreg1[1] & ((Z1L0 & ((Z1_regs[11][10]))) # (!Z1L0 & (Z1_regs[10][10])))) # (!W1_readreg1[1] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~4
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[25][10])) # (!W1_readreg1[3] & ((Z1_regs[17][10])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~5
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[29][10]))) # (!Z1L0 & (Z1_regs[21][10])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~6
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[22][10])) # (!W1_readreg1[2] & ((Z1_regs[18][10])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~7
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[30][10]))) # (!Z1L0 & (Z1_regs[26][10])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~8
Z1L0 = (W1_readreg1[2] & (((W1_readreg1[3])))) # (!W1_readreg1[2] & ((W1_readreg1[3] & (Z1_regs[24][10])) # (!W1_readreg1[3] & ((Z1_regs[16][10])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~9
Z1L0 = (W1_readreg1[2] & ((Z1L0 & ((Z1_regs[28][10]))) # (!Z1L0 & (Z1_regs[20][10])))) # (!W1_readreg1[2] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~10
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1L0)) # (!W1_readreg1[1] & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~11
Z1L0 = (W1_readreg1[3] & (((W1_readreg1[2])))) # (!W1_readreg1[3] & ((W1_readreg1[2] & (Z1_regs[23][10])) # (!W1_readreg1[2] & ((Z1_regs[19][10])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~12
Z1L0 = (W1_readreg1[3] & ((Z1L0 & ((Z1_regs[31][10]))) # (!Z1L0 & (Z1_regs[27][10])))) # (!W1_readreg1[3] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~13
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~14
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[6][10])) # (!W1_readreg1[1] & ((Z1_regs[4][10])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~15
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[7][10]))) # (!Z1L0 & (Z1_regs[5][10])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~16
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1_regs[1][10])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~17
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1_regs[3][10]))) # (!Z1L0 & (Z1_regs[2][10])))) # (!Z1L0 & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~18
Z1L0 = (Z1L0 & (((Z1L0)))) # (!Z1L0 & ((Z1L0 & (Z1L0)) # (!Z1L0 & ((Z1L0)))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~19
Z1L0 = (W1_readreg1[0] & (((W1_readreg1[1])))) # (!W1_readreg1[0] & ((W1_readreg1[1] & (Z1_regs[14][10])) # (!W1_readreg1[1] & ((Z1_regs[12][10])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~20
Z1L0 = (W1_readreg1[0] & ((Z1L0 & ((Z1_regs[15][10]))) # (!Z1L0 & (Z1_regs[13][10])))) # (!W1_readreg1[0] & (((Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~21
Z1L0 = (Z1L0 & ((Z1L0 & ((Z1L0))) # (!Z1L0 & (Z1L0)))) # (!Z1L0 & (((Z1L0))));


--KB1_ram_rom_data_reg[4] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]
--register power-up is low

KB1_ram_rom_data_reg[4] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--Y1_inport1_en is datapath:datapathcircuit|sramandio:memoryunit|inport1_en
Y1_inport1_en = (A1L0 & A1L0);


--Y1_inport0_en is datapath:datapathcircuit|sramandio:memoryunit|inport0_en
Y1_inport0_en = (A1L0 & !A1L0);


--KB1_ram_rom_data_reg[31] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]
--register power-up is low

KB1_ram_rom_data_reg[31] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[28] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[28]
--register power-up is low

KB1_ram_rom_data_reg[28] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[29] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[29]
--register power-up is low

KB1_ram_rom_data_reg[29] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[30] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[30]
--register power-up is low

KB1_ram_rom_data_reg[30] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[26] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[26]
--register power-up is low

KB1_ram_rom_data_reg[26] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[27] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]
--register power-up is low

KB1_ram_rom_data_reg[27] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[5] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]
--register power-up is low

KB1_ram_rom_data_reg[5] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[15]~8
Y1L0 = (JB1_q_a[15] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[14]~9
Y1L0 = (JB1_q_a[14] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[13]~10
Y1L0 = (JB1_q_a[13] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[12]~11
Y1L0 = (JB1_q_a[12] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[11]~12
Y1L0 = (JB1_q_a[11] & !Y1L0);


--V1_sigout[1] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[1]
--register power-up is low

V1_sigout[1] = DFFEAS(V1_sigout[1], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[1]~1
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[1])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[2] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[2]
--register power-up is low

V1_sigout[2] = DFFEAS(V1_sigout[2], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[2]~2
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[2])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[3] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[3]
--register power-up is low

V1_sigout[3] = DFFEAS(V1_sigout[3], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[3]~3
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[3])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[4] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[4]
--register power-up is low

V1_sigout[4] = DFFEAS(V1_sigout[4], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[4]~4
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[4])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[5] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[5]
--register power-up is low

V1_sigout[5] = DFFEAS(V1_sigout[5], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[5]~5
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[5])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[6] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[6]
--register power-up is low

V1_sigout[6] = DFFEAS(V1_sigout[6], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[6]~6
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[6])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[7] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[7]
--register power-up is low

V1_sigout[7] = DFFEAS(V1_sigout[7], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[7]~7
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[7])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[8] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[8]
--register power-up is low

V1_sigout[8] = DFFEAS(V1_sigout[8], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[8]~8
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[8])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[9] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[9]
--register power-up is low

V1_sigout[9] = DFFEAS(V1_sigout[9], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[9]~9
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[9])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[10] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[10]
--register power-up is low

V1_sigout[10] = DFFEAS(V1_sigout[10], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[10]~10
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[10])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[11] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[11]
--register power-up is low

V1_sigout[11] = DFFEAS(V1_sigout[11], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[11]~11
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[11])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[12] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[12]
--register power-up is low

V1_sigout[12] = DFFEAS(V1_sigout[12], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[12]~12
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[12])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[13] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[13]
--register power-up is low

V1_sigout[13] = DFFEAS(V1_sigout[13], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[13]~13
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[13])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[14] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[14]
--register power-up is low

V1_sigout[14] = DFFEAS(V1_sigout[14], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[14]~14
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[14])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[15] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[15]
--register power-up is low

V1_sigout[15] = DFFEAS(V1_sigout[15], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[15]~15
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[15])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[16] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[16]
--register power-up is low

V1_sigout[16] = DFFEAS(V1_sigout[16], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[16]~16
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[16])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[17] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[17]
--register power-up is low

V1_sigout[17] = DFFEAS(V1_sigout[17], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[17]~17
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[17])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[18] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[18]
--register power-up is low

V1_sigout[18] = DFFEAS(V1_sigout[18], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[18]~18
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[18])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[19] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[19]
--register power-up is low

V1_sigout[19] = DFFEAS(V1_sigout[19], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[19]~19
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[19])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[20] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[20]
--register power-up is low

V1_sigout[20] = DFFEAS(V1_sigout[20], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[20]~20
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[20])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[21] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[21]
--register power-up is low

V1_sigout[21] = DFFEAS(V1_sigout[21], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[21]~21
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[21])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[22] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[22]
--register power-up is low

V1_sigout[22] = DFFEAS(V1_sigout[22], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[22]~22
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[22])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[23] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[23]
--register power-up is low

V1_sigout[23] = DFFEAS(V1_sigout[23], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[23]~23
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[23])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[24] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[24]
--register power-up is low

V1_sigout[24] = DFFEAS(V1_sigout[24], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[24]~24
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[24])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[25] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[25]
--register power-up is low

V1_sigout[25] = DFFEAS(V1_sigout[25], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[25]~25
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[25])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[26] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[26]
--register power-up is low

V1_sigout[26] = DFFEAS(V1_sigout[26], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[26]~26
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[26])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[27] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[27]
--register power-up is low

V1_sigout[27] = DFFEAS(V1_sigout[27], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[27]~27
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[27])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[28] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[28]
--register power-up is low

V1_sigout[28] = DFFEAS(V1_sigout[28], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[28]~28
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[28])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[29] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[29]
--register power-up is low

V1_sigout[29] = DFFEAS(V1_sigout[29], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[29]~29
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[29])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[30] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[30]
--register power-up is low

V1_sigout[30] = DFFEAS(V1_sigout[30], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[30]~30
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[30])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--V1_sigout[31] is datapath:datapathcircuit|thirtytwobitregister:memorydataregister|sigout[31]
--register power-up is low

V1_sigout[31] = DFFEAS(V1_sigout[31], A1L0, !A1L0,  ,  ,  ,  ,  ,  );


--X1L0 is datapath:datapathcircuit|mux2to1:memorydatamux|y[31]~31
X1L0 = (C1_state.store_inregisterfile_lw & (V1_sigout[31])) # (!C1_state.store_inregisterfile_lw & ((T1L0)));


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9
P1L0 = AMPP_FUNCTION(P1_word_counter[2], P1_word_counter[0], P1_word_counter[1], P1_word_counter[3]);


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10
P1L0 = AMPP_FUNCTION(Q1_state[4], A1L0, P1_clear_signal, P1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5
KB1L0 = AMPP_FUNCTION(JB1_q_b[3], KB1_ram_rom_data_reg[4], KB1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[19]~13
Y1L0 = (JB1_q_a[19] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[18]~14
Y1L0 = (JB1_q_a[18] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[17]~15
Y1L0 = (JB1_q_a[17] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[16]~16
Y1L0 = (JB1_q_a[16] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[20]~17
Y1L0 = (JB1_q_a[20] & !Y1L0);


--V1_sigout[24] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[24]
--register power-up is low

V1_sigout[24] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--V1_sigout[23] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[23]
--register power-up is low

V1_sigout[23] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--V1_sigout[22] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[22]
--register power-up is low

V1_sigout[22] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--V1_sigout[21] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[21]
--register power-up is low

V1_sigout[21] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--V1_sigout[25] is datapath:datapathcircuit|sramandio:memoryunit|thirtytwobitregister:dff|sigout[25]
--register power-up is low

V1_sigout[25] = DFFEAS(Y1L0, A1L0,  ,  , C1_WideOr3,  ,  ,  ,  );


--KB1_ram_rom_data_reg[7] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]
--register power-up is low

KB1_ram_rom_data_reg[7] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[6] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]
--register power-up is low

KB1_ram_rom_data_reg[6] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[8] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]
--register power-up is low

KB1_ram_rom_data_reg[8] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[9] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]
--register power-up is low

KB1_ram_rom_data_reg[9] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[10] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]
--register power-up is low

KB1_ram_rom_data_reg[10] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6
KB1L0 = AMPP_FUNCTION(JB1_q_b[4], KB1_ram_rom_data_reg[5], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7
KB1L0 = AMPP_FUNCTION(JB1_q_b[31], A1L0, KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8
KB1L0 = AMPP_FUNCTION(JB1_q_b[28], KB1_ram_rom_data_reg[29], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~9
KB1L0 = AMPP_FUNCTION(JB1_q_b[29], KB1_ram_rom_data_reg[30], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~10
KB1L0 = AMPP_FUNCTION(JB1_q_b[30], KB1_ram_rom_data_reg[31], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~11
KB1L0 = AMPP_FUNCTION(JB1_q_b[26], KB1_ram_rom_data_reg[27], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~12
KB1L0 = AMPP_FUNCTION(JB1_q_b[27], KB1_ram_rom_data_reg[28], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~13
KB1L0 = AMPP_FUNCTION(JB1_q_b[5], KB1_ram_rom_data_reg[6], KB1L0);


--KB1_ram_rom_data_reg[15] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]
--register power-up is low

KB1_ram_rom_data_reg[15] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[14] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]
--register power-up is low

KB1_ram_rom_data_reg[14] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[13] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]
--register power-up is low

KB1_ram_rom_data_reg[13] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[12] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]
--register power-up is low

KB1_ram_rom_data_reg[12] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[11] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]
--register power-up is low

KB1_ram_rom_data_reg[11] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[19] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[19]
--register power-up is low

KB1_ram_rom_data_reg[19] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[18] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]
--register power-up is low

KB1_ram_rom_data_reg[18] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[17] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[17]
--register power-up is low

KB1_ram_rom_data_reg[17] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[16] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[16]
--register power-up is low

KB1_ram_rom_data_reg[16] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[20] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[20]
--register power-up is low

KB1_ram_rom_data_reg[20] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[24]~18
Y1L0 = (JB1_q_a[24] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[23]~19
Y1L0 = (JB1_q_a[23] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[22]~20
Y1L0 = (JB1_q_a[22] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[21]~21
Y1L0 = (JB1_q_a[21] & !Y1L0);


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|dff_input[25]~22
Y1L0 = (JB1_q_a[25] & !Y1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~14
KB1L0 = AMPP_FUNCTION(JB1_q_b[7], KB1_ram_rom_data_reg[8], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~15
KB1L0 = AMPP_FUNCTION(JB1_q_b[6], KB1_ram_rom_data_reg[7], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~16
KB1L0 = AMPP_FUNCTION(JB1_q_b[8], KB1_ram_rom_data_reg[9], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~17
KB1L0 = AMPP_FUNCTION(JB1_q_b[9], KB1_ram_rom_data_reg[10], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~18
KB1L0 = AMPP_FUNCTION(JB1_q_b[10], KB1_ram_rom_data_reg[11], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~19
KB1L0 = AMPP_FUNCTION(JB1_q_b[15], KB1_ram_rom_data_reg[16], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~20
KB1L0 = AMPP_FUNCTION(JB1_q_b[14], KB1_ram_rom_data_reg[15], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~21
KB1L0 = AMPP_FUNCTION(JB1_q_b[13], KB1_ram_rom_data_reg[14], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~22
KB1L0 = AMPP_FUNCTION(JB1_q_b[12], KB1_ram_rom_data_reg[13], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~23
KB1L0 = AMPP_FUNCTION(JB1_q_b[11], KB1_ram_rom_data_reg[12], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~24
KB1L0 = AMPP_FUNCTION(JB1_q_b[19], KB1_ram_rom_data_reg[20], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~25
KB1L0 = AMPP_FUNCTION(JB1_q_b[18], KB1_ram_rom_data_reg[19], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~26
KB1L0 = AMPP_FUNCTION(JB1_q_b[17], KB1_ram_rom_data_reg[18], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~27
KB1L0 = AMPP_FUNCTION(JB1_q_b[16], KB1_ram_rom_data_reg[17], KB1L0);


--KB1_ram_rom_data_reg[21] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[21]
--register power-up is low

KB1_ram_rom_data_reg[21] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~28
KB1L0 = AMPP_FUNCTION(JB1_q_b[20], KB1_ram_rom_data_reg[21], KB1L0);


--KB1_ram_rom_data_reg[24] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[24]
--register power-up is low

KB1_ram_rom_data_reg[24] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[23] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[23]
--register power-up is low

KB1_ram_rom_data_reg[23] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[22] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[22]
--register power-up is low

KB1_ram_rom_data_reg[22] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1_ram_rom_data_reg[25] is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[25]
--register power-up is low

KB1_ram_rom_data_reg[25] = AMPP_FUNCTION(A1L0, KB1L0, KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~29
KB1L0 = AMPP_FUNCTION(JB1_q_b[21], KB1_ram_rom_data_reg[22], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~30
KB1L0 = AMPP_FUNCTION(JB1_q_b[24], KB1_ram_rom_data_reg[25], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~31
KB1L0 = AMPP_FUNCTION(JB1_q_b[23], KB1_ram_rom_data_reg[24], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~32
KB1L0 = AMPP_FUNCTION(JB1_q_b[22], KB1_ram_rom_data_reg[23], KB1L0);


--KB1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~33
KB1L0 = AMPP_FUNCTION(JB1_q_b[25], KB1_ram_rom_data_reg[26], KB1L0);


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[0]~64
U1L0 = (C1_state.compute_R & (!C1_state.compute_I & (!W1_instructiontype[5] & C1L0))) # (!C1_state.compute_R & (((!W1_instructiontype[5] & C1L0)) # (!C1_state.compute_I)));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~65
U1L0 = ((W1_signextend[0] & ((W1_signextend[1]) # (W1_signextend[2]))) # (!W1_signextend[0] & ((!W1_signextend[2])))) # (!W1_signextend[5]);


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[3]~66
U1L0 = (U1L0 & (!W1_instructiontype[5] & ((C1_state.compute_R) # (C1_state.compute_I))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[3]~67
U1L0 = (C1_state.compute_R & (((C1L0 & C1L0)))) # (!C1_state.compute_R & (((C1L0 & C1L0)) # (!C1_state.compute_I)));


--V1L0 is datapath:datapathcircuit|thirtytwobitregister:hiregister|sigout[13]~2
V1L0 = (U1L0) # ((U1L0) # ((U1L0) # (U1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~106
S1L0 = (!W1_signextend[8] & (!W1_signextend[9] & S1L0));


--S1L41 is datapath:datapathcircuit|MIPS_ALU:alu|Mux29~11
S1L41 = (!U1L0 & (((!U1L0 & U1L0)) # (!S1L0)));


--C1L0 is MIPS_controller:controllercircuit|state~25
C1L0 = (!W1_instructiontype[5] & (!W1_instructiontype[4] & (C1L0 & C1_state.decode)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~22
S1L0 = (U1L0 & (U1L0 & ((!S1L0) # (!S1L0)))) # (!U1L0 & (((!S1L0) # (!S1L0))));


--S1L42 is datapath:datapathcircuit|MIPS_ALU:alu|Mux10~12
S1L42 = (S1L0 & (((!U1L0 & U1L0)) # (!S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|ShiftLeft0~107
S1L0 = (!W1_signextend[8] & (!W1_signextend[9] & ((S1L0) # (S1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux11~12
S1L0 = (S1L0 & (((!U1L0 & U1L0)) # (!S1L0)));


--S1L44 is datapath:datapathcircuit|MIPS_ALU:alu|Mux26~17
S1L44 = (U1L0) # ((U1L0 & (U1L0 & S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux27~11
S1L0 = (S1L0 & (((!U1L0 & U1L0)) # (!S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux12~12
S1L0 = (S1L0 & (((!U1L0 & U1L0)) # (!S1L0)));


--S1L36 is datapath:datapathcircuit|MIPS_ALU:alu|Mux26~18
S1L36 = (S1L0 & (((!U1L0 & U1L0)) # (!S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux13~12
S1L0 = (S1L0 & (((!U1L0 & U1L0)) # (!S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux25~11
S1L0 = (S1L0 & (((!U1L0 & U1L0)) # (!S1L0)));


--S1L38 is datapath:datapathcircuit|MIPS_ALU:alu|Mux14~23
S1L38 = (S1L0 & (((!U1L0 & U1L0)) # (!S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux24~11
S1L0 = (S1L0 & (((!U1L0 & U1L0)) # (!S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux31~21
S1L0 = (U1L0 & (X1L0 & ((S1L0)))) # (!U1L0 & (X1L0 $ ((T1L0))));


--S1L37 is datapath:datapathcircuit|MIPS_ALU:alu|Mux8~12
S1L37 = (S1L0 & (((!U1L0 & U1L0)) # (!S1L0)));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux9~12
S1L0 = (S1L0 & (((!U1L0 & U1L0)) # (!S1L0)));


--P1L0 is datapath:datapathcircuit|sramandio:memoryunit|SRAM:sram_mem|altsyncram:altsyncram_component|altsyncram_gpt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19
P1L0 = AMPP_FUNCTION(N1_virtual_ir_scan_reg, Q1_state[8], P1_word_counter[3], P1L0);


--Y1L39 is datapath:datapathcircuit|sramandio:memoryunit|sram_en~2
Y1L39 = (!Y1L0 & ((C1_state.memaccess_SW) # (C1_state.store_inregisterfile_lw)));


--Y1L0 is datapath:datapathcircuit|sramandio:memoryunit|Equal2~2
Y1L0 = (Y1L0 & ((C1_WideOr2 & (!T1L0)) # (!C1_WideOr2 & ((!V1_sigout[2])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~49
Z1L0 = (Z1L0 & ((C1_state.store_inregisterfile_R & (!W1_signextend[13])) # (!C1_state.store_inregisterfile_R & ((!W1_readreg2[2])))));


--Z1L40 is datapath:datapathcircuit|register_file:registerfile|Decoder0~50
Z1L40 = (Z1L0 & ((C1_state.store_inregisterfile_R & (W1_signextend[13])) # (!C1_state.store_inregisterfile_R & ((W1_readreg2[2])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~51
Z1L0 = (!X1L0 & ((C1_state.store_inregisterfile_R & (W1_signextend[15])) # (!C1_state.store_inregisterfile_R & ((W1_readreg2[4])))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Decoder0~52
Z1L0 = (Z1L0 & ((C1_state.store_inregisterfile_R & (!W1_signextend[14])) # (!C1_state.store_inregisterfile_R & ((!W1_readreg2[3])))));


--Z1L18 is datapath:datapathcircuit|register_file:registerfile|Decoder0~53
Z1L18 = (!X1L0 & ((C1_state.store_inregisterfile_R & (W1_signextend[14])) # (!C1_state.store_inregisterfile_R & ((W1_readreg2[3])))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux6~18
S1L0 = ((!U1L0 & (U1L0 & !U1L0))) # (!U1L0);


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux63~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L19 is datapath:datapathcircuit|register_file:registerfile|Mux62~22
Z1L19 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux61~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux60~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L20 is datapath:datapathcircuit|register_file:registerfile|Mux59~22
Z1L20 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux58~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux57~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L21 is datapath:datapathcircuit|register_file:registerfile|Mux56~22
Z1L21 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux55~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux54~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L22 is datapath:datapathcircuit|register_file:registerfile|Mux53~22
Z1L22 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux52~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux51~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L23 is datapath:datapathcircuit|register_file:registerfile|Mux50~22
Z1L23 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux49~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux48~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L24 is datapath:datapathcircuit|register_file:registerfile|Mux47~22
Z1L24 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux46~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux45~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L25 is datapath:datapathcircuit|register_file:registerfile|Mux44~22
Z1L25 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux43~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux42~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L26 is datapath:datapathcircuit|register_file:registerfile|Mux41~22
Z1L26 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux40~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux39~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L27 is datapath:datapathcircuit|register_file:registerfile|Mux38~22
Z1L27 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux37~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux36~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux35~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux34~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux33~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux32~22
Z1L0 = (Z1L0 & ((W1_readreg2[2]) # ((W1_readreg2[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux29~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux31~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux30~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux2~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux4~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux3~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux5~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux0~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux1~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux6~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux8~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux7~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux9~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux10~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux12~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux11~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux13~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux26~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux27~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux23~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux25~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux22~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux24~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux28~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux14~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux16~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux15~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux17~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux18~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux20~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux19~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--Z1L0 is datapath:datapathcircuit|register_file:registerfile|Mux21~22
Z1L0 = (Z1L0 & ((W1_readreg1[2]) # ((W1_readreg1[0]) # (Z1L0))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~68
U1L0 = (W1_signextend[4] & (W1_signextend[1] & (U1L0 & !W1_signextend[3])));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[0]~13
U1L0 = (!W1_signextend[3] & ((W1_signextend[4] & ((!W1_signextend[0]))) # (!W1_signextend[4] & (W1_signextend[1]))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[0]~69
U1L0 = (W1_signextend[5] & (((U1L0)))) # (!W1_signextend[5] & (U1L0 & (!W1_signextend[2])));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|lo_en~3
U1L0 = (W1_signextend[3] & (((W1_signextend[1] & W1_signextend[5])))) # (!W1_signextend[3] & (!W1_signextend[5] & (W1_signextend[0] $ (!W1_signextend[1]))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|lo_en~13
U1L0 = (U1L0 & (!W1_signextend[2] & !W1_signextend[4]));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux30~6
S1L0 = (T1L0 & (S1L0 $ (((!U1L0 & !X1L0))))) # (!T1L0 & (X1L0 & (S1L0 $ (!U1L0))));


--S1L0 is datapath:datapathcircuit|MIPS_ALU:alu|Mux30~7
S1L0 = (U1L0 & ((S1L0) # ((!S1L0 & S1L0)))) # (!U1L0 & (S1L0));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[1]~70
U1L0 = (W1_instructiontype[2]) # ((!U1L0 & ((W1_instructiontype[0]) # (!U1L0))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[1]~71
U1L0 = (U1L0) # ((U1L0 & ((U1L0) # (W1_instructiontype[3]))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~72
U1L0 = (W1_signextend[5] & (!W1_signextend[1] & (W1_signextend[4] & !W1_signextend[3]))) # (!W1_signextend[5] & (W1_signextend[3] $ (((W1_signextend[1]) # (W1_signextend[4])))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select~73
U1L0 = (U1L0 & (!W1_signextend[2] & (W1_signextend[5] $ (!W1_signextend[0]))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[0]~74
U1L0 = (W1_signextend[0] & ((W1_signextend[1] & (!W1_signextend[4] & !W1_signextend[2])) # (!W1_signextend[1] & (W1_signextend[4] $ (W1_signextend[2])))));


--U1L0 is datapath:datapathcircuit|alu_controller:alucontroller|op_select[0]~75
U1L0 = (W1_signextend[0] & (U1L0 & ((W1_signextend[1]) # (!W1_signextend[3]))));


--C1L0 is MIPS_controller:controllercircuit|state.fetch_buffer0~0
C1L0 = !C1_state.fetch;


--A1L0 is ~GND
A1L0 = GND;


--A1L0 is altera_internal_jtag~TDO
A1L0 = EQUATION NOT SUPPORTED;

--A1L0 is altera_internal_jtag~TMSUTAP
A1L0 = EQUATION NOT SUPPORTED;

--A1L0 is altera_internal_jtag~TCKUTAP
A1L0 = EQUATION NOT SUPPORTED;

--A1L0 is altera_internal_jtag~TDIUTAP
A1L0 = EQUATION NOT SUPPORTED;


--Q1_state[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]
--register power-up is low

Q1_state[1] = AMPP_FUNCTION(A1L0, Q1L0, A1L0);


--Q1_state[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]
--register power-up is low

Q1_state[4] = AMPP_FUNCTION(A1L0, Q1L0, A1L0);


--Q1_state[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]
--register power-up is low

Q1_state[6] = AMPP_FUNCTION(A1L0, Q1L0, A1L0);


--Q1_state[11] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]
--register power-up is low

Q1_state[11] = AMPP_FUNCTION(A1L0, Q1L0, A1L0);


--Q1_state[13] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]
--register power-up is low

Q1_state[13] = AMPP_FUNCTION(A1L0, Q1L0, A1L0);


--N1_irsr_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]
--register power-up is low

N1_irsr_reg[8] = AMPP_FUNCTION(A1L0, N1L0, A1L0, !N1_clr_reg, Q1_state[3], N1_virtual_ir_scan_reg);


--N1_design_hash_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]
--register power-up is low

N1_design_hash_reg[0] = AMPP_FUNCTION(A1L0, N1L0, N1_design_hash_reg[1], N1L0, N1_hub_info_reg_ena);


--Q1_tms_cnt[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]
--register power-up is low

Q1_tms_cnt[2] = AMPP_FUNCTION(A1L0, Q1L0, !A1L0);


--P1_word_counter[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]
--register power-up is low

P1_word_counter[0] = AMPP_FUNCTION(A1L0, P1L0, P1L0, P1L0);


--P1_word_counter[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]
--register power-up is low

P1_word_counter[2] = AMPP_FUNCTION(A1L0, P1L0, P1L0, P1L0);


--P1_word_counter[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]
--register power-up is low

P1_word_counter[3] = AMPP_FUNCTION(A1L0, P1L0, P1L0, P1L0);


--N1_mixer_addr_reg_internal[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]
--register power-up is low

N1_mixer_addr_reg_internal[4] = AMPP_FUNCTION(A1L0, N1L0, GND, N1L0, N1L0);


--N1_mixer_addr_reg_internal[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]
--register power-up is low

N1_mixer_addr_reg_internal[1] = AMPP_FUNCTION(A1L0, N1L0, GND, N1L0, N1L0);


--N1_mixer_addr_reg_internal[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]
--register power-up is low

N1_mixer_addr_reg_internal[3] = AMPP_FUNCTION(A1L0, N1L0, GND, N1L0, N1L0);


--N1_mixer_addr_reg_internal[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]
--register power-up is low

N1_mixer_addr_reg_internal[0] = AMPP_FUNCTION(A1L0, N1L0, GND, N1L0, N1L0);


--N1_mixer_addr_reg_internal[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]
--register power-up is low

N1_mixer_addr_reg_internal[2] = AMPP_FUNCTION(A1L0, N1L0, GND, N1L0, N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0
N1L0 = AMPP_FUNCTION(N1L0, H1_sldfabric_ident_writedata[0], N1L0);


--N1_design_hash_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]
--register power-up is low

N1_design_hash_reg[1] = AMPP_FUNCTION(A1L0, N1L0, N1_design_hash_reg[2], N1L0, N1_hub_info_reg_ena);


--Q1_tms_cnt[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]
--register power-up is low

Q1_tms_cnt[1] = AMPP_FUNCTION(A1L0, Q1L0, !A1L0);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~11
P1L0 = AMPP_FUNCTION(P1_word_counter[0], GND);

--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~12
P1L0 = AMPP_FUNCTION(P1_word_counter[0]);


--P1_word_counter[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]
--register power-up is low

P1_word_counter[1] = AMPP_FUNCTION(A1L0, P1L0, P1L0, P1L0);


--P1_word_counter[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]
--register power-up is low

P1_word_counter[4] = AMPP_FUNCTION(A1L0, P1L0, P1L0, P1L0);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~14
P1L0 = AMPP_FUNCTION(P1_word_counter[1], GND, P1L0);

--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~15
P1L0 = AMPP_FUNCTION(P1_word_counter[1], P1L0);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~16
P1L0 = AMPP_FUNCTION(P1_word_counter[2], GND, P1L0);

--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~17
P1L0 = AMPP_FUNCTION(P1_word_counter[2], P1L0);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~18
P1L0 = AMPP_FUNCTION(P1_word_counter[3], GND, P1L0);

--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~19
P1L0 = AMPP_FUNCTION(P1_word_counter[3], P1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[0], GND);

--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[0]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[1], GND, N1L0);

--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[1], N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[2], GND, N1L0);

--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[2], N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[3], GND, N1L0);

--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[3], N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[4], N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1
N1L0 = AMPP_FUNCTION(N1L0, H1_sldfabric_ident_writedata[1], N1L0);


--N1_design_hash_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]
--register power-up is low

N1_design_hash_reg[2] = AMPP_FUNCTION(A1L0, N1L0, N1_design_hash_reg[3], N1L0, N1_hub_info_reg_ena);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~20
P1L0 = AMPP_FUNCTION(P1_word_counter[4], P1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2
N1L0 = AMPP_FUNCTION(N1L0, H1_sldfabric_ident_writedata[2], N1L0);


--N1_design_hash_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]
--register power-up is low

N1_design_hash_reg[3] = AMPP_FUNCTION(A1L0, N1L0, A1L0, N1L0, N1_hub_info_reg_ena);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3
N1L0 = AMPP_FUNCTION(N1L0, H1_sldfabric_ident_writedata[3], N1L0);


--N1_tdo is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
--register power-up is low

N1_tdo = AMPP_FUNCTION(!A1L0, N1L0);


--H1_splitter_nodes_receive_0[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]
--register power-up is low

H1_splitter_nodes_receive_0[3] = AMPP_FUNCTION(A1L0, N1L0, !N1_clr_reg);


--N1_virtual_ir_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
--register power-up is low

N1_virtual_ir_scan_reg = AMPP_FUNCTION(A1L0, N1L0, Q1_state[0], N1L0);


--N1_clr_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
--register power-up is low

N1_clr_reg = AMPP_FUNCTION(A1L0, N1L0);


--Q1_state[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
--register power-up is low

Q1_state[0] = AMPP_FUNCTION(A1L0, Q1L0);


--Q1_state[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]
--register power-up is low

Q1_state[2] = AMPP_FUNCTION(A1L0, Q1L0);


--Q1_state[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]
--register power-up is low

Q1_state[3] = AMPP_FUNCTION(A1L0, Q1L0);


--Q1_state[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]
--register power-up is low

Q1_state[5] = AMPP_FUNCTION(A1L0, Q1L0);


--Q1_state[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]
--register power-up is low

Q1_state[7] = AMPP_FUNCTION(A1L0, Q1L0);


--Q1_state[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]
--register power-up is low

Q1_state[8] = AMPP_FUNCTION(A1L0, Q1L0);


--Q1_state[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]
--register power-up is low

Q1_state[9] = AMPP_FUNCTION(A1L0, N1L0);


--Q1_state[10] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]
--register power-up is low

Q1_state[10] = AMPP_FUNCTION(A1L0, Q1L0);


--Q1_state[12] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]
--register power-up is low

Q1_state[12] = AMPP_FUNCTION(A1L0, Q1L0);


--Q1_state[14] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]
--register power-up is low

Q1_state[14] = AMPP_FUNCTION(A1L0, Q1L0);


--Q1_state[15] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]
--register power-up is low

Q1_state[15] = AMPP_FUNCTION(A1L0, N1L0);


--N1_irf_reg[1][0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]
--register power-up is low

N1_irf_reg[1][0] = AMPP_FUNCTION(A1L0, N1_irsr_reg[0], !N1_clr_reg, N1L0);


--N1_irf_reg[1][1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]
--register power-up is low

N1_irf_reg[1][1] = AMPP_FUNCTION(A1L0, N1_irsr_reg[1], !N1_clr_reg, N1L0);


--N1_irf_reg[1][2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]
--register power-up is low

N1_irf_reg[1][2] = AMPP_FUNCTION(A1L0, N1_irsr_reg[2], !N1_clr_reg, N1L0);


--N1_irf_reg[1][3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]
--register power-up is low

N1_irf_reg[1][3] = AMPP_FUNCTION(A1L0, N1_irsr_reg[3], !N1_clr_reg, N1L0);


--N1_irf_reg[1][4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]
--register power-up is low

N1_irf_reg[1][4] = AMPP_FUNCTION(A1L0, N1_irsr_reg[4], !N1_clr_reg, N1L0);


--N1_irf_reg[1][5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]
--register power-up is low

N1_irf_reg[1][5] = AMPP_FUNCTION(A1L0, N1_irsr_reg[5], !N1_clr_reg, N1L0);


--N1_irf_reg[1][6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]
--register power-up is low

N1_irf_reg[1][6] = AMPP_FUNCTION(A1L0, N1_irsr_reg[6], !N1_clr_reg, N1L0);


--N1_irf_reg[1][7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]
--register power-up is low

N1_irf_reg[1][7] = AMPP_FUNCTION(A1L0, N1_irsr_reg[7], !N1_clr_reg, N1L0);


--N1_irsr_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]
--register power-up is low

N1_irsr_reg[0] = AMPP_FUNCTION(A1L0, N1L0, !N1_clr_reg, N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0
N1L0 = AMPP_FUNCTION(N1_virtual_ir_scan_reg, N1_irsr_reg[0], Q1_state[3], Q1_state[4]);


--N1_tdo_bypass_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg
--register power-up is low

N1_tdo_bypass_reg = AMPP_FUNCTION(A1L0, N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0
N1L0 = AMPP_FUNCTION(Q1_state[3], Q1_state[4]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1
N1L0 = AMPP_FUNCTION(Q1_state[8], N1L0, N1_tdo_bypass_reg, N1L0);


--N1_irsr_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]
--register power-up is low

N1_irsr_reg[1] = AMPP_FUNCTION(A1L0, N1L0, !N1_clr_reg, N1L0);


--N1_irsr_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]
--register power-up is low

N1_irsr_reg[2] = AMPP_FUNCTION(A1L0, N1L0, !N1_clr_reg, N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2
N1L0 = AMPP_FUNCTION(N1_irsr_reg[1], N1_irsr_reg[0], N1_irsr_reg[2], N1_irsr_reg[8]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3
N1L0 = AMPP_FUNCTION(N1L0, N1L0, N1_tdo_bypass_reg, N1_virtual_ir_scan_reg);


--P1_WORD_SR[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]
--register power-up is low

P1_WORD_SR[0] = AMPP_FUNCTION(A1L0, P1L0, P1L0);


--N1_hub_minor_ver_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]
--register power-up is low

N1_hub_minor_ver_reg[0] = AMPP_FUNCTION(A1L0, N1L0, N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4
N1L0 = AMPP_FUNCTION(N1_irsr_reg[0], N1_irsr_reg[2], N1_design_hash_reg[0], N1_hub_minor_ver_reg[0]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5
N1L0 = AMPP_FUNCTION(P1_WORD_SR[0], N1_irsr_reg[2], N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6
N1L0 = AMPP_FUNCTION(N1_irsr_reg[8], N1_irsr_reg[1], KB1L0, N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7
N1L0 = AMPP_FUNCTION(N1L0, N1L0, N1L0, N1_virtual_ir_scan_reg);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0
N1L0 = AMPP_FUNCTION(A1L0, N1_irsr_reg[8], A1L0, Q1_state[4]);


--N1_hub_mode_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]
--register power-up is low

N1_hub_mode_reg[1] = AMPP_FUNCTION(A1L0, N1L0, !N1_clr_reg);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1
N1L0 = AMPP_FUNCTION(N1L0, A1L0, Q1_state[2], N1_hub_mode_reg[1]);


--N1_virtual_dr_scan_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg
--register power-up is low

N1_virtual_dr_scan_reg = AMPP_FUNCTION(A1L0, N1L0, Q1_state[0], N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0
N1L0 = AMPP_FUNCTION(A1L0, Q1_state[4]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2
N1L0 = AMPP_FUNCTION(N1_virtual_ir_scan_reg, Q1_state[15], N1_virtual_dr_scan_reg, N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1
N1L0 = AMPP_FUNCTION(A1L0, Q1_state[2]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~3
N1L0 = AMPP_FUNCTION(N1L0, N1L0, H1_splitter_nodes_receive_0[3], N1L0);


--N1_jtag_ir_reg[9] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]
--register power-up is low

N1_jtag_ir_reg[9] = AMPP_FUNCTION(A1L0, A1L0, Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[8] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]
--register power-up is low

N1_jtag_ir_reg[8] = AMPP_FUNCTION(A1L0, N1_jtag_ir_reg[9], Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]
--register power-up is low

N1_jtag_ir_reg[7] = AMPP_FUNCTION(A1L0, N1_jtag_ir_reg[8], Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]
--register power-up is low

N1_jtag_ir_reg[6] = AMPP_FUNCTION(A1L0, N1_jtag_ir_reg[7], Q1_state[0], Q1_state[11]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0
N1L0 = AMPP_FUNCTION(N1_jtag_ir_reg[9], N1_jtag_ir_reg[8], N1_jtag_ir_reg[7], N1_jtag_ir_reg[6]);


--N1_jtag_ir_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]
--register power-up is low

N1_jtag_ir_reg[3] = AMPP_FUNCTION(A1L0, N1_jtag_ir_reg[4], Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]
--register power-up is low

N1_jtag_ir_reg[5] = AMPP_FUNCTION(A1L0, N1_jtag_ir_reg[6], Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]
--register power-up is low

N1_jtag_ir_reg[4] = AMPP_FUNCTION(A1L0, N1_jtag_ir_reg[5], Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]
--register power-up is low

N1_jtag_ir_reg[2] = AMPP_FUNCTION(A1L0, N1L0, Q1_state[0], Q1_state[11]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1
N1L0 = AMPP_FUNCTION(N1_jtag_ir_reg[3], N1_jtag_ir_reg[5], N1_jtag_ir_reg[4], N1_jtag_ir_reg[2]);


--N1_jtag_ir_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]
--register power-up is low

N1_jtag_ir_reg[1] = AMPP_FUNCTION(A1L0, N1_jtag_ir_reg[2], Q1_state[0], Q1_state[11]);


--N1_jtag_ir_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]
--register power-up is low

N1_jtag_ir_reg[0] = AMPP_FUNCTION(A1L0, N1L0, Q1_state[0], Q1_state[11]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0
N1L0 = AMPP_FUNCTION(N1L0, N1L0, N1_jtag_ir_reg[1], N1_jtag_ir_reg[0]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0
N1L0 = AMPP_FUNCTION(A1L0, Q1_state[12], Q1_state[14]);


--N1_hub_mode_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
--register power-up is low

N1_hub_mode_reg[2] = AMPP_FUNCTION(A1L0, N1L0, N1_virtual_ir_scan_reg);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0
N1L0 = AMPP_FUNCTION(Q1_state[1], N1_hub_mode_reg[2]);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0
Q1L0 = AMPP_FUNCTION(A1L0, Q1_state[9], Q1_tms_cnt[2], Q1_state[0]);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1
Q1L0 = AMPP_FUNCTION(Q1_state[1], Q1_state[8], Q1_state[15], Q1_state[0]);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2
Q1L0 = AMPP_FUNCTION(A1L0, Q1_state[1], Q1_state[8], Q1_state[15]);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3
Q1L0 = AMPP_FUNCTION(Q1_state[2], A1L0);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4
Q1L0 = AMPP_FUNCTION(Q1_state[3], Q1_state[4], Q1_state[7]);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5
Q1L0 = AMPP_FUNCTION(A1L0, Q1_state[3], Q1_state[4]);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6
Q1L0 = AMPP_FUNCTION(Q1_state[5], Q1_state[6]);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7
Q1L0 = AMPP_FUNCTION(A1L0, Q1_state[6]);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8
Q1L0 = AMPP_FUNCTION(A1L0, Q1_state[5], Q1_state[7]);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9
Q1L0 = AMPP_FUNCTION(Q1_state[9], A1L0);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10
Q1L0 = AMPP_FUNCTION(Q1_state[10], Q1_state[11], Q1_state[14]);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11
Q1L0 = AMPP_FUNCTION(A1L0, Q1_state[10], Q1_state[11]);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12
Q1L0 = AMPP_FUNCTION(Q1_state[12], Q1_state[13]);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13
Q1L0 = AMPP_FUNCTION(A1L0, Q1_state[13]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0
N1L0 = AMPP_FUNCTION(A1L0, N1_virtual_ir_scan_reg, Q1_state[5], Q1_state[7]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0
N1L0 = AMPP_FUNCTION(N1_irsr_reg[8], N1L0);


--N1_irsr_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]
--register power-up is low

N1_irsr_reg[3] = AMPP_FUNCTION(A1L0, N1L0, !N1_clr_reg);


--N1_irsr_reg[4] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]
--register power-up is low

N1_irsr_reg[4] = AMPP_FUNCTION(A1L0, N1L0, !N1_clr_reg, N1L0);


--N1_irsr_reg[5] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]
--register power-up is low

N1_irsr_reg[5] = AMPP_FUNCTION(A1L0, N1L0, !N1_clr_reg, N1L0);


--N1_irsr_reg[6] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]
--register power-up is low

N1_irsr_reg[6] = AMPP_FUNCTION(A1L0, N1L0, !N1_clr_reg, N1L0);


--N1_irsr_reg[7] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]
--register power-up is low

N1_irsr_reg[7] = AMPP_FUNCTION(A1L0, N1L0, !N1_clr_reg, N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0
N1L0 = AMPP_FUNCTION(KB1_is_in_use_reg, N1_irsr_reg[1], Q1_state[3]);


--N1_hub_mode_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]
--register power-up is low

N1_hub_mode_reg[0] = AMPP_FUNCTION(A1L0, N1L0, !N1_clr_reg);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1
N1L0 = AMPP_FUNCTION(N1_irsr_reg[3], N1_irsr_reg[8], N1_hub_mode_reg[0]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2
N1L0 = AMPP_FUNCTION(N1_virtual_ir_scan_reg, N1L0, Q1_state[4], Q1_state[3]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0
N1L0 = AMPP_FUNCTION(A1L0, N1_tdo_bypass_reg, Q1_state[4]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3
N1L0 = AMPP_FUNCTION(KB1_ir_loaded_address_reg[0], N1_irsr_reg[2], Q1_state[3]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4
N1L0 = AMPP_FUNCTION(KB1_ir_loaded_address_reg[1], N1_irsr_reg[3], Q1_state[3]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5
N1L0 = AMPP_FUNCTION(A1L0, N1_irsr_reg[8], Q1_state[4]);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4
P1L0 = AMPP_FUNCTION(P1_word_counter[0], P1_word_counter[2], P1_word_counter[3], Q1_state[4]);


--P1_WORD_SR[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]
--register power-up is low

P1_WORD_SR[1] = AMPP_FUNCTION(A1L0, P1L0, P1L0);


--P1_clear_signal is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal
P1_clear_signal = AMPP_FUNCTION(N1_virtual_ir_scan_reg, Q1_state[8]);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5
P1L0 = AMPP_FUNCTION(P1L0, Q1_state[4], P1_WORD_SR[1], P1_clear_signal);


--N1_hub_info_reg_ena is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena
N1_hub_info_reg_ena = AMPP_FUNCTION(Q1_state[3], Q1_state[4], N1_virtual_dr_scan_reg);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[1], N1_mixer_addr_reg_internal[3], N1_mixer_addr_reg_internal[0], N1_mixer_addr_reg_internal[2]);


--H1_sldfabric_ident_writedata[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]
--register power-up is low

H1_sldfabric_ident_writedata[0] = AMPP_FUNCTION(A1L0, N1_identity_contrib_shift_reg[0], H1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~15
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[1], N1_mixer_addr_reg_internal[3], N1_mixer_addr_reg_internal[0]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~16
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[2], N1_mixer_addr_reg_internal[4], N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0
N1L0 = AMPP_FUNCTION(Q1_state[3], N1_virtual_dr_scan_reg);


--N1_hub_minor_ver_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]
--register power-up is low

N1_hub_minor_ver_reg[1] = AMPP_FUNCTION(A1L0, N1L0, N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0
N1L0 = AMPP_FUNCTION(Q1_state[3], N1_hub_minor_ver_reg[1]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0
N1L0 = AMPP_FUNCTION(N1_irsr_reg[0], N1_irsr_reg[2], N1_irsr_reg[1]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1
N1L0 = AMPP_FUNCTION(N1_irsr_reg[8], N1_virtual_ir_scan_reg, Q1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2
N1L0 = AMPP_FUNCTION(N1_irsr_reg[0], N1_irsr_reg[2], N1_irsr_reg[1], N1_hub_mode_reg[1]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3
N1L0 = AMPP_FUNCTION(N1L0, N1L0, N1_hub_mode_reg[1], N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~2
N1L0 = AMPP_FUNCTION(N1_jtag_ir_reg[1], N1L0, N1L0, N1_jtag_ir_reg[0]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4
N1L0 = AMPP_FUNCTION(N1_irsr_reg[8], N1_hub_mode_reg[1]);


--N1_reset_ena_reg is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg
--register power-up is low

N1_reset_ena_reg = AMPP_FUNCTION(A1L0, N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5
N1L0 = AMPP_FUNCTION(N1L0, N1L0, N1_hub_mode_reg[2], N1_reset_ena_reg);


--Q1_tms_cnt[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]
--register power-up is low

Q1_tms_cnt[0] = AMPP_FUNCTION(A1L0, Q1L0);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0
Q1L0 = AMPP_FUNCTION(Q1_tms_cnt[2], Q1_tms_cnt[0], Q1_tms_cnt[1]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6
N1L0 = AMPP_FUNCTION(N1_irsr_reg[4], N1L0, KB1_ir_loaded_address_reg[2], Q1_state[3]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7
N1L0 = AMPP_FUNCTION(Q1_state[4], Q1_state[3], N1_hub_mode_reg[0]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8
N1L0 = AMPP_FUNCTION(N1_irsr_reg[3], N1_irsr_reg[8], N1L0, Q1_state[3]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9
N1L0 = AMPP_FUNCTION(N1_virtual_ir_scan_reg, N1L0, N1_irsr_reg[3], N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10
N1L0 = AMPP_FUNCTION(KB1_ir_loaded_address_reg[3], N1_irsr_reg[5], Q1_state[3]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11
N1L0 = AMPP_FUNCTION(KB1_ir_loaded_address_reg[4], N1_irsr_reg[6], Q1_state[3]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12
N1L0 = AMPP_FUNCTION(KB1_ir_loaded_address_reg[5], N1_irsr_reg[7], Q1_state[3]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13
N1L0 = AMPP_FUNCTION(KB1_ir_loaded_address_reg[6], N1_irsr_reg[8], Q1_state[3]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~6
N1L0 = AMPP_FUNCTION(N1_irsr_reg[0], N1_irsr_reg[1], N1_irsr_reg[8], N1_irsr_reg[2]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7
N1L0 = AMPP_FUNCTION(N1L0, N1_hub_mode_reg[0], N1L0);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~13
P1L0 = AMPP_FUNCTION(P1_word_counter[0], P1_word_counter[2], P1_word_counter[3], P1_word_counter[4]);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6
P1L0 = AMPP_FUNCTION(P1_word_counter[0], P1_word_counter[4], N1_virtual_ir_scan_reg, Q1_state[8]);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7
P1L0 = AMPP_FUNCTION(P1L0, P1_word_counter[1], Q1_state[4], P1_word_counter[2]);


--P1_WORD_SR[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]
--register power-up is low

P1_WORD_SR[2] = AMPP_FUNCTION(A1L0, P1L0, P1L0);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8
P1L0 = AMPP_FUNCTION(P1L0, Q1_state[4], P1_WORD_SR[2], P1_clear_signal);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17
N1L0 = AMPP_FUNCTION(N1_virtual_ir_scan_reg, Q1_state[8], Q1_state[3], N1_virtual_dr_scan_reg);


--N1_identity_contrib_shift_reg[0] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]
--register power-up is low

N1_identity_contrib_shift_reg[0] = AMPP_FUNCTION(A1L0, N1_identity_contrib_shift_reg[1], N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0
N1L0 = AMPP_FUNCTION(N1_irsr_reg[2], N1_irsr_reg[1], N1_virtual_dr_scan_reg, N1_irsr_reg[0]);


--H1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0
H1L0 = AMPP_FUNCTION(Q1_state[8], N1L0, Q1_state[4], N1_irsr_reg[8]);


--H1_sldfabric_ident_writedata[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]
--register power-up is low

H1_sldfabric_ident_writedata[1] = AMPP_FUNCTION(A1L0, N1_identity_contrib_shift_reg[1], H1L0);


--N1_hub_minor_ver_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]
--register power-up is low

N1_hub_minor_ver_reg[2] = AMPP_FUNCTION(A1L0, N1L0, N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1
N1L0 = AMPP_FUNCTION(N1_hub_minor_ver_reg[2], Q1_state[3]);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1
Q1L0 = AMPP_FUNCTION(A1L0, Q1_tms_cnt[0]);


--Q1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2
Q1L0 = AMPP_FUNCTION(Q1_tms_cnt[0], Q1_tms_cnt[1]);


--P1_WORD_SR[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]
--register power-up is low

P1_WORD_SR[3] = AMPP_FUNCTION(A1L0, P1L0, P1L0);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~9
P1L0 = AMPP_FUNCTION(P1L0, Q1_state[4], P1_WORD_SR[3], P1_clear_signal);


--N1_identity_contrib_shift_reg[1] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]
--register power-up is low

N1_identity_contrib_shift_reg[1] = AMPP_FUNCTION(A1L0, N1_identity_contrib_shift_reg[2], N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1
N1L0 = AMPP_FUNCTION(Q1_state[4], N1L0, N1_irsr_reg[8]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[1], N1_mixer_addr_reg_internal[4], N1_mixer_addr_reg_internal[0], N1_mixer_addr_reg_internal[3]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18
N1L0 = AMPP_FUNCTION(N1L0, N1L0, N1_mixer_addr_reg_internal[2], N1_mixer_addr_reg_internal[4]);


--H1_sldfabric_ident_writedata[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]
--register power-up is low

H1_sldfabric_ident_writedata[2] = AMPP_FUNCTION(A1L0, N1_identity_contrib_shift_reg[2], H1L0);


--N1_hub_minor_ver_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]
--register power-up is low

N1_hub_minor_ver_reg[3] = AMPP_FUNCTION(A1L0, N1L0, N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2
N1L0 = AMPP_FUNCTION(Q1_state[3], N1_hub_minor_ver_reg[3]);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~10
P1L0 = AMPP_FUNCTION(P1_word_counter[2], P1_word_counter[1], P1_word_counter[3], Q1_state[4]);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~11
P1L0 = AMPP_FUNCTION(P1L0, P1_word_counter[0], P1_word_counter[4]);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~12
P1L0 = AMPP_FUNCTION(P1L0, A1L0, Q1_state[4], P1_clear_signal);


--N1_identity_contrib_shift_reg[2] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]
--register power-up is low

N1_identity_contrib_shift_reg[2] = AMPP_FUNCTION(A1L0, N1_identity_contrib_shift_reg[3], N1L0);


--H1_sldfabric_ident_writedata[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]
--register power-up is low

H1_sldfabric_ident_writedata[3] = AMPP_FUNCTION(A1L0, N1_identity_contrib_shift_reg[3], H1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3
N1L0 = AMPP_FUNCTION(A1L0, Q1_state[3]);


--N1_identity_contrib_shift_reg[3] is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]
--register power-up is low

N1_identity_contrib_shift_reg[3] = AMPP_FUNCTION(A1L0, A1L0, N1L0);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~13
P1L0 = AMPP_FUNCTION(Q1_state[3], Q1_state[4], N1_virtual_dr_scan_reg, P1_clear_signal);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~22
P1L0 = AMPP_FUNCTION(N1_virtual_ir_scan_reg, Q1_state[8], P1_word_counter[1], P1L0);


--P1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]~23
P1L0 = AMPP_FUNCTION(Q1_state[3], Q1_state[4], N1_virtual_dr_scan_reg, P1_clear_signal);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~18
N1L0 = AMPP_FUNCTION(N1_virtual_ir_scan_reg, Q1_state[8], N1_mixer_addr_reg_internal[4], N1L0);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[1], N1_mixer_addr_reg_internal[0], N1_mixer_addr_reg_internal[2], N1_mixer_addr_reg_internal[3]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[1], N1L0, N1_mixer_addr_reg_internal[0], N1_mixer_addr_reg_internal[4]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~21
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[3], N1_mixer_addr_reg_internal[0], N1_mixer_addr_reg_internal[4], N1_mixer_addr_reg_internal[2]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[3], N1L0, N1_mixer_addr_reg_internal[0], N1_mixer_addr_reg_internal[1]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[2], N1_mixer_addr_reg_internal[0], N1_mixer_addr_reg_internal[3], N1_mixer_addr_reg_internal[1]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24
N1L0 = AMPP_FUNCTION(N1_mixer_addr_reg_internal[2], N1L0, N1_mixer_addr_reg_internal[0], N1_mixer_addr_reg_internal[4]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0
N1L0 = AMPP_FUNCTION(N1_jtag_ir_reg[3]);


--N1L0 is sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1
N1L0 = AMPP_FUNCTION(N1_jtag_ir_reg[1]);





--A1L0 is outputs[0]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[0]), , , , , , , , , , , , , , , , , );


--outputs[0] is outputs[0]
outputs[0] = OUTPUT();


--A1L0 is outputs[1]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[1]), , , , , , , , , , , , , , , , , );


--outputs[1] is outputs[1]
outputs[1] = OUTPUT();


--A1L0 is outputs[2]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[2]), , , , , , , , , , , , , , , , , );


--outputs[2] is outputs[2]
outputs[2] = OUTPUT();


--A1L0 is outputs[3]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[3]), , , , , , , , , , , , , , , , , );


--outputs[3] is outputs[3]
outputs[3] = OUTPUT();


--A1L0 is outputs[4]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[4]), , , , , , , , , , , , , , , , , );


--outputs[4] is outputs[4]
outputs[4] = OUTPUT();


--A1L0 is outputs[5]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[5]), , , , , , , , , , , , , , , , , );


--outputs[5] is outputs[5]
outputs[5] = OUTPUT();


--A1L0 is outputs[6]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[6]), , , , , , , , , , , , , , , , , );


--outputs[6] is outputs[6]
outputs[6] = OUTPUT();


--A1L0 is outputs[7]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[7]), , , , , , , , , , , , , , , , , );


--outputs[7] is outputs[7]
outputs[7] = OUTPUT();


--A1L0 is outputs[8]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[8]), , , , , , , , , , , , , , , , , );


--outputs[8] is outputs[8]
outputs[8] = OUTPUT();


--A1L0 is outputs[9]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[9]), , , , , , , , , , , , , , , , , );


--outputs[9] is outputs[9]
outputs[9] = OUTPUT();


--A1L0 is outputs[10]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[10]), , , , , , , , , , , , , , , , , );


--outputs[10] is outputs[10]
outputs[10] = OUTPUT();


--A1L0 is outputs[11]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[11]), , , , , , , , , , , , , , , , , );


--outputs[11] is outputs[11]
outputs[11] = OUTPUT();


--A1L0 is outputs[12]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[12]), , , , , , , , , , , , , , , , , );


--outputs[12] is outputs[12]
outputs[12] = OUTPUT();


--A1L0 is outputs[13]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[13]), , , , , , , , , , , , , , , , , );


--outputs[13] is outputs[13]
outputs[13] = OUTPUT();


--A1L0 is outputs[14]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[14]), , , , , , , , , , , , , , , , , );


--outputs[14] is outputs[14]
outputs[14] = OUTPUT();


--A1L0 is outputs[15]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[15]), , , , , , , , , , , , , , , , , );


--outputs[15] is outputs[15]
outputs[15] = OUTPUT();


--A1L0 is outputs[16]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[16]), , , , , , , , , , , , , , , , , );


--outputs[16] is outputs[16]
outputs[16] = OUTPUT();


--A1L0 is outputs[17]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[17]), , , , , , , , , , , , , , , , , );


--outputs[17] is outputs[17]
outputs[17] = OUTPUT();


--A1L0 is outputs[18]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[18]), , , , , , , , , , , , , , , , , );


--outputs[18] is outputs[18]
outputs[18] = OUTPUT();


--A1L0 is outputs[19]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[19]), , , , , , , , , , , , , , , , , );


--outputs[19] is outputs[19]
outputs[19] = OUTPUT();


--A1L0 is outputs[20]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[20]), , , , , , , , , , , , , , , , , );


--outputs[20] is outputs[20]
outputs[20] = OUTPUT();


--A1L0 is outputs[21]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[21]), , , , , , , , , , , , , , , , , );


--outputs[21] is outputs[21]
outputs[21] = OUTPUT();


--A1L0 is outputs[22]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[22]), , , , , , , , , , , , , , , , , );


--outputs[22] is outputs[22]
outputs[22] = OUTPUT();


--A1L0 is outputs[23]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[23]), , , , , , , , , , , , , , , , , );


--outputs[23] is outputs[23]
outputs[23] = OUTPUT();


--A1L0 is outputs[24]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[24]), , , , , , , , , , , , , , , , , );


--outputs[24] is outputs[24]
outputs[24] = OUTPUT();


--A1L0 is outputs[25]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[25]), , , , , , , , , , , , , , , , , );


--outputs[25] is outputs[25]
outputs[25] = OUTPUT();


--A1L0 is outputs[26]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[26]), , , , , , , , , , , , , , , , , );


--outputs[26] is outputs[26]
outputs[26] = OUTPUT();


--A1L0 is outputs[27]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[27]), , , , , , , , , , , , , , , , , );


--outputs[27] is outputs[27]
outputs[27] = OUTPUT();


--A1L0 is outputs[28]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[28]), , , , , , , , , , , , , , , , , );


--outputs[28] is outputs[28]
outputs[28] = OUTPUT();


--A1L0 is outputs[29]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[29]), , , , , , , , , , , , , , , , , );


--outputs[29] is outputs[29]
outputs[29] = OUTPUT();


--A1L0 is outputs[30]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[30]), , , , , , , , , , , , , , , , , );


--outputs[30] is outputs[30]
outputs[30] = OUTPUT();


--A1L0 is outputs[31]~output
A1L0 = OUTPUT_BUFFER.O(.I(V1_sigout[31]), , , , , , , , , , , , , , , , , );


--outputs[31] is outputs[31]
outputs[31] = OUTPUT();


--A1L0 is clk~input
A1L0 = INPUT_BUFFER(.I(clk), , );


--clk is clk
clk = INPUT();


--A1L0 is reset~input
A1L0 = INPUT_BUFFER(.I(reset), , );


--reset is reset
reset = INPUT();


--A1L0 is input_sw[4]~input
A1L0 = INPUT_BUFFER(.I(input_sw[4]), , );


--input_sw[4] is input_sw[4]
input_sw[4] = INPUT();


--A1L0 is inport_en~input
A1L0 = INPUT_BUFFER(.I(inport_en), , );


--inport_en is inport_en
inport_en = INPUT();


--A1L0 is input_sw[9]~input
A1L0 = INPUT_BUFFER(.I(input_sw[9]), , );


--input_sw[9] is input_sw[9]
input_sw[9] = INPUT();


--A1L0 is input_sw[1]~input
A1L0 = INPUT_BUFFER(.I(input_sw[1]), , );


--input_sw[1] is input_sw[1]
input_sw[1] = INPUT();


--A1L0 is input_sw[0]~input
A1L0 = INPUT_BUFFER(.I(input_sw[0]), , );


--input_sw[0] is input_sw[0]
input_sw[0] = INPUT();


--A1L0 is input_sw[2]~input
A1L0 = INPUT_BUFFER(.I(input_sw[2]), , );


--input_sw[2] is input_sw[2]
input_sw[2] = INPUT();


--A1L0 is input_sw[5]~input
A1L0 = INPUT_BUFFER(.I(input_sw[5]), , );


--input_sw[5] is input_sw[5]
input_sw[5] = INPUT();


--A1L0 is input_sw[3]~input
A1L0 = INPUT_BUFFER(.I(input_sw[3]), , );


--input_sw[3] is input_sw[3]
input_sw[3] = INPUT();


--A1L0 is input_sw[7]~input
A1L0 = INPUT_BUFFER(.I(input_sw[7]), , );


--input_sw[7] is input_sw[7]
input_sw[7] = INPUT();


--A1L0 is input_sw[6]~input
A1L0 = INPUT_BUFFER(.I(input_sw[6]), , );


--input_sw[6] is input_sw[6]
input_sw[6] = INPUT();


--A1L0 is input_sw[8]~input
A1L0 = INPUT_BUFFER(.I(input_sw[8]), , );


--input_sw[8] is input_sw[8]
input_sw[8] = INPUT();










