// Seed: 495914184
module module_0 (
    output wand id_0,
    output supply0 id_1,
    input tri0 id_2,
    output tri1 id_3
);
  wire id_5;
  always @(posedge -1) begin : LABEL_0
    {-1 == 1, 1'h0} = 1;
  end
  assign id_1 = -1 ? id_5 : ~id_2;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    inout wand id_5
);
  logic id_7;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
