<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ESC FilterWheel Fpga Source: UartRxFifoParity.vhd Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="UASAL Logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ESC FilterWheel Fpga Source
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('UartRxFifoParity_8vhd_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">UartRxFifoParity.vhd</div>  </div>
</div><!--header-->
<div class="contents">
<a href="UartRxFifoParity_8vhd.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">--           Copyright (c) by Franks Development, LLC</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">-- This software is copyrighted by and is the sole property of Franks</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">-- Development, LLC. All rights, title, ownership, or other interests</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">-- in the software remain the property of Franks Development, LLC. This</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">-- software may only be used in accordance with the corresponding</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">-- license agreement.  Any unauthorized use, duplication, transmission,</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">-- distribution, or disclosure of this software is expressly forbidden.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">-- This Copyright notice may not be removed or modified without prior</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">-- written consent of Franks Development, LLC.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">-- Franks Development, LLC. reserves the right to modify this software</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">-- without notice.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">-- Franks Development, LLC            support@franks-development.com</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">-- 500 N. Bahamas Dr. #101           http:--www.franks-development.com</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">-- Tucson, AZ 85710</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">-- USA</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">-- Permission granted for perpetual non-exclusive end-use by the University of Arizona August 1, 2020</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">--</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">--------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">--UartRxFifoParity: a uart reciever with clocks and such built-in</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">--------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#ae4f03c286607f3181e16b9aa12d0c6d4">   29</a></span>&#160;<span class="vhdlkeyword">library </span><span class="keywordflow">IEEE</span>;</div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#aa4b2b25246a821511120e3149b003563">   30</a></span>&#160;<span class="vhdlkeyword">use </span>IEEE.STD_LOGIC_1164.<span class="keywordflow">ALL</span>;</div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#a241c3e72dd8024cc8ae831b1b2aed7db">   31</a></span>&#160;<span class="vhdlkeyword">use </span>IEEE.STD_LOGIC_UNSIGNED.<span class="keywordflow">ALL</span>;</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#ae00f3f04545af57582ff10609eee23e2">   32</a></span>&#160;<span class="vhdlkeyword">use </span>IEEE.NUMERIC_STD.<span class="keywordflow">all</span>;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html">   34</a></span>&#160;<span class="keywordflow">entity </span><a class="code" href="classUartRxFifoParity.html">UartRxFifoParity</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    <span class="keywordflow">generic</span> </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#a13532f1a9701a608b985c541521180e3">   37</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classUartRxFifoParity.html#a13532f1a9701a608b985c541521180e3">UART_CLOCK_FREQHZ</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">14745600</span>;</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#a345e23b2e8ad6c56e4ce74436a8d8d12">   38</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classUartRxFifoParity.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic"></span><span class="vhdllogic">10</span>;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        <span class="vhdlchar"><a class="code" href="classUartRxFifoParity.html#a3dbb09c145cedf8af254668ddfb32c77">BAUDRATE</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">natural</span> <span class="vhdlchar">:=</span> <span class="vhdllogic">38400--</span>;</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#a3dbb09c145cedf8af254668ddfb32c77">   40</a></span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    <span class="keywordflow">port</span> </div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="vhdlchar">(</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">        --Outside world:</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#a50da91b765765ac486df1b41692e962f">   44</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classUartRxFifoParity.html#a50da91b765765ac486df1b41692e962f">clk</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#ad9bf1a9863005e8400f2f96516d444bd">   45</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classUartRxFifoParity.html#ad9bf1a9863005e8400f2f96516d444bd">uclk</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#ae106f17a2b73445119c8eb039d3e102e">   46</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classUartRxFifoParity.html#ae106f17a2b73445119c8eb039d3e102e">rst</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">        --External (async) uart data input pin</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#aa7cc00deb1e4ed71d2ab231d3463f9a7">   49</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classUartRxFifoParity.html#aa7cc00deb1e4ed71d2ab231d3463f9a7">Rxd</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">        --Read from fifo:</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#a7457996d5c70b65766f93a6173d561d4">   52</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classUartRxFifoParity.html#a7457996d5c70b65766f93a6173d561d4">ReadFifo</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#a9eda2f87192e1be4a27d4b5799f849dc">   53</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classUartRxFifoParity.html#a9eda2f87192e1be4a27d4b5799f849dc">FifoReadAck</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#a683b15caea3a10b322198237b7257112">   54</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classUartRxFifoParity.html#a683b15caea3a10b322198237b7257112">FifoReadData</a></span> <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">        --Fifo status:</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#a45c993ae8c6f29e2fad435f5331188b8">   57</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classUartRxFifoParity.html#a45c993ae8c6f29e2fad435f5331188b8">FifoFull</a></span>    <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#a1be59dff9e26ebae9640d20ea74228de">   58</a></span>&#160;        <span class="vhdlchar"><a class="code" href="classUartRxFifoParity.html#a1be59dff9e26ebae9640d20ea74228de">FifoEmpty</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        <span class="vhdlchar"><a class="code" href="classUartRxFifoParity.html#a8cb749208284211073cfdcfcfc6c4f18">FifoCount</a></span>   <span class="vhdlchar">:</span> <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdlchar"><a class="code" href="classUartRxFifoParity.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a></span> <span class="vhdlchar">-</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="comment">--;       </span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classUartRxFifoParity.html#a8cb749208284211073cfdcfcfc6c4f18">   60</a></span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keywordflow">end</span> <a class="code" href="classUartRxFifoParity.html">UartRxFifoParity</a>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160; </div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html">   63</a></span>&#160;<span class="keywordflow">architecture</span> <a class="code" href="classUartRxFifoParity_1_1implementation.html">implementation</a> <span class="keywordflow">of</span> <a class="code" href="classUartRxFifoParity.html">UartRxFifoParity</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html#ad60196fb461e8a9b57fe678f31b93b1e">   65</a></span>&#160;        <span class="keywordflow">component</span> <a class="code" href="classIBufP2Ports.html">IBufP2Ports</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        <span class="keywordflow">port</span> </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        (</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;            <a class="code" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;            <a class="code" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;            <a class="code" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        );</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html#a40230d1eabbeb02dc89dc66911451995">   74</a></span>&#160;        <span class="keywordflow">component</span> <a class="code" href="classClockDividerPorts.html">ClockDividerPorts</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <span class="keywordflow">generic</span> </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        (</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            <a class="code" href="classClockDividerPorts.html#a41e05e1c3eb6da619fd2f4a7355698f5">CLOCK_DIVIDER</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">10</span>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;            <a class="code" href="classClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">DIVOUT_RST_STATE</a> : <span class="keywordtype">std_logic</span> := &#39;<span class="vhdllogic"></span><span class="vhdllogic">0</span>&#39;<span class="comment">--;</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        );</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <span class="keywordflow">port</span> </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        (       </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;            <a class="code" href="classClockDividerPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            <a class="code" href="classClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            <a class="code" href="classClockDividerPorts.html#aabe699609079c4f4a218ff975c750ce3">div</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        );</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        </div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html#acc0c135c9bbb0394687cba7664ad3a20">   88</a></span>&#160;        <span class="keywordflow">component</span> <a class="code" href="classgated__fifo.html">gated_fifo</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <span class="keywordflow">generic</span> </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        (</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            <a class="code" href="classgated__fifo.html#af8959cb6855d5820822fbaf9866d9436">WIDTH_BITS</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">32</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;            <a class="code" href="classgated__fifo.html#ac65353bbb8c41279b3fef9227dd1d2fb">DEPTH_BITS</a> : <span class="keywordtype">natural</span> := <span class="vhdllogic"></span><span class="vhdllogic">9</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        );</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordflow">port</span> </div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        (</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            <a class="code" href="classgated__fifo.html#a50da91b765765ac486df1b41692e962f">clk</a>     : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;            <a class="code" href="classgated__fifo.html#ae106f17a2b73445119c8eb039d3e102e">rst</a>     : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;            <a class="code" href="classgated__fifo.html#ab194ee5047501759a404107f365c8078">wone_i</a>  : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;            <a class="code" href="classgated__fifo.html#a070ecd829df6f43d0bbe876fb8e15346">data_i</a>  : <span class="keywordflow">in</span> <span class="keywordtype">std_logic_vector</span>(<a class="code" href="classgated__fifo.html#af8959cb6855d5820822fbaf9866d9436">WIDTH_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            <a class="code" href="classgated__fifo.html#a3a32da06730b2c9089683a162000c2d2">rone_i</a>  : <span class="keywordflow">in</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;            <a class="code" href="classgated__fifo.html#a69a1cf4fd9595722f9c4c41bdd5151ca">full_o</a>  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            <a class="code" href="classgated__fifo.html#a41de25d70e64b99a1d1d818a22a3ead5">empty_o</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;            <a class="code" href="classgated__fifo.html#a85a04259af33f9397a40df89d4fea924">data_o</a>  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<a class="code" href="classgated__fifo.html#af8959cb6855d5820822fbaf9866d9436">WIDTH_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            <a class="code" href="classgated__fifo.html#a3a2df1265c7512041d90a74008c0e6a4">count_o</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<a class="code" href="classgated__fifo.html#ac65353bbb8c41279b3fef9227dd1d2fb">DEPTH_BITS</a><span class="keyword"> -</span> <span class="vhdllogic"></span><span class="vhdllogic">1</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>);</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            <a class="code" href="classgated__fifo.html#ad3a516a6354812c41508a132e31da0dd">r_ack</a> : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span><span class="comment">--;</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        );</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html#a2b3dcc52b315db36216a493d502e0b18">  109</a></span>&#160;        <span class="keywordflow">component</span> <a class="code" href="classUartRxParity.html">UartRxParity</a> <span class="keywordflow">is</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <span class="keywordflow">port</span> </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        (</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;            <a class="code" href="classUartRxParity.html#a0f7913363de2a39e4759bc998d63a1ed">Clk</a>    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;  <span class="comment">-- system clock signal</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            <a class="code" href="classUartRxParity.html#aa43f833956308f3809ed9e34cbd3bd1c">Reset</a>  : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;  <span class="comment">-- Reset input</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;            <a class="code" href="classUartRxParity.html#a8f90add8d2e5da847dd56aa1f81a4b80">Enable</a> : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;  <span class="comment">-- Enable input</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <a class="code" href="classUartRxParity.html#a3188fac112e27d8c99385489255befa8">RxD</a>    : <span class="keywordflow">in</span>  <span class="keywordtype">std_logic</span>;  <span class="comment">-- RS-232 data input</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            <a class="code" href="classUartRxParity.html#ab760f033d155b680b122dd67540f5e06">RxAv</a>   : <span class="keywordflow">out</span> <span class="keywordtype">std_logic</span>;  <span class="comment">-- Byte available</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            <a class="code" href="classUartRxParity.html#a4c0f879f9dc02e99dde2aaa4d55a2515">DataO</a>  : <span class="keywordflow">out</span> <span class="keywordtype">std_logic_vector</span>(<span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span>)<span class="comment">--; -- Byte received</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        );</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keywordflow">end</span> <span class="keywordflow">component</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html#a12392aacbd71f634bd26077cb3cc703a">  121</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classUartRxFifoParity_1_1implementation.html#a12392aacbd71f634bd26077cb3cc703a">UartBaudClkx16</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --UartRx needs a clock at baud * 16</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html#a5449db1c8ac49da34a2cb2d9a465270f">  122</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classUartRxFifoParity_1_1implementation.html#a5449db1c8ac49da34a2cb2d9a465270f">Rxd_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --Sync Rxd to clock domain</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html#ab51e217a0f89733090c337552495581e">  123</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classUartRxFifoParity_1_1implementation.html#ab51e217a0f89733090c337552495581e">RxComplete</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --Just got a byte</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html#a23f02c7496ad0ccb0d7d3681155c4433">  124</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classUartRxFifoParity_1_1implementation.html#a23f02c7496ad0ccb0d7d3681155c4433">RxData</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic_vector</span><span class="vhdlchar">(</span><span class="vhdllogic"></span><span class="vhdllogic">7</span> <span class="keywordflow">downto</span> <span class="vhdllogic"></span><span class="vhdllogic">0</span><span class="vhdlchar">)</span>;<span class="comment"> --The byte we just got        </span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html#a10169ec4e299c50202863dbea4f21ca1">  125</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classUartRxFifoParity_1_1implementation.html#a10169ec4e299c50202863dbea4f21ca1">ReadFifo_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --Sync ReadFifo to clock domain</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html#ad51f79be7647d59b6bda38031e91d31f">  126</a></span>&#160;    <span class="keywordflow">signal</span> <span class="vhdlchar"><a class="code" href="classUartRxFifoParity_1_1implementation.html#ad51f79be7647d59b6bda38031e91d31f">WriteFifo_i</a></span> <span class="vhdlchar">:</span> <span class="keywordtype">std_logic</span>;<span class="comment"> --Sync WriteFifo to clock domain    </span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="vhdlkeyword">begin</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">    --uart needs baud*16 for it to work, this just makes one...</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    UartClkDiv : <a class="code" href="classClockDividerPorts.html">ClockDividerPorts</a></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    (</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        <a class="code" href="classClockDividerPorts.html#a41e05e1c3eb6da619fd2f4a7355698f5">CLOCK_DIVIDER</a> =&gt; <span class="keywordtype">natural</span><span class="vhdlchar">(</span><span class="vhdlchar">(</span><span class="keywordtype">real</span><span class="vhdlchar">(</span><a class="code" href="classUartRxFifoParity.html#a13532f1a9701a608b985c541521180e3">UART_CLOCK_FREQHZ</a><span class="vhdlchar">)</span> / <span class="vhdlchar">(</span> <span class="keywordtype">real</span><span class="vhdlchar">(</span><a class="code" href="classUartRxFifoParity.html#a3dbb09c145cedf8af254668ddfb32c77">BAUDRATE</a><span class="vhdlchar">)</span> * <span class="vhdllogic">16</span>.<span class="vhdllogic">0</span><span class="vhdlchar">)</span><span class="vhdlchar">)</span> + <span class="vhdllogic">0</span>.<span class="vhdllogic">5</span><span class="vhdlchar">)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="vhdlchar">)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    (</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <a class="code" href="classClockDividerPorts.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code" href="classUartRxFifoParity.html#ad9bf1a9863005e8400f2f96516d444bd">uclk</a>,</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <a class="code" href="classClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code" href="classUartRxFifoParity.html#ae106f17a2b73445119c8eb039d3e102e">rst</a>,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <a class="code" href="classClockDividerPorts.html#aabe699609079c4f4a218ff975c750ce3">div</a> =&gt; <a class="code" href="classUartRxFifoParity_1_1implementation.html#a12392aacbd71f634bd26077cb3cc703a">UartBaudClkx16</a></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html#a09bb16d8e7eaa471b6f3bf142d0397a6">  141</a></span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">    --Just sync the Txd to the UartClock</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    ClkSyncRxd : <a class="code" href="classIBufP2Ports.html">IBufP2Ports</a></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    (</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <a class="code" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code" href="classUartRxFifoParity_1_1implementation.html#a12392aacbd71f634bd26077cb3cc703a">UartBaudClkx16</a>,</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <a class="code" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code" href="classUartRxFifoParity.html#aa7cc00deb1e4ed71d2ab231d3463f9a7">Rxd</a>,</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        <a class="code" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code" href="classUartRxFifoParity_1_1implementation.html#a5449db1c8ac49da34a2cb2d9a465270f">Rxd_i</a></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html#a48cc7022cc5c1038d34e819444692033">  150</a></span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">    --~ --Just sync the Txd to the UartClock</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">    --~ ClkSyncRead : IBufP2Ports</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">    --~ port map</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">    --~ (</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">        --~ clk =&gt; clk,</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">        --~ I =&gt; ReadFifo,</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">        --~ O =&gt; ReadFifo_i</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">    --~ );</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="vhdlchar"><a class="code" href="classUartRxFifoParity_1_1implementation.html#a10169ec4e299c50202863dbea4f21ca1">ReadFifo_i</a></span> <span class="vhdlchar">&lt;=</span> <span class="vhdlchar"><a class="code" href="classUartRxFifoParity.html#a7457996d5c70b65766f93a6173d561d4">ReadFifo</a></span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">    --The actual uart; decodes serial port data into a buffer</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    Uart : <a class="code" href="classUartRxParity.html">UartRxParity</a></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    (</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        <a class="code" href="classUartRxParity.html#a0f7913363de2a39e4759bc998d63a1ed">Clk</a> =&gt; <a class="code" href="classUartRxFifoParity_1_1implementation.html#a12392aacbd71f634bd26077cb3cc703a">UartBaudClkx16</a>,</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <a class="code" href="classUartRxParity.html#aa43f833956308f3809ed9e34cbd3bd1c">Reset</a> =&gt; <a class="code" href="classUartRxFifoParity.html#ae106f17a2b73445119c8eb039d3e102e">rst</a>,</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <a class="code" href="classUartRxParity.html#a8f90add8d2e5da847dd56aa1f81a4b80">Enable</a> =&gt; &#39;1&#39;,</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        <a class="code" href="classUartRxParity.html#a3188fac112e27d8c99385489255befa8">RxD</a> =&gt; <a class="code" href="classUartRxFifoParity_1_1implementation.html#a5449db1c8ac49da34a2cb2d9a465270f">Rxd_i</a>,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <a class="code" href="classUartRxParity.html#ab760f033d155b680b122dd67540f5e06">RxAv</a>  =&gt; <a class="code" href="classUartRxFifoParity_1_1implementation.html#ab51e217a0f89733090c337552495581e">RxComplete</a>,</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        <a class="code" href="classUartRxParity.html#a4c0f879f9dc02e99dde2aaa4d55a2515">DataO</a> =&gt; <a class="code" href="classUartRxFifoParity_1_1implementation.html#a23f02c7496ad0ccb0d7d3681155c4433">RxData</a><span class="comment">--,</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html#a169d0b4cc1e83e6cfd48bb4d8fb324fd">  172</a></span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    </div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">    --Just sync the fifo write from the usbclk to the MasterClock</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    ClkSyncWrite : <a class="code" href="classIBufP2Ports.html">IBufP2Ports</a></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    (</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        <a class="code" href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code" href="classUartRxFifoParity.html#a50da91b765765ac486df1b41692e962f">clk</a>,</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <a class="code" href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">I</a> =&gt; <a class="code" href="classUartRxFifoParity_1_1implementation.html#ab51e217a0f89733090c337552495581e">RxComplete</a>,</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <a class="code" href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">O</a> =&gt; <a class="code" href="classUartRxFifoParity_1_1implementation.html#ad51f79be7647d59b6bda38031e91d31f">WriteFifo_i</a></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html#abff5efd1fe62a10f64a18930731901be">  181</a></span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">    --Fifo holds bytes after we get them</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    UartFifo : <a class="code" href="classgated__fifo.html">gated_fifo</a></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordflow">generic</span> <span class="keywordflow">map</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    (</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <a class="code" href="classgated__fifo.html#af8959cb6855d5820822fbaf9866d9436">WIDTH_BITS</a> =&gt; <span class="vhdllogic">8</span>,</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <a class="code" href="classgated__fifo.html#ac65353bbb8c41279b3fef9227dd1d2fb">DEPTH_BITS</a> =&gt; <a class="code" href="classUartRxFifoParity.html#a345e23b2e8ad6c56e4ce74436a8d8d12">FIFO_BITS</a><span class="comment">--,</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="vhdlchar">)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordflow">port</span> <span class="keywordflow">map</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    (</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <a class="code" href="classgated__fifo.html#a50da91b765765ac486df1b41692e962f">clk</a> =&gt; <a class="code" href="classUartRxFifoParity.html#a50da91b765765ac486df1b41692e962f">clk</a>,</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        <a class="code" href="classgated__fifo.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> =&gt; <a class="code" href="classUartRxFifoParity.html#ae106f17a2b73445119c8eb039d3e102e">rst</a>,</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <a class="code" href="classgated__fifo.html#ab194ee5047501759a404107f365c8078">wone_i</a> =&gt; <a class="code" href="classUartRxFifoParity_1_1implementation.html#ad51f79be7647d59b6bda38031e91d31f">WriteFifo_i</a>,</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <a class="code" href="classgated__fifo.html#a070ecd829df6f43d0bbe876fb8e15346">data_i</a> =&gt; <a class="code" href="classUartRxFifoParity_1_1implementation.html#a23f02c7496ad0ccb0d7d3681155c4433">RxData</a>,</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <a class="code" href="classgated__fifo.html#a69a1cf4fd9595722f9c4c41bdd5151ca">full_o</a> =&gt; <a class="code" href="classUartRxFifoParity.html#a45c993ae8c6f29e2fad435f5331188b8">FifoFull</a>,</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        <a class="code" href="classgated__fifo.html#a41de25d70e64b99a1d1d818a22a3ead5">empty_o</a> =&gt; <a class="code" href="classUartRxFifoParity.html#a1be59dff9e26ebae9640d20ea74228de">FifoEmpty</a>,</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        <a class="code" href="classgated__fifo.html#a3a2df1265c7512041d90a74008c0e6a4">count_o</a> =&gt; <a class="code" href="classUartRxFifoParity.html#a8cb749208284211073cfdcfcfc6c4f18">FifoCount</a>,</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        <a class="code" href="classgated__fifo.html#a3a32da06730b2c9089683a162000c2d2">rone_i</a> =&gt; <a class="code" href="classUartRxFifoParity_1_1implementation.html#a10169ec4e299c50202863dbea4f21ca1">ReadFifo_i</a>,</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <a class="code" href="classgated__fifo.html#ad3a516a6354812c41508a132e31da0dd">r_ack</a> =&gt; <a class="code" href="classUartRxFifoParity.html#a9eda2f87192e1be4a27d4b5799f849dc">FifoReadAck</a>,</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <a class="code" href="classgated__fifo.html#a85a04259af33f9397a40df89d4fea924">data_o</a> =&gt; <a class="code" href="classUartRxFifoParity.html#a683b15caea3a10b322198237b7257112">FifoReadData</a><span class="comment">--,</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="classUartRxFifoParity_1_1implementation.html#aed2968b7907a470914ee4992aac4869d">  202</a></span>&#160;    <span class="vhdlchar">)</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keywordflow">end</span> implementation;</div>
<div class="ttc" id="aclassClockDividerPorts_html"><div class="ttname"><a href="classClockDividerPorts.html">ClockDividerPorts</a></div><div class="ttdef"><b>Definition:</b> <a href="ClockDivider_8vhd_source.html#l00030">ClockDivider.vhd:30</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html_a3b8e4034d77aecc179eaa754227e27b4"><div class="ttname"><a href="classClockDividerPorts.html#a3b8e4034d77aecc179eaa754227e27b4">ClockDividerPorts.DIVOUT_RST_STATE</a></div><div class="ttdeci">DIVOUT_RST_STATE std_logic := '0'</div><div class="ttdef"><b>Definition:</b> <a href="ClockDivider_8vhd_source.html#l00034">ClockDivider.vhd:34</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html_a41e05e1c3eb6da619fd2f4a7355698f5"><div class="ttname"><a href="classClockDividerPorts.html#a41e05e1c3eb6da619fd2f4a7355698f5">ClockDividerPorts.CLOCK_DIVIDER</a></div><div class="ttdeci">CLOCK_DIVIDER natural := 10</div><div class="ttdef"><b>Definition:</b> <a href="ClockDivider_8vhd_source.html#l00032">ClockDivider.vhd:32</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classClockDividerPorts.html#a50da91b765765ac486df1b41692e962f">ClockDividerPorts.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition:</b> <a href="ClockDivider_8vhd_source.html#l00037">ClockDivider.vhd:37</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html_aabe699609079c4f4a218ff975c750ce3"><div class="ttname"><a href="classClockDividerPorts.html#aabe699609079c4f4a218ff975c750ce3">ClockDividerPorts.div</a></div><div class="ttdeci">out div std_logic </div><div class="ttdef"><b>Definition:</b> <a href="ClockDivider_8vhd_source.html#l00040">ClockDivider.vhd:40</a></div></div>
<div class="ttc" id="aclassClockDividerPorts_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classClockDividerPorts.html#ae106f17a2b73445119c8eb039d3e102e">ClockDividerPorts.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition:</b> <a href="ClockDivider_8vhd_source.html#l00038">ClockDivider.vhd:38</a></div></div>
<div class="ttc" id="aclassIBufP2Ports_html"><div class="ttname"><a href="classIBufP2Ports.html">IBufP2Ports</a></div><div class="ttdef"><b>Definition:</b> <a href="IBufP2_8vhd_source.html#l00030">IBufP2.vhd:30</a></div></div>
<div class="ttc" id="aclassIBufP2Ports_html_a3f039dc652aa87dcfd27466632b46f9e"><div class="ttname"><a href="classIBufP2Ports.html#a3f039dc652aa87dcfd27466632b46f9e">IBufP2Ports.I</a></div><div class="ttdeci">in I std_logic </div><div class="ttdef"><b>Definition:</b> <a href="IBufP2_8vhd_source.html#l00033">IBufP2.vhd:33</a></div></div>
<div class="ttc" id="aclassIBufP2Ports_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classIBufP2Ports.html#a50da91b765765ac486df1b41692e962f">IBufP2Ports.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition:</b> <a href="IBufP2_8vhd_source.html#l00032">IBufP2.vhd:32</a></div></div>
<div class="ttc" id="aclassIBufP2Ports_html_ab89355c345ee51203fa0ebedb3789df7"><div class="ttname"><a href="classIBufP2Ports.html#ab89355c345ee51203fa0ebedb3789df7">IBufP2Ports.O</a></div><div class="ttdeci">out O std_logic </div><div class="ttdef"><b>Definition:</b> <a href="IBufP2_8vhd_source.html#l00035">IBufP2.vhd:35</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_1_1implementation_html"><div class="ttname"><a href="classUartRxFifoParity_1_1implementation.html">UartRxFifoParity.implementation</a></div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00063">UartRxFifoParity.vhd:63</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_1_1implementation_html_a10169ec4e299c50202863dbea4f21ca1"><div class="ttname"><a href="classUartRxFifoParity_1_1implementation.html#a10169ec4e299c50202863dbea4f21ca1">UartRxFifoParity.implementation.ReadFifo_i</a></div><div class="ttdeci">std_logic ReadFifo_i</div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00125">UartRxFifoParity.vhd:125</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_1_1implementation_html_a12392aacbd71f634bd26077cb3cc703a"><div class="ttname"><a href="classUartRxFifoParity_1_1implementation.html#a12392aacbd71f634bd26077cb3cc703a">UartRxFifoParity.implementation.UartBaudClkx16</a></div><div class="ttdeci">std_logic UartBaudClkx16</div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00121">UartRxFifoParity.vhd:121</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_1_1implementation_html_a23f02c7496ad0ccb0d7d3681155c4433"><div class="ttname"><a href="classUartRxFifoParity_1_1implementation.html#a23f02c7496ad0ccb0d7d3681155c4433">UartRxFifoParity.implementation.RxData</a></div><div class="ttdeci">std_logic_vector( 7 downto  0) RxData</div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00124">UartRxFifoParity.vhd:124</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_1_1implementation_html_a5449db1c8ac49da34a2cb2d9a465270f"><div class="ttname"><a href="classUartRxFifoParity_1_1implementation.html#a5449db1c8ac49da34a2cb2d9a465270f">UartRxFifoParity.implementation.Rxd_i</a></div><div class="ttdeci">std_logic Rxd_i</div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00122">UartRxFifoParity.vhd:122</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_1_1implementation_html_ab51e217a0f89733090c337552495581e"><div class="ttname"><a href="classUartRxFifoParity_1_1implementation.html#ab51e217a0f89733090c337552495581e">UartRxFifoParity.implementation.RxComplete</a></div><div class="ttdeci">std_logic RxComplete</div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00123">UartRxFifoParity.vhd:123</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_1_1implementation_html_ad51f79be7647d59b6bda38031e91d31f"><div class="ttname"><a href="classUartRxFifoParity_1_1implementation.html#ad51f79be7647d59b6bda38031e91d31f">UartRxFifoParity.implementation.WriteFifo_i</a></div><div class="ttdeci">std_logic WriteFifo_i</div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00126">UartRxFifoParity.vhd:126</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_html"><div class="ttname"><a href="classUartRxFifoParity.html">UartRxFifoParity</a></div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00034">UartRxFifoParity.vhd:34</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_html_a13532f1a9701a608b985c541521180e3"><div class="ttname"><a href="classUartRxFifoParity.html#a13532f1a9701a608b985c541521180e3">UartRxFifoParity.UART_CLOCK_FREQHZ</a></div><div class="ttdeci">UART_CLOCK_FREQHZ natural := 14745600</div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00037">UartRxFifoParity.vhd:37</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_html_a1be59dff9e26ebae9640d20ea74228de"><div class="ttname"><a href="classUartRxFifoParity.html#a1be59dff9e26ebae9640d20ea74228de">UartRxFifoParity.FifoEmpty</a></div><div class="ttdeci">out FifoEmpty std_logic </div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00058">UartRxFifoParity.vhd:58</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_html_a345e23b2e8ad6c56e4ce74436a8d8d12"><div class="ttname"><a href="classUartRxFifoParity.html#a345e23b2e8ad6c56e4ce74436a8d8d12">UartRxFifoParity.FIFO_BITS</a></div><div class="ttdeci">FIFO_BITS natural := 10</div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00038">UartRxFifoParity.vhd:38</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_html_a3dbb09c145cedf8af254668ddfb32c77"><div class="ttname"><a href="classUartRxFifoParity.html#a3dbb09c145cedf8af254668ddfb32c77">UartRxFifoParity.BAUDRATE</a></div><div class="ttdeci">BAUDRATE natural := 38400</div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00040">UartRxFifoParity.vhd:40</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_html_a45c993ae8c6f29e2fad435f5331188b8"><div class="ttname"><a href="classUartRxFifoParity.html#a45c993ae8c6f29e2fad435f5331188b8">UartRxFifoParity.FifoFull</a></div><div class="ttdeci">out FifoFull std_logic </div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00057">UartRxFifoParity.vhd:57</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classUartRxFifoParity.html#a50da91b765765ac486df1b41692e962f">UartRxFifoParity.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00044">UartRxFifoParity.vhd:44</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_html_a683b15caea3a10b322198237b7257112"><div class="ttname"><a href="classUartRxFifoParity.html#a683b15caea3a10b322198237b7257112">UartRxFifoParity.FifoReadData</a></div><div class="ttdeci">out FifoReadData std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00054">UartRxFifoParity.vhd:54</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_html_a7457996d5c70b65766f93a6173d561d4"><div class="ttname"><a href="classUartRxFifoParity.html#a7457996d5c70b65766f93a6173d561d4">UartRxFifoParity.ReadFifo</a></div><div class="ttdeci">in ReadFifo std_logic </div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00052">UartRxFifoParity.vhd:52</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_html_a8cb749208284211073cfdcfcfc6c4f18"><div class="ttname"><a href="classUartRxFifoParity.html#a8cb749208284211073cfdcfcfc6c4f18">UartRxFifoParity.FifoCount</a></div><div class="ttdeci">out FifoCount std_logic_vector(   FIFO_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00060">UartRxFifoParity.vhd:60</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_html_a9eda2f87192e1be4a27d4b5799f849dc"><div class="ttname"><a href="classUartRxFifoParity.html#a9eda2f87192e1be4a27d4b5799f849dc">UartRxFifoParity.FifoReadAck</a></div><div class="ttdeci">out FifoReadAck std_logic </div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00053">UartRxFifoParity.vhd:53</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_html_aa7cc00deb1e4ed71d2ab231d3463f9a7"><div class="ttname"><a href="classUartRxFifoParity.html#aa7cc00deb1e4ed71d2ab231d3463f9a7">UartRxFifoParity.Rxd</a></div><div class="ttdeci">in Rxd std_logic </div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00049">UartRxFifoParity.vhd:49</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_html_ad9bf1a9863005e8400f2f96516d444bd"><div class="ttname"><a href="classUartRxFifoParity.html#ad9bf1a9863005e8400f2f96516d444bd">UartRxFifoParity.uclk</a></div><div class="ttdeci">in uclk std_logic </div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00045">UartRxFifoParity.vhd:45</a></div></div>
<div class="ttc" id="aclassUartRxFifoParity_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classUartRxFifoParity.html#ae106f17a2b73445119c8eb039d3e102e">UartRxFifoParity.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition:</b> <a href="UartRxFifoParity_8vhd_source.html#l00046">UartRxFifoParity.vhd:46</a></div></div>
<div class="ttc" id="aclassUartRxParity_html"><div class="ttname"><a href="classUartRxParity.html">UartRxParity</a></div><div class="ttdef"><b>Definition:</b> <a href="UartRxParity_8vhd_source.html#l00028">UartRxParity.vhd:28</a></div></div>
<div class="ttc" id="aclassUartRxParity_html_a0f7913363de2a39e4759bc998d63a1ed"><div class="ttname"><a href="classUartRxParity.html#a0f7913363de2a39e4759bc998d63a1ed">UartRxParity.Clk</a></div><div class="ttdeci">in Clk std_logic </div><div class="ttdef"><b>Definition:</b> <a href="UartRxParity_8vhd_source.html#l00030">UartRxParity.vhd:30</a></div></div>
<div class="ttc" id="aclassUartRxParity_html_a3188fac112e27d8c99385489255befa8"><div class="ttname"><a href="classUartRxParity.html#a3188fac112e27d8c99385489255befa8">UartRxParity.RxD</a></div><div class="ttdeci">in RxD std_logic </div><div class="ttdef"><b>Definition:</b> <a href="UartRxParity_8vhd_source.html#l00033">UartRxParity.vhd:33</a></div></div>
<div class="ttc" id="aclassUartRxParity_html_a4c0f879f9dc02e99dde2aaa4d55a2515"><div class="ttname"><a href="classUartRxParity.html#a4c0f879f9dc02e99dde2aaa4d55a2515">UartRxParity.DataO</a></div><div class="ttdeci">out DataO std_logic_vector( 7 downto  0) </div><div class="ttdef"><b>Definition:</b> <a href="UartRxParity_8vhd_source.html#l00038">UartRxParity.vhd:38</a></div></div>
<div class="ttc" id="aclassUartRxParity_html_a8f90add8d2e5da847dd56aa1f81a4b80"><div class="ttname"><a href="classUartRxParity.html#a8f90add8d2e5da847dd56aa1f81a4b80">UartRxParity.Enable</a></div><div class="ttdeci">in Enable std_logic </div><div class="ttdef"><b>Definition:</b> <a href="UartRxParity_8vhd_source.html#l00032">UartRxParity.vhd:32</a></div></div>
<div class="ttc" id="aclassUartRxParity_html_aa43f833956308f3809ed9e34cbd3bd1c"><div class="ttname"><a href="classUartRxParity.html#aa43f833956308f3809ed9e34cbd3bd1c">UartRxParity.Reset</a></div><div class="ttdeci">in Reset std_logic </div><div class="ttdef"><b>Definition:</b> <a href="UartRxParity_8vhd_source.html#l00031">UartRxParity.vhd:31</a></div></div>
<div class="ttc" id="aclassUartRxParity_html_ab760f033d155b680b122dd67540f5e06"><div class="ttname"><a href="classUartRxParity.html#ab760f033d155b680b122dd67540f5e06">UartRxParity.RxAv</a></div><div class="ttdeci">out RxAv std_logic </div><div class="ttdef"><b>Definition:</b> <a href="UartRxParity_8vhd_source.html#l00034">UartRxParity.vhd:34</a></div></div>
<div class="ttc" id="aclassgated__fifo_html"><div class="ttname"><a href="classgated__fifo.html">gated_fifo</a></div><div class="ttdef"><b>Definition:</b> <a href="gated__fifo_8vhd_source.html#l00011">gated_fifo.vhd:11</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a070ecd829df6f43d0bbe876fb8e15346"><div class="ttname"><a href="classgated__fifo.html#a070ecd829df6f43d0bbe876fb8e15346">gated_fifo.data_i</a></div><div class="ttdeci">in data_i std_logic_vector(   WIDTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition:</b> <a href="gated__fifo_8vhd_source.html#l00021">gated_fifo.vhd:21</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a3a2df1265c7512041d90a74008c0e6a4"><div class="ttname"><a href="classgated__fifo.html#a3a2df1265c7512041d90a74008c0e6a4">gated_fifo.count_o</a></div><div class="ttdeci">out count_o std_logic_vector(   DEPTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition:</b> <a href="gated__fifo_8vhd_source.html#l00026">gated_fifo.vhd:26</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a3a32da06730b2c9089683a162000c2d2"><div class="ttname"><a href="classgated__fifo.html#a3a32da06730b2c9089683a162000c2d2">gated_fifo.rone_i</a></div><div class="ttdeci">in rone_i std_logic </div><div class="ttdef"><b>Definition:</b> <a href="gated__fifo_8vhd_source.html#l00022">gated_fifo.vhd:22</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a41de25d70e64b99a1d1d818a22a3ead5"><div class="ttname"><a href="classgated__fifo.html#a41de25d70e64b99a1d1d818a22a3ead5">gated_fifo.empty_o</a></div><div class="ttdeci">out empty_o std_logic </div><div class="ttdef"><b>Definition:</b> <a href="gated__fifo_8vhd_source.html#l00024">gated_fifo.vhd:24</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a50da91b765765ac486df1b41692e962f"><div class="ttname"><a href="classgated__fifo.html#a50da91b765765ac486df1b41692e962f">gated_fifo.clk</a></div><div class="ttdeci">in clk std_logic </div><div class="ttdef"><b>Definition:</b> <a href="gated__fifo_8vhd_source.html#l00018">gated_fifo.vhd:18</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a69a1cf4fd9595722f9c4c41bdd5151ca"><div class="ttname"><a href="classgated__fifo.html#a69a1cf4fd9595722f9c4c41bdd5151ca">gated_fifo.full_o</a></div><div class="ttdeci">out full_o std_logic </div><div class="ttdef"><b>Definition:</b> <a href="gated__fifo_8vhd_source.html#l00023">gated_fifo.vhd:23</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_a85a04259af33f9397a40df89d4fea924"><div class="ttname"><a href="classgated__fifo.html#a85a04259af33f9397a40df89d4fea924">gated_fifo.data_o</a></div><div class="ttdeci">out data_o std_logic_vector(   WIDTH_BITS- 1 downto  0) </div><div class="ttdef"><b>Definition:</b> <a href="gated__fifo_8vhd_source.html#l00025">gated_fifo.vhd:25</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_ab194ee5047501759a404107f365c8078"><div class="ttname"><a href="classgated__fifo.html#ab194ee5047501759a404107f365c8078">gated_fifo.wone_i</a></div><div class="ttdeci">in wone_i std_logic </div><div class="ttdef"><b>Definition:</b> <a href="gated__fifo_8vhd_source.html#l00020">gated_fifo.vhd:20</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_ac65353bbb8c41279b3fef9227dd1d2fb"><div class="ttname"><a href="classgated__fifo.html#ac65353bbb8c41279b3fef9227dd1d2fb">gated_fifo.DEPTH_BITS</a></div><div class="ttdeci">DEPTH_BITS natural := 9</div><div class="ttdef"><b>Definition:</b> <a href="gated__fifo_8vhd_source.html#l00015">gated_fifo.vhd:15</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_ad3a516a6354812c41508a132e31da0dd"><div class="ttname"><a href="classgated__fifo.html#ad3a516a6354812c41508a132e31da0dd">gated_fifo.r_ack</a></div><div class="ttdeci">out r_ack std_logic </div><div class="ttdef"><b>Definition:</b> <a href="gated__fifo_8vhd_source.html#l00028">gated_fifo.vhd:28</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_ae106f17a2b73445119c8eb039d3e102e"><div class="ttname"><a href="classgated__fifo.html#ae106f17a2b73445119c8eb039d3e102e">gated_fifo.rst</a></div><div class="ttdeci">in rst std_logic </div><div class="ttdef"><b>Definition:</b> <a href="gated__fifo_8vhd_source.html#l00019">gated_fifo.vhd:19</a></div></div>
<div class="ttc" id="aclassgated__fifo_html_af8959cb6855d5820822fbaf9866d9436"><div class="ttname"><a href="classgated__fifo.html#af8959cb6855d5820822fbaf9866d9436">gated_fifo.WIDTH_BITS</a></div><div class="ttdeci">WIDTH_BITS natural := 32</div><div class="ttdef"><b>Definition:</b> <a href="gated__fifo_8vhd_source.html#l00013">gated_fifo.vhd:13</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_e7282fc4c0331918f4f7fd2fbab1d013.html">fpga</a></li><li class="navelem"><a class="el" href="UartRxFifoParity_8vhd.html">UartRxFifoParity.vhd</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
