###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID edatools-server2.iiitd.edu.in)
#  Generated on:      Sun Jan 11 16:38:38 2026
#  Design:            picorv32
#  Command:           report_timing -max_path 200 -nworst 200 -early > $report_dir/post_CTS_report/timing_hold_report_GBA_buff.rpt
###############################################################
Path 1: VIOLATED Hold Check with Pin alu_out_q_reg[30]/CK 
Endpoint:   alu_out_q_reg[30]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en             (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.113
+ Phase Shift                   0.000
= Required Time                 0.113
  Arrival Time                  0.016
  Slack Time                   -0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                   |            |          |       |  Time   |   Time   | 
     |-------------------+------------+----------+-------+---------+----------| 
     |                   | shift_en v |          |       |   0.000 |    0.097 | 
     | alu_out_q_reg[30] | SE v       | SDFFHQX1 | 0.016 |   0.016 |    0.113 | 
     +------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.113
+ Phase Shift                   0.000
= Required Time                 0.112
  Arrival Time                  0.017
  Slack Time                   -0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |            |          |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+---------+----------| 
     |                     | shift_en v |          |       |   0.000 |    0.096 | 
     | reg_next_pc_reg[31] | SE v       | SDFFHQX1 | 0.016 |   0.017 |    0.112 | 
     +--------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en             (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.111
+ Phase Shift                   0.000
= Required Time                 0.111
  Arrival Time                  0.020
  Slack Time                   -0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                   |            |          |       |  Time   |   Time   | 
     |-------------------+------------+----------+-------+---------+----------| 
     |                   | shift_en v |          |       |   0.000 |    0.091 | 
     | alu_out_q_reg[31] | SE v       | SDFFHQX1 | 0.020 |   0.020 |    0.111 | 
     +------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin alu_out_q_reg[30]/CK 
Endpoint:   alu_out_q_reg[30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: shift_en             (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.044
+ Phase Shift                   0.000
= Required Time                 0.044
  Arrival Time                  0.016
  Slack Time                   -0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                   |            |          |       |  Time   |   Time   | 
     |-------------------+------------+----------+-------+---------+----------| 
     |                   | shift_en ^ |          |       |   0.000 |    0.028 | 
     | alu_out_q_reg[30] | SE ^       | SDFFHQX1 | 0.016 |   0.016 |    0.044 | 
     +------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin reg_next_pc_reg[31]/CK 
Endpoint:   reg_next_pc_reg[31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: shift_en               (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.044
+ Phase Shift                   0.000
= Required Time                 0.044
  Arrival Time                  0.016
  Slack Time                   -0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                     |            |          |       |  Time   |   Time   | 
     |---------------------+------------+----------+-------+---------+----------| 
     |                     | shift_en ^ |          |       |   0.000 |    0.027 | 
     | reg_next_pc_reg[31] | SE ^       | SDFFHQX1 | 0.016 |   0.016 |    0.044 | 
     +--------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin reg_out_reg[30]/CK 
Endpoint:   reg_out_reg[30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: shift_en           (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.044
+ Phase Shift                   0.000
= Required Time                 0.044
  Arrival Time                  0.017
  Slack Time                   -0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |            |         |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+---------+----------| 
     |                 | shift_en ^ |         |       |   0.000 |    0.027 | 
     | reg_out_reg[30] | SE ^       | SDFFQX1 | 0.017 |   0.017 |    0.044 | 
     +---------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin reg_pc_reg[30]/CK 
Endpoint:   reg_pc_reg[30]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.018
  Slack Time                   -0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                |            |         |       |  Time   |   Time   | 
     |----------------+------------+---------+-------+---------+----------| 
     |                | shift_en v |         |       |   0.000 |    0.027 | 
     | reg_pc_reg[30] | SE v       | SDFFQX4 | 0.018 |   0.018 |    0.045 | 
     +--------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin reg_pc_reg[30]/CK 
Endpoint:   reg_pc_reg[30]/SE (^) checked with  leading edge of 'clk'
Beginpoint: shift_en          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.018
  Slack Time                   -0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------+ 
     |    Instance    |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                |            |         |       |  Time   |   Time   | 
     |----------------+------------+---------+-------+---------+----------| 
     |                | shift_en ^ |         |       |   0.000 |    0.027 | 
     | reg_pc_reg[30] | SE ^       | SDFFQX4 | 0.018 |   0.018 |    0.045 | 
     +--------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin reg_out_reg[30]/CK 
Endpoint:   reg_out_reg[30]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en           (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.044
+ Phase Shift                   0.000
= Required Time                 0.044
  Arrival Time                  0.017
  Slack Time                   -0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                 |            |         |       |  Time   |   Time   | 
     |-----------------+------------+---------+-------+---------+----------| 
     |                 | shift_en v |         |       |   0.000 |    0.027 | 
     | reg_out_reg[30] | SE v       | SDFFQX1 | 0.017 |   0.017 |    0.044 | 
     +---------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin alu_out_q_reg[3]/CK 
Endpoint:   alu_out_q_reg[3]/SE (^) checked with  leading edge of 'clk'
Beginpoint: shift_en            (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.019
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |            |         |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+---------+----------| 
     |                  | shift_en ^ |         |       |   0.000 |    0.026 | 
     | alu_out_q_reg[3] | SE ^       | SDFFQX1 | 0.019 |   0.019 |    0.045 | 
     +----------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin alu_out_q_reg[4]/CK 
Endpoint:   alu_out_q_reg[4]/SE (^) checked with  leading edge of 'clk'
Beginpoint: shift_en            (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.019
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |            |         |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+---------+----------| 
     |                  | shift_en ^ |         |       |   0.000 |    0.026 | 
     | alu_out_q_reg[4] | SE ^       | SDFFQX1 | 0.019 |   0.019 |    0.045 | 
     +----------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin alu_out_q_reg[3]/CK 
Endpoint:   alu_out_q_reg[3]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en            (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.019
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |            |         |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+---------+----------| 
     |                  | shift_en v |         |       |   0.000 |    0.026 | 
     | alu_out_q_reg[3] | SE v       | SDFFQX1 | 0.019 |   0.019 |    0.045 | 
     +----------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin alu_out_q_reg[4]/CK 
Endpoint:   alu_out_q_reg[4]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en            (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.019
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |            |         |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+---------+----------| 
     |                  | shift_en v |         |       |   0.000 |    0.026 | 
     | alu_out_q_reg[4] | SE v       | SDFFQX1 | 0.019 |   0.019 |    0.045 | 
     +----------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin alu_out_q_reg[2]/CK 
Endpoint:   alu_out_q_reg[2]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en            (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.020
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |            |         |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+---------+----------| 
     |                  | shift_en v |         |       |   0.000 |    0.026 | 
     | alu_out_q_reg[2] | SE v       | SDFFQXL | 0.020 |   0.020 |    0.045 | 
     +----------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin alu_out_q_reg[2]/CK 
Endpoint:   alu_out_q_reg[2]/SE (^) checked with  leading edge of 'clk'
Beginpoint: shift_en            (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.020
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |            |         |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+---------+----------| 
     |                  | shift_en ^ |         |       |   0.000 |    0.026 | 
     | alu_out_q_reg[2] | SE ^       | SDFFQXL | 0.020 |   0.020 |    0.045 | 
     +----------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin alu_out_q_reg[31]/CK 
Endpoint:   alu_out_q_reg[31]/SE (^) checked with  leading edge of 'clk'
Beginpoint: shift_en             (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.020
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |     Instance      |    Arc     |   Cell   | Delay | Arrival | Required | 
     |                   |            |          |       |  Time   |   Time   | 
     |-------------------+------------+----------+-------+---------+----------| 
     |                   | shift_en ^ |          |       |   0.000 |    0.026 | 
     | alu_out_q_reg[31] | SE ^       | SDFFHQX1 | 0.020 |   0.020 |    0.045 | 
     +------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin alu_out_q_reg[1]/CK 
Endpoint:   alu_out_q_reg[1]/SE (v) checked with  leading edge of 'clk'
Beginpoint: shift_en            (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.046
+ Phase Shift                   0.000
= Required Time                 0.046
  Arrival Time                  0.020
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |            |         |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+---------+----------| 
     |                  | shift_en v |         |       |   0.000 |    0.026 | 
     | alu_out_q_reg[1] | SE v       | SDFFQXL | 0.020 |   0.020 |    0.046 | 
     +----------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin alu_out_q_reg[1]/CK 
Endpoint:   alu_out_q_reg[1]/SE (^) checked with  leading edge of 'clk'
Beginpoint: shift_en            (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.046
+ Phase Shift                   0.000
= Required Time                 0.046
  Arrival Time                  0.020
  Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                  |            |         |       |  Time   |   Time   | 
     |------------------+------------+---------+-------+---------+----------| 
     |                  | shift_en ^ |         |       |   0.000 |    0.026 | 
     | alu_out_q_reg[1] | SE ^       | SDFFQXL | 0.020 |   0.020 |    0.046 | 
     +----------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin mem_rdata_q_reg[29]/CK 
Endpoint:   mem_rdata_q_reg[29]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[29]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.018
  Arrival Time                  0.005
  Slack Time                   -0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[29] v |           |       |   0.000 |    0.013 | 
     | mem_rdata_q_reg[29] | D0 v            | SMDFFHQX1 | 0.005 |   0.005 |    0.018 | 
     +--------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin mem_rdata_q_reg[30]/CK 
Endpoint:   mem_rdata_q_reg[30]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[30]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.019
  Arrival Time                  0.005
  Slack Time                   -0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[30] v |           |       |   0.000 |    0.013 | 
     | mem_rdata_q_reg[30] | D0 v            | SMDFFHQX1 | 0.005 |   0.005 |    0.019 | 
     +--------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin mem_rdata_q_reg[9]/CK 
Endpoint:   mem_rdata_q_reg[9]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[9]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.016
  Arrival Time                  0.004
  Slack Time                   -0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[9] v |           |       |   0.000 |    0.013 | 
     | mem_rdata_q_reg[9] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |    0.016 | 
     +------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin mem_rdata_q_reg[26]/CK 
Endpoint:   mem_rdata_q_reg[26]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[26]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.004
+ Hold                          0.022
+ Phase Shift                   0.000
= Required Time                 0.018
  Arrival Time                  0.007
  Slack Time                   -0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[26] v |           |       |   0.000 |    0.011 | 
     | mem_rdata_q_reg[26] | D0 v            | SMDFFHQX1 | 0.007 |   0.007 |    0.018 | 
     +--------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin count_cycle_reg[30]/CK 
Endpoint:   count_cycle_reg[30]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.023
  Slack Time                   -0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.011 | 
     | count_cycle_reg[30] | RN v     | SDFFTRX1 | 0.023 |   0.023 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin mem_rdata_q_reg[25]/CK 
Endpoint:   mem_rdata_q_reg[25]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[25]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.004
+ Hold                          0.020
+ Phase Shift                   0.000
= Required Time                 0.017
  Arrival Time                  0.006
  Slack Time                   -0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[25] v |           |       |   0.000 |    0.011 | 
     | mem_rdata_q_reg[25] | D0 v            | SMDFFHQX1 | 0.006 |   0.006 |    0.017 | 
     +--------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin mem_rdata_q_reg[12]/CK 
Endpoint:   mem_rdata_q_reg[12]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[12]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.004
+ Hold                          0.020
+ Phase Shift                   0.000
= Required Time                 0.017
  Arrival Time                  0.006
  Slack Time                   -0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[12] v |           |       |   0.000 |    0.011 | 
     | mem_rdata_q_reg[12] | D0 v            | SMDFFHQX1 | 0.006 |   0.006 |    0.017 | 
     +--------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin mem_rdata_q_reg[14]/CK 
Endpoint:   mem_rdata_q_reg[14]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[14]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.004
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.015
  Arrival Time                  0.005
  Slack Time                   -0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[14] v |           |       |   0.000 |    0.010 | 
     | mem_rdata_q_reg[14] | D0 v            | SMDFFHQX1 | 0.005 |   0.005 |    0.015 | 
     +--------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin count_cycle_reg[28]/CK 
Endpoint:   count_cycle_reg[28]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                          0.035
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.024
  Slack Time                   -0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.010 | 
     | count_cycle_reg[28] | RN v     | SDFFTRX1 | 0.024 |   0.024 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin count_cycle_reg[20]/CK 
Endpoint:   count_cycle_reg[20]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.035
  Arrival Time                  0.025
  Slack Time                   -0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.010 | 
     | count_cycle_reg[20] | RN v     | SDFFTRX1 | 0.025 |   0.025 |    0.035 | 
     +------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin count_cycle_reg[19]/CK 
Endpoint:   count_cycle_reg[19]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.035
  Arrival Time                  0.025
  Slack Time                   -0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.010 | 
     | count_cycle_reg[19] | RN v     | SDFFTRX1 | 0.025 |   0.025 |    0.035 | 
     +------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin cpuregs_reg[23][19]/CK 
Endpoint:   cpuregs_reg[23][19]/SI (v) checked with  leading edge of 'clk'
Beginpoint: DFT_sdi_1              (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.003
+ Hold                          0.022
+ Phase Shift                   0.000
= Required Time                 0.018
  Arrival Time                  0.009
  Slack Time                   -0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     |                     | DFT_sdi_1 v |           |       |   0.000 |    0.010 | 
     | cpuregs_reg[23][19] | SI v        | SMDFFHQX1 | 0.009 |   0.009 |    0.018 | 
     +----------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin count_cycle_reg[24]/CK 
Endpoint:   count_cycle_reg[24]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.035
  Arrival Time                  0.025
  Slack Time                   -0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.010 | 
     | count_cycle_reg[24] | RN v     | SDFFTRX1 | 0.025 |   0.025 |    0.035 | 
     +------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin count_cycle_reg[34]/CK 
Endpoint:   count_cycle_reg[34]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.025
  Slack Time                   -0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.009 | 
     | count_cycle_reg[34] | RN v     | SDFFTRX1 | 0.025 |   0.025 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin count_cycle_reg[29]/CK 
Endpoint:   count_cycle_reg[29]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.035
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.025
  Slack Time                   -0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.009 | 
     | count_cycle_reg[29] | RN v     | SDFFTRX4 | 0.025 |   0.025 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin count_cycle_reg[12]/CK 
Endpoint:   count_cycle_reg[12]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.025
  Slack Time                   -0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.009 | 
     | count_cycle_reg[12] | RN v     | SDFFTRX1 | 0.025 |   0.025 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin count_cycle_reg[33]/CK 
Endpoint:   count_cycle_reg[33]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.025
  Slack Time                   -0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.009 | 
     | count_cycle_reg[33] | RN v     | SDFFTRX1 | 0.025 |   0.025 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin count_cycle_reg[32]/CK 
Endpoint:   count_cycle_reg[32]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.033
  Arrival Time                  0.025
  Slack Time                   -0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.009 | 
     | count_cycle_reg[32] | RN v     | SDFFTRX1 | 0.025 |   0.025 |    0.033 | 
     +------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin count_cycle_reg[35]/CK 
Endpoint:   count_cycle_reg[35]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.003
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.033
  Arrival Time                  0.024
  Slack Time                   -0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.009 | 
     | count_cycle_reg[35] | RN v     | SDFFTRX1 | 0.024 |   0.024 |    0.033 | 
     +------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin count_cycle_reg[26]/CK 
Endpoint:   count_cycle_reg[26]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.026
  Slack Time                   -0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.008 | 
     | count_cycle_reg[26] | RN v     | SDFFTRX1 | 0.026 |   0.026 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin count_cycle_reg[60]/CK 
Endpoint:   count_cycle_reg[60]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.035
  Arrival Time                  0.026
  Slack Time                   -0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.008 | 
     | count_cycle_reg[60] | RN v     | SDFFTRX1 | 0.026 |   0.026 |    0.035 | 
     +------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin count_cycle_reg[25]/CK 
Endpoint:   count_cycle_reg[25]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.035
+ Phase Shift                   0.000
= Required Time                 0.033
  Arrival Time                  0.025
  Slack Time                   -0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.008 | 
     | count_cycle_reg[25] | RN v     | SDFFTRX1 | 0.025 |   0.025 |    0.033 | 
     +------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin count_cycle_reg[59]/CK 
Endpoint:   count_cycle_reg[59]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.026
  Slack Time                   -0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.008 | 
     | count_cycle_reg[59] | RN v     | SDFFTRX1 | 0.026 |   0.026 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin count_cycle_reg[63]/CK 
Endpoint:   count_cycle_reg[63]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.026
  Slack Time                   -0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.008 | 
     | count_cycle_reg[63] | RN v     | SDFFTRX1 | 0.026 |   0.026 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin count_cycle_reg[61]/CK 
Endpoint:   count_cycle_reg[61]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.026
  Slack Time                   -0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.008 | 
     | count_cycle_reg[61] | RN v     | SDFFTRX1 | 0.026 |   0.026 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin count_cycle_reg[27]/CK 
Endpoint:   count_cycle_reg[27]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.026
  Slack Time                   -0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.008 | 
     | count_cycle_reg[27] | RN v     | SDFFTRX1 | 0.026 |   0.026 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin count_cycle_reg[57]/CK 
Endpoint:   count_cycle_reg[57]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.027
  Slack Time                   -0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.007 | 
     | count_cycle_reg[57] | RN v     | SDFFTRX1 | 0.027 |   0.027 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin count_cycle_reg[58]/CK 
Endpoint:   count_cycle_reg[58]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.027
  Slack Time                   -0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.007 | 
     | count_cycle_reg[58] | RN v     | SDFFTRX1 | 0.027 |   0.027 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin count_cycle_reg[55]/CK 
Endpoint:   count_cycle_reg[55]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.028
  Slack Time                   -0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.006 | 
     | count_cycle_reg[55] | RN v     | SDFFTRX1 | 0.028 |   0.028 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin count_cycle_reg[54]/CK 
Endpoint:   count_cycle_reg[54]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.028
  Slack Time                   -0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.006 | 
     | count_cycle_reg[54] | RN v     | SDFFTRX1 | 0.028 |   0.028 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin count_cycle_reg[23]/CK 
Endpoint:   count_cycle_reg[23]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.028
  Slack Time                   -0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.006 | 
     | count_cycle_reg[23] | RN v     | SDFFTRX1 | 0.028 |   0.028 |    0.034 | 
     +------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin count_cycle_reg[56]/CK 
Endpoint:   count_cycle_reg[56]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.033
  Arrival Time                  0.027
  Slack Time                   -0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.005 | 
     | count_cycle_reg[56] | RN v     | SDFFTRX1 | 0.027 |   0.027 |    0.033 | 
     +------------------------------------------------------------------------+ 
Path 51: VIOLATED Hold Check with Pin count_cycle_reg[53]/CK 
Endpoint:   count_cycle_reg[53]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.033
  Arrival Time                  0.029
  Slack Time                   -0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.004 | 
     | count_cycle_reg[53] | RN v     | SDFFTRX1 | 0.029 |   0.029 |    0.033 | 
     +------------------------------------------------------------------------+ 
Path 52: VIOLATED Hold Check with Pin count_cycle_reg[22]/CK 
Endpoint:   count_cycle_reg[22]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.030
  Slack Time                   -0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.003 | 
     | count_cycle_reg[22] | RN v     | SDFFTRX1 | 0.030 |   0.030 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 53: VIOLATED Hold Check with Pin count_cycle_reg[21]/CK 
Endpoint:   count_cycle_reg[21]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.030
  Slack Time                   -0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.003 | 
     | count_cycle_reg[21] | RN v     | SDFFTRX1 | 0.030 |   0.030 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 54: VIOLATED Hold Check with Pin count_cycle_reg[49]/CK 
Endpoint:   count_cycle_reg[49]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.030
  Slack Time                   -0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.002 | 
     | count_cycle_reg[49] | RN v     | SDFFTRX4 | 0.030 |   0.030 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 55: VIOLATED Hold Check with Pin count_cycle_reg[52]/CK 
Endpoint:   count_cycle_reg[52]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.031
  Slack Time                   -0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.002 | 
     | count_cycle_reg[52] | RN v     | SDFFTRX1 | 0.031 |   0.031 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 56: VIOLATED Hold Check with Pin count_cycle_reg[51]/CK 
Endpoint:   count_cycle_reg[51]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.031
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.001 | 
     | count_cycle_reg[51] | RN v     | SDFFTRX1 | 0.031 |   0.031 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 57: VIOLATED Hold Check with Pin count_cycle_reg[50]/CK 
Endpoint:   count_cycle_reg[50]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.031
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.001 | 
     | count_cycle_reg[50] | RN v     | SDFFTRX1 | 0.031 |   0.031 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 58: VIOLATED Hold Check with Pin count_cycle_reg[48]/CK 
Endpoint:   count_cycle_reg[48]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.031
  Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.001 | 
     | count_cycle_reg[48] | RN v     | SDFFTRX1 | 0.031 |   0.031 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 59: VIOLATED Hold Check with Pin reg_sh_reg[2]/CK 
Endpoint:   reg_sh_reg[2]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn           (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.034
  Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------+ 
     |   Instance    |   Arc    |   Cell   | Delay | Arrival | Required | 
     |               |          |          |       |  Time   |   Time   | 
     |---------------+----------+----------+-------+---------+----------| 
     |               | resetn v |          |       |   0.000 |    0.000 | 
     | reg_sh_reg[2] | RN v     | SDFFTRX1 | 0.034 |   0.034 |    0.034 | 
     +------------------------------------------------------------------+ 
Path 60: VIOLATED Hold Check with Pin count_cycle_reg[15]/CK 
Endpoint:   count_cycle_reg[15]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.032
  Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.000 | 
     | count_cycle_reg[15] | RN v     | SDFFTRX1 | 0.032 |   0.032 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 61: MET Hold Check with Pin count_cycle_reg[45]/CK 
Endpoint:   count_cycle_reg[45]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.033
  Arrival Time                  0.033
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |    0.000 | 
     | count_cycle_reg[45] | RN v     | SDFFTRX1 | 0.033 |   0.033 |    0.033 | 
     +------------------------------------------------------------------------+ 
Path 62: MET Hold Check with Pin count_cycle_reg[13]/CK 
Endpoint:   count_cycle_reg[13]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.032
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.000 | 
     | count_cycle_reg[13] | RN v     | SDFFTRX1 | 0.032 |   0.032 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 63: MET Hold Check with Pin reg_sh_reg[4]/CK 
Endpoint:   reg_sh_reg[4]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn           (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.034
  Arrival Time                  0.034
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------+ 
     |   Instance    |   Arc    |   Cell   | Delay | Arrival | Required | 
     |               |          |          |       |  Time   |   Time   | 
     |---------------+----------+----------+-------+---------+----------| 
     |               | resetn v |          |       |   0.000 |   -0.000 | 
     | reg_sh_reg[4] | RN v     | SDFFTRX1 | 0.034 |   0.034 |    0.034 | 
     +------------------------------------------------------------------+ 
Path 64: MET Hold Check with Pin count_cycle_reg[44]/CK 
Endpoint:   count_cycle_reg[44]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.033
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.000 | 
     | count_cycle_reg[44] | RN v     | SDFFTRX1 | 0.033 |   0.033 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 65: MET Hold Check with Pin reg_sh_reg[0]/CK 
Endpoint:   reg_sh_reg[0]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn           (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.033
  Arrival Time                  0.034
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------+ 
     |   Instance    |   Arc    |   Cell   | Delay | Arrival | Required | 
     |               |          |          |       |  Time   |   Time   | 
     |---------------+----------+----------+-------+---------+----------| 
     |               | resetn v |          |       |   0.000 |   -0.001 | 
     | reg_sh_reg[0] | RN v     | SDFFTRX1 | 0.034 |   0.034 |    0.033 | 
     +------------------------------------------------------------------+ 
Path 66: MET Hold Check with Pin count_cycle_reg[41]/CK 
Endpoint:   count_cycle_reg[41]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.033
  Arrival Time                  0.033
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.001 | 
     | count_cycle_reg[41] | RN v     | SDFFTRX1 | 0.033 |   0.033 |    0.033 | 
     +------------------------------------------------------------------------+ 
Path 67: MET Hold Check with Pin count_cycle_reg[43]/CK 
Endpoint:   count_cycle_reg[43]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.033
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.001 | 
     | count_cycle_reg[43] | RN v     | SDFFTRX1 | 0.033 |   0.033 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 68: MET Hold Check with Pin count_cycle_reg[47]/CK 
Endpoint:   count_cycle_reg[47]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.032
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.001 | 
     | count_cycle_reg[47] | RN v     | SDFFTRX1 | 0.032 |   0.032 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 69: MET Hold Check with Pin count_cycle_reg[46]/CK 
Endpoint:   count_cycle_reg[46]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.032
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.001 | 
     | count_cycle_reg[46] | RN v     | SDFFTRX1 | 0.032 |   0.032 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 70: MET Hold Check with Pin count_cycle_reg[42]/CK 
Endpoint:   count_cycle_reg[42]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.033
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.001 | 
     | count_cycle_reg[42] | RN v     | SDFFTRX1 | 0.033 |   0.033 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 71: MET Hold Check with Pin count_cycle_reg[40]/CK 
Endpoint:   count_cycle_reg[40]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.033
  Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.001 | 
     | count_cycle_reg[40] | RN v     | SDFFTRX1 | 0.033 |   0.033 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 72: MET Hold Check with Pin count_cycle_reg[37]/CK 
Endpoint:   count_cycle_reg[37]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.033
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.002 | 
     | count_cycle_reg[37] | RN v     | SDFFTRX4 | 0.033 |   0.033 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 73: MET Hold Check with Pin count_cycle_reg[36]/CK 
Endpoint:   count_cycle_reg[36]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.033
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.002 | 
     | count_cycle_reg[36] | RN v     | SDFFTRX1 | 0.033 |   0.033 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 74: MET Hold Check with Pin count_cycle_reg[39]/CK 
Endpoint:   count_cycle_reg[39]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.034
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.002 | 
     | count_cycle_reg[39] | RN v     | SDFFTRX1 | 0.034 |   0.034 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 75: MET Hold Check with Pin count_cycle_reg[38]/CK 
Endpoint:   count_cycle_reg[38]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.032
  Arrival Time                  0.034
  Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.002 | 
     | count_cycle_reg[38] | RN v     | SDFFTRX1 | 0.034 |   0.034 |    0.032 | 
     +------------------------------------------------------------------------+ 
Path 76: MET Hold Check with Pin trap_reg/CK 
Endpoint:   trap_reg/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn      (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.027
+ Hold                          0.039
+ Phase Shift                   0.000
= Required Time                 0.012
  Arrival Time                  0.015
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------+ 
     | Instance |   Arc    |   Cell   | Delay | Arrival | Required | 
     |          |          |          |       |  Time   |   Time   | 
     |----------+----------+----------+-------+---------+----------| 
     |          | resetn v |          |       |   0.000 |   -0.003 | 
     | trap_reg | RN v     | SDFFTRX4 | 0.015 |   0.015 |    0.012 | 
     +-------------------------------------------------------------+ 
Path 77: MET Hold Check with Pin count_cycle_reg[62]/CK 
Endpoint:   count_cycle_reg[62]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.028
+ Hold                          0.032
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.021
  Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.017 | 
     | count_cycle_reg[62] | RN v     | SDFFTRX1 | 0.021 |   0.021 |    0.004 | 
     +------------------------------------------------------------------------+ 
Path 78: MET Hold Check with Pin mem_rdata_q_reg[22]/CK 
Endpoint:   mem_rdata_q_reg[22]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[22]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.016
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.006
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[22] v |           |       |   0.000 |   -0.021 | 
     | mem_rdata_q_reg[22] | D0 v            | SMDFFHQX1 | 0.006 |   0.006 |   -0.015 | 
     +--------------------------------------------------------------------------------+ 
Path 79: MET Hold Check with Pin mem_rdata_q_reg[20]/CK 
Endpoint:   mem_rdata_q_reg[20]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[20]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                          0.016
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.006
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[20] v |           |       |   0.000 |   -0.021 | 
     | mem_rdata_q_reg[20] | D0 v            | SMDFFHQX1 | 0.006 |   0.006 |   -0.015 | 
     +--------------------------------------------------------------------------------+ 
Path 80: MET Hold Check with Pin mem_rdata_q_reg[21]/CK 
Endpoint:   mem_rdata_q_reg[21]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[21]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.016
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.006
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[21] v |           |       |   0.000 |   -0.021 | 
     | mem_rdata_q_reg[21] | D0 v            | SMDFFHQX1 | 0.006 |   0.006 |   -0.015 | 
     +--------------------------------------------------------------------------------+ 
Path 81: MET Hold Check with Pin mem_rdata_q_reg[9]/CK 
Endpoint:   mem_rdata_q_reg[9]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[9]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.017
+ Phase Shift                   0.000
= Required Time                -0.018
  Arrival Time                  0.004
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[9] ^ |           |       |   0.000 |   -0.022 | 
     | mem_rdata_q_reg[9] | D0 ^           | SMDFFHQX1 | 0.004 |   0.004 |   -0.018 | 
     +------------------------------------------------------------------------------+ 
Path 82: MET Hold Check with Pin mem_rdata_q_reg[24]/CK 
Endpoint:   mem_rdata_q_reg[24]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[24]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                -0.016
  Arrival Time                  0.006
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[24] v |           |       |   0.000 |   -0.022 | 
     | mem_rdata_q_reg[24] | D0 v            | SMDFFHQX1 | 0.006 |   0.006 |   -0.016 | 
     +--------------------------------------------------------------------------------+ 
Path 83: MET Hold Check with Pin mem_rdata_q_reg[10]/CK 
Endpoint:   mem_rdata_q_reg[10]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[10]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.018
  Arrival Time                  0.004
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[10] v |           |       |   0.000 |   -0.022 | 
     | mem_rdata_q_reg[10] | D0 v            | SMDFFHQX1 | 0.004 |   0.004 |   -0.018 | 
     +--------------------------------------------------------------------------------+ 
Path 84: MET Hold Check with Pin mem_rdata_q_reg[31]/CK 
Endpoint:   mem_rdata_q_reg[31]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[31]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                -0.017
  Arrival Time                  0.005
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[31] v |           |       |   0.000 |   -0.022 | 
     | mem_rdata_q_reg[31] | D0 v            | SMDFFHQX1 | 0.005 |   0.005 |   -0.017 | 
     +--------------------------------------------------------------------------------+ 
Path 85: MET Hold Check with Pin mem_rdata_q_reg[27]/CK 
Endpoint:   mem_rdata_q_reg[27]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[27]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                -0.017
  Arrival Time                  0.005
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[27] v |           |       |   0.000 |   -0.022 | 
     | mem_rdata_q_reg[27] | D0 v            | SMDFFHQX1 | 0.005 |   0.005 |   -0.017 | 
     +--------------------------------------------------------------------------------+ 
Path 86: MET Hold Check with Pin mem_rdata_q_reg[8]/CK 
Endpoint:   mem_rdata_q_reg[8]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[8]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.018
  Arrival Time                  0.004
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[8] v |           |       |   0.000 |   -0.022 | 
     | mem_rdata_q_reg[8] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.018 | 
     +------------------------------------------------------------------------------+ 
Path 87: MET Hold Check with Pin mem_rdata_q_reg[11]/CK 
Endpoint:   mem_rdata_q_reg[11]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[11]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.018
  Arrival Time                  0.004
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[11] v |           |       |   0.000 |   -0.022 | 
     | mem_rdata_q_reg[11] | D0 v            | SMDFFHQX1 | 0.004 |   0.004 |   -0.018 | 
     +--------------------------------------------------------------------------------+ 
Path 88: MET Hold Check with Pin mem_rdata_q_reg[28]/CK 
Endpoint:   mem_rdata_q_reg[28]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[28]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                          0.013
+ Phase Shift                   0.000
= Required Time                -0.017
  Arrival Time                  0.005
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[28] v |           |       |   0.000 |   -0.022 | 
     | mem_rdata_q_reg[28] | D0 v            | SMDFFHQX1 | 0.005 |   0.005 |   -0.017 | 
     +--------------------------------------------------------------------------------+ 
Path 89: MET Hold Check with Pin mem_rdata_q_reg[13]/CK 
Endpoint:   mem_rdata_q_reg[13]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[13]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                -0.017
  Arrival Time                  0.005
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[13] v |           |       |   0.000 |   -0.022 | 
     | mem_rdata_q_reg[13] | D0 v            | SMDFFHQX1 | 0.005 |   0.005 |   -0.017 | 
     +--------------------------------------------------------------------------------+ 
Path 90: MET Hold Check with Pin count_cycle_reg[31]/CK 
Endpoint:   count_cycle_reg[31]/RN (v) checked with  leading edge of 'clk'
Beginpoint: resetn                 (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.029
+ Hold                          0.030
+ Phase Shift                   0.000
= Required Time                 0.002
  Arrival Time                  0.024
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn v |          |       |   0.000 |   -0.022 | 
     | count_cycle_reg[31] | RN v     | SDFFTRX1 | 0.024 |   0.024 |    0.002 | 
     +------------------------------------------------------------------------+ 
Path 91: MET Hold Check with Pin mem_rdata_q_reg[23]/CK 
Endpoint:   mem_rdata_q_reg[23]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[23]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.032
+ Hold                          0.016
+ Phase Shift                   0.000
= Required Time                -0.016
  Arrival Time                  0.006
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[23] v |           |       |   0.000 |   -0.022 | 
     | mem_rdata_q_reg[23] | D0 v            | SMDFFHQX1 | 0.006 |   0.006 |   -0.016 | 
     +--------------------------------------------------------------------------------+ 
Path 92: MET Hold Check with Pin mem_rdata_q_reg[0]/CK 
Endpoint:   mem_rdata_q_reg[0]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[0]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                  0.004
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[0] v |           |       |   0.000 |   -0.023 | 
     | mem_rdata_q_reg[0] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.019 | 
     +------------------------------------------------------------------------------+ 
Path 93: MET Hold Check with Pin mem_rdata_q_reg[1]/CK 
Endpoint:   mem_rdata_q_reg[1]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[1]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                  0.004
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[1] v |           |       |   0.000 |   -0.023 | 
     | mem_rdata_q_reg[1] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.019 | 
     +------------------------------------------------------------------------------+ 
Path 94: MET Hold Check with Pin mem_rdata_q_reg[15]/CK 
Endpoint:   mem_rdata_q_reg[15]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[15]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                -0.018
  Arrival Time                  0.005
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[15] v |           |       |   0.000 |   -0.023 | 
     | mem_rdata_q_reg[15] | D0 v            | SMDFFHQX1 | 0.005 |   0.005 |   -0.018 | 
     +--------------------------------------------------------------------------------+ 
Path 95: MET Hold Check with Pin mem_rdata_q_reg[7]/CK 
Endpoint:   mem_rdata_q_reg[7]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[7]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                  0.004
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[7] v |           |       |   0.000 |   -0.023 | 
     | mem_rdata_q_reg[7] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.019 | 
     +------------------------------------------------------------------------------+ 
Path 96: MET Hold Check with Pin mem_rdata_q_reg[2]/CK 
Endpoint:   mem_rdata_q_reg[2]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[2]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                  0.004
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[2] v |           |       |   0.000 |   -0.023 | 
     | mem_rdata_q_reg[2] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.019 | 
     +------------------------------------------------------------------------------+ 
Path 97: MET Hold Check with Pin mem_rdata_q_reg[6]/CK 
Endpoint:   mem_rdata_q_reg[6]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[6]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                  0.004
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[6] v |           |       |   0.000 |   -0.023 | 
     | mem_rdata_q_reg[6] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.019 | 
     +------------------------------------------------------------------------------+ 
Path 98: MET Hold Check with Pin mem_rdata_q_reg[3]/CK 
Endpoint:   mem_rdata_q_reg[3]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[3]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                  0.004
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[3] v |           |       |   0.000 |   -0.023 | 
     | mem_rdata_q_reg[3] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.019 | 
     +------------------------------------------------------------------------------+ 
Path 99: MET Hold Check with Pin mem_rdata_q_reg[5]/CK 
Endpoint:   mem_rdata_q_reg[5]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[5]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                  0.004
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[5] v |           |       |   0.000 |   -0.023 | 
     | mem_rdata_q_reg[5] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.019 | 
     +------------------------------------------------------------------------------+ 
Path 100: MET Hold Check with Pin mem_rdata_q_reg[4]/CK 
Endpoint:   mem_rdata_q_reg[4]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[4]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                  0.004
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[4] v |           |       |   0.000 |   -0.023 | 
     | mem_rdata_q_reg[4] | D0 v           | SMDFFHQX1 | 0.004 |   0.004 |   -0.019 | 
     +------------------------------------------------------------------------------+ 
Path 101: MET Hold Check with Pin mem_rdata_q_reg[16]/CK 
Endpoint:   mem_rdata_q_reg[16]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[16]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.034
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                -0.017
  Arrival Time                  0.008
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[16] v |           |       |   0.000 |   -0.025 | 
     | mem_rdata_q_reg[16] | D0 v            | SMDFFHQX1 | 0.008 |   0.008 |   -0.017 | 
     +--------------------------------------------------------------------------------+ 
Path 102: MET Hold Check with Pin mem_rdata_q_reg[17]/CK 
Endpoint:   mem_rdata_q_reg[17]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[17]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.034
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                -0.017
  Arrival Time                  0.008
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[17] v |           |       |   0.000 |   -0.025 | 
     | mem_rdata_q_reg[17] | D0 v            | SMDFFHQX1 | 0.008 |   0.008 |   -0.017 | 
     +--------------------------------------------------------------------------------+ 
Path 103: MET Hold Check with Pin mem_rdata_q_reg[18]/CK 
Endpoint:   mem_rdata_q_reg[18]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[18]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.034
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                -0.018
  Arrival Time                  0.008
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[18] v |           |       |   0.000 |   -0.025 | 
     | mem_rdata_q_reg[18] | D0 v            | SMDFFHQX1 | 0.008 |   0.008 |   -0.018 | 
     +--------------------------------------------------------------------------------+ 
Path 104: MET Hold Check with Pin mem_rdata_q_reg[19]/CK 
Endpoint:   mem_rdata_q_reg[19]/D0 (v) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[19]          (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.034
+ Hold                          0.016
+ Phase Shift                   0.000
= Required Time                -0.019
  Arrival Time                  0.007
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[19] v |           |       |   0.000 |   -0.026 | 
     | mem_rdata_q_reg[19] | D0 v            | SMDFFHQX1 | 0.007 |   0.007 |   -0.019 | 
     +--------------------------------------------------------------------------------+ 
Path 105: MET Hold Check with Pin mem_rdata_q_reg[29]/CK 
Endpoint:   mem_rdata_q_reg[29]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[29]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.026
+ Phase Shift                   0.000
= Required Time                -0.027
  Arrival Time                  0.005
  Slack Time                    0.032
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[29] ^ |           |       |   0.000 |   -0.032 | 
     | mem_rdata_q_reg[29] | D0 ^            | SMDFFHQX1 | 0.005 |   0.005 |   -0.027 | 
     +--------------------------------------------------------------------------------+ 
Path 106: MET Hold Check with Pin mem_rdata_q_reg[14]/CK 
Endpoint:   mem_rdata_q_reg[14]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[14]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.004
+ Hold                         -0.024
+ Phase Shift                   0.000
= Required Time                -0.028
  Arrival Time                  0.005
  Slack Time                    0.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[14] ^ |           |       |   0.000 |   -0.033 | 
     | mem_rdata_q_reg[14] | D0 ^            | SMDFFHQX1 | 0.005 |   0.005 |   -0.028 | 
     +--------------------------------------------------------------------------------+ 
Path 107: MET Hold Check with Pin mem_rdata_q_reg[30]/CK 
Endpoint:   mem_rdata_q_reg[30]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[30]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.030
  Arrival Time                  0.005
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[30] ^ |           |       |   0.000 |   -0.036 | 
     | mem_rdata_q_reg[30] | D0 ^            | SMDFFHQX1 | 0.005 |   0.005 |   -0.030 | 
     +--------------------------------------------------------------------------------+ 
Path 108: MET Hold Check with Pin mem_rdata_q_reg[25]/CK 
Endpoint:   mem_rdata_q_reg[25]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[25]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.004
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                -0.036
  Arrival Time                  0.006
  Slack Time                    0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[25] ^ |           |       |   0.000 |   -0.042 | 
     | mem_rdata_q_reg[25] | D0 ^            | SMDFFHQX1 | 0.006 |   0.006 |   -0.036 | 
     +--------------------------------------------------------------------------------+ 
Path 109: MET Hold Check with Pin cpuregs_reg[23][19]/CK 
Endpoint:   cpuregs_reg[23][19]/SI (^) checked with  leading edge of 'clk'
Beginpoint: DFT_sdi_1              (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.003
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                -0.034
  Arrival Time                  0.009
  Slack Time                    0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                     |             |           |       |  Time   |   Time   | 
     |---------------------+-------------+-----------+-------+---------+----------| 
     |                     | DFT_sdi_1 ^ |           |       |   0.000 |   -0.042 | 
     | cpuregs_reg[23][19] | SI ^        | SMDFFHQX1 | 0.009 |   0.009 |   -0.034 | 
     +----------------------------------------------------------------------------+ 
Path 110: MET Hold Check with Pin mem_rdata_q_reg[12]/CK 
Endpoint:   mem_rdata_q_reg[12]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[12]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.004
+ Hold                         -0.033
+ Phase Shift                   0.000
= Required Time                -0.037
  Arrival Time                  0.006
  Slack Time                    0.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[12] ^ |           |       |   0.000 |   -0.043 | 
     | mem_rdata_q_reg[12] | D0 ^            | SMDFFHQX1 | 0.006 |   0.006 |   -0.037 | 
     +--------------------------------------------------------------------------------+ 
Path 111: MET Hold Check with Pin mem_rdata_q_reg[26]/CK 
Endpoint:   mem_rdata_q_reg[26]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[26]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.004
+ Hold                         -0.040
+ Phase Shift                   0.000
= Required Time                -0.044
  Arrival Time                  0.007
  Slack Time                    0.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[26] ^ |           |       |   0.000 |   -0.050 | 
     | mem_rdata_q_reg[26] | D0 ^            | SMDFFHQX1 | 0.007 |   0.007 |   -0.044 | 
     +--------------------------------------------------------------------------------+ 
Path 112: MET Hold Check with Pin mem_rdata_q_reg[11]/CK 
Endpoint:   mem_rdata_q_reg[11]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[11]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                         -0.034
+ Phase Shift                   0.000
= Required Time                -0.064
  Arrival Time                  0.004
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[11] ^ |           |       |   0.000 |   -0.068 | 
     | mem_rdata_q_reg[11] | D0 ^            | SMDFFHQX1 | 0.004 |   0.004 |   -0.064 | 
     +--------------------------------------------------------------------------------+ 
Path 113: MET Hold Check with Pin mem_rdata_q_reg[1]/CK 
Endpoint:   mem_rdata_q_reg[1]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[1]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                         -0.034
+ Phase Shift                   0.000
= Required Time                -0.064
  Arrival Time                  0.004
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[1] ^ |           |       |   0.000 |   -0.068 | 
     | mem_rdata_q_reg[1] | D0 ^           | SMDFFHQX1 | 0.004 |   0.004 |   -0.064 | 
     +------------------------------------------------------------------------------+ 
Path 114: MET Hold Check with Pin mem_rdata_q_reg[7]/CK 
Endpoint:   mem_rdata_q_reg[7]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[7]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                         -0.034
+ Phase Shift                   0.000
= Required Time                -0.064
  Arrival Time                  0.004
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[7] ^ |           |       |   0.000 |   -0.068 | 
     | mem_rdata_q_reg[7] | D0 ^           | SMDFFHQX1 | 0.004 |   0.004 |   -0.064 | 
     +------------------------------------------------------------------------------+ 
Path 115: MET Hold Check with Pin mem_rdata_q_reg[8]/CK 
Endpoint:   mem_rdata_q_reg[8]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[8]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                         -0.034
+ Phase Shift                   0.000
= Required Time                -0.064
  Arrival Time                  0.004
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[8] ^ |           |       |   0.000 |   -0.068 | 
     | mem_rdata_q_reg[8] | D0 ^           | SMDFFHQX1 | 0.004 |   0.004 |   -0.064 | 
     +------------------------------------------------------------------------------+ 
Path 116: MET Hold Check with Pin mem_rdata_q_reg[0]/CK 
Endpoint:   mem_rdata_q_reg[0]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[0]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                         -0.034
+ Phase Shift                   0.000
= Required Time                -0.065
  Arrival Time                  0.004
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[0] ^ |           |       |   0.000 |   -0.069 | 
     | mem_rdata_q_reg[0] | D0 ^           | SMDFFHQX1 | 0.004 |   0.004 |   -0.065 | 
     +------------------------------------------------------------------------------+ 
Path 117: MET Hold Check with Pin mem_rdata_q_reg[6]/CK 
Endpoint:   mem_rdata_q_reg[6]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[6]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.066
  Arrival Time                  0.004
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[6] ^ |           |       |   0.000 |   -0.070 | 
     | mem_rdata_q_reg[6] | D0 ^           | SMDFFHQX1 | 0.004 |   0.004 |   -0.066 | 
     +------------------------------------------------------------------------------+ 
Path 118: MET Hold Check with Pin mem_rdata_q_reg[3]/CK 
Endpoint:   mem_rdata_q_reg[3]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[3]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.066
  Arrival Time                  0.004
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[3] ^ |           |       |   0.000 |   -0.070 | 
     | mem_rdata_q_reg[3] | D0 ^           | SMDFFHQX1 | 0.004 |   0.004 |   -0.066 | 
     +------------------------------------------------------------------------------+ 
Path 119: MET Hold Check with Pin mem_rdata_q_reg[2]/CK 
Endpoint:   mem_rdata_q_reg[2]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[2]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.066
  Arrival Time                  0.004
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[2] ^ |           |       |   0.000 |   -0.070 | 
     | mem_rdata_q_reg[2] | D0 ^           | SMDFFHQX1 | 0.004 |   0.004 |   -0.066 | 
     +------------------------------------------------------------------------------+ 
Path 120: MET Hold Check with Pin mem_rdata_q_reg[10]/CK 
Endpoint:   mem_rdata_q_reg[10]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[10]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                         -0.036
+ Phase Shift                   0.000
= Required Time                -0.066
  Arrival Time                  0.004
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[10] ^ |           |       |   0.000 |   -0.070 | 
     | mem_rdata_q_reg[10] | D0 ^            | SMDFFHQX1 | 0.004 |   0.004 |   -0.066 | 
     +--------------------------------------------------------------------------------+ 
Path 121: MET Hold Check with Pin mem_rdata_q_reg[5]/CK 
Endpoint:   mem_rdata_q_reg[5]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[5]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.067
  Arrival Time                  0.004
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[5] ^ |           |       |   0.000 |   -0.071 | 
     | mem_rdata_q_reg[5] | D0 ^           | SMDFFHQX1 | 0.004 |   0.004 |   -0.067 | 
     +------------------------------------------------------------------------------+ 
Path 122: MET Hold Check with Pin mem_rdata_q_reg[4]/CK 
Endpoint:   mem_rdata_q_reg[4]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[4]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                         -0.035
+ Phase Shift                   0.000
= Required Time                -0.067
  Arrival Time                  0.004
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------+ 
     |      Instance      |      Arc       |   Cell    | Delay | Arrival | Required | 
     |                    |                |           |       |  Time   |   Time   | 
     |--------------------+----------------+-----------+-------+---------+----------| 
     |                    | mem_rdata[4] ^ |           |       |   0.000 |   -0.071 | 
     | mem_rdata_q_reg[4] | D0 ^           | SMDFFHQX1 | 0.004 |   0.004 |   -0.067 | 
     +------------------------------------------------------------------------------+ 
Path 123: MET Hold Check with Pin mem_rdata_q_reg[31]/CK 
Endpoint:   mem_rdata_q_reg[31]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[31]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                         -0.041
+ Phase Shift                   0.000
= Required Time                -0.071
  Arrival Time                  0.005
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[31] ^ |           |       |   0.000 |   -0.076 | 
     | mem_rdata_q_reg[31] | D0 ^            | SMDFFHQX1 | 0.005 |   0.005 |   -0.071 | 
     +--------------------------------------------------------------------------------+ 
Path 124: MET Hold Check with Pin mem_rdata_q_reg[28]/CK 
Endpoint:   mem_rdata_q_reg[28]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[28]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                         -0.042
+ Phase Shift                   0.000
= Required Time                -0.072
  Arrival Time                  0.005
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[28] ^ |           |       |   0.000 |   -0.077 | 
     | mem_rdata_q_reg[28] | D0 ^            | SMDFFHQX1 | 0.005 |   0.005 |   -0.072 | 
     +--------------------------------------------------------------------------------+ 
Path 125: MET Hold Check with Pin mem_rdata_q_reg[13]/CK 
Endpoint:   mem_rdata_q_reg[13]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[13]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                         -0.042
+ Phase Shift                   0.000
= Required Time                -0.072
  Arrival Time                  0.005
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[13] ^ |           |       |   0.000 |   -0.078 | 
     | mem_rdata_q_reg[13] | D0 ^            | SMDFFHQX1 | 0.005 |   0.005 |   -0.072 | 
     +--------------------------------------------------------------------------------+ 
Path 126: MET Hold Check with Pin mem_rdata_q_reg[15]/CK 
Endpoint:   mem_rdata_q_reg[15]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[15]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.074
  Arrival Time                  0.005
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[15] ^ |           |       |   0.000 |   -0.079 | 
     | mem_rdata_q_reg[15] | D0 ^            | SMDFFHQX1 | 0.005 |   0.005 |   -0.074 | 
     +--------------------------------------------------------------------------------+ 
Path 127: MET Hold Check with Pin mem_rdata_q_reg[27]/CK 
Endpoint:   mem_rdata_q_reg[27]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[27]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                         -0.043
+ Phase Shift                   0.000
= Required Time                -0.074
  Arrival Time                  0.005
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[27] ^ |           |       |   0.000 |   -0.079 | 
     | mem_rdata_q_reg[27] | D0 ^            | SMDFFHQX1 | 0.005 |   0.005 |   -0.074 | 
     +--------------------------------------------------------------------------------+ 
Path 128: MET Hold Check with Pin count_cycle_reg[16]/CK 
Endpoint:   count_cycle_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn                (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.046
  Arrival Time                  0.125
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | resetn v   |         |       |   0.000 |   -0.079 | 
     | g133953             | A v -> Y v | AND2XL  | 0.125 |   0.125 |    0.046 | 
     | count_cycle_reg[16] | D v        | SDFFQX1 | 0.000 |   0.125 |    0.046 | 
     +-------------------------------------------------------------------------+ 
Path 129: MET Hold Check with Pin count_cycle_reg[18]/CK 
Endpoint:   count_cycle_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn                (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.046
  Arrival Time                  0.126
  Slack Time                    0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | resetn v   |         |       |   0.000 |   -0.080 | 
     | g133933             | A v -> Y v | AND2XL  | 0.126 |   0.126 |    0.046 | 
     | count_cycle_reg[18] | D v        | SDFFQX1 | 0.000 |   0.126 |    0.046 | 
     +-------------------------------------------------------------------------+ 
Path 130: MET Hold Check with Pin count_cycle_reg[14]/CK 
Endpoint:   count_cycle_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn                (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                          0.050
+ Phase Shift                   0.000
= Required Time                 0.049
  Arrival Time                  0.132
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | resetn v   |         |       |   0.000 |   -0.083 | 
     | g133966             | A v -> Y v | AND2XL  | 0.132 |   0.132 |    0.049 | 
     | count_cycle_reg[14] | D v        | SDFFQX1 | 0.000 |   0.132 |    0.049 | 
     +-------------------------------------------------------------------------+ 
Path 131: MET Hold Check with Pin count_cycle_reg[7]/CK 
Endpoint:   count_cycle_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.049
  Arrival Time                  0.134
  Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.084 | 
     | g133915            | A v -> Y v | AND2XL  | 0.134 |   0.134 |    0.049 | 
     | count_cycle_reg[7] | D v        | SDFFQX1 | 0.000 |   0.134 |    0.049 | 
     +------------------------------------------------------------------------+ 
Path 132: MET Hold Check with Pin mem_rdata_q_reg[24]/CK 
Endpoint:   mem_rdata_q_reg[24]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[24]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                         -0.048
+ Phase Shift                   0.000
= Required Time                -0.079
  Arrival Time                  0.006
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[24] ^ |           |       |   0.000 |   -0.085 | 
     | mem_rdata_q_reg[24] | D0 ^            | SMDFFHQX1 | 0.006 |   0.006 |   -0.079 | 
     +--------------------------------------------------------------------------------+ 
Path 133: MET Hold Check with Pin count_cycle_reg[11]/CK 
Endpoint:   count_cycle_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn                (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.049
  Arrival Time                  0.134
  Slack Time                    0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | resetn v   |         |       |   0.000 |   -0.085 | 
     | g133968             | A v -> Y v | AND2XL  | 0.134 |   0.134 |    0.049 | 
     | count_cycle_reg[11] | D v        | SDFFQX1 | 0.000 |   0.134 |    0.049 | 
     +-------------------------------------------------------------------------+ 
Path 134: MET Hold Check with Pin mem_rdata_q_reg[20]/CK 
Endpoint:   mem_rdata_q_reg[20]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[20]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                         -0.051
+ Phase Shift                   0.000
= Required Time                -0.081
  Arrival Time                  0.006
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[20] ^ |           |       |   0.000 |   -0.088 | 
     | mem_rdata_q_reg[20] | D0 ^            | SMDFFHQX1 | 0.006 |   0.006 |   -0.081 | 
     +--------------------------------------------------------------------------------+ 
Path 135: MET Hold Check with Pin mem_rdata_q_reg[21]/CK 
Endpoint:   mem_rdata_q_reg[21]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[21]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.083
  Arrival Time                  0.006
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[21] ^ |           |       |   0.000 |   -0.089 | 
     | mem_rdata_q_reg[21] | D0 ^            | SMDFFHQX1 | 0.006 |   0.006 |   -0.083 | 
     +--------------------------------------------------------------------------------+ 
Path 136: MET Hold Check with Pin count_cycle_reg[4]/CK 
Endpoint:   count_cycle_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.003
+ Hold                          0.049
+ Phase Shift                   0.000
= Required Time                 0.046
  Arrival Time                  0.135
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.089 | 
     | g133924            | A v -> Y v | AND2XL  | 0.135 |   0.135 |    0.046 | 
     | count_cycle_reg[4] | D v        | SDFFQX1 | 0.000 |   0.135 |    0.046 | 
     +------------------------------------------------------------------------+ 
Path 137: MET Hold Check with Pin mem_rdata_q_reg[22]/CK 
Endpoint:   mem_rdata_q_reg[22]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[22]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.083
  Arrival Time                  0.006
  Slack Time                    0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[22] ^ |           |       |   0.000 |   -0.089 | 
     | mem_rdata_q_reg[22] | D0 ^            | SMDFFHQX1 | 0.006 |   0.006 |   -0.083 | 
     +--------------------------------------------------------------------------------+ 
Path 138: MET Hold Check with Pin count_cycle_reg[17]/CK 
Endpoint:   count_cycle_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn                (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                          0.041
+ Phase Shift                   0.000
= Required Time                 0.039
  Arrival Time                  0.128
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | resetn v   |         |       |   0.000 |   -0.090 | 
     | g133919             | A v -> Y v | AND2XL  | 0.128 |   0.128 |    0.039 | 
     | count_cycle_reg[17] | D v        | SDFFQX1 | 0.000 |   0.128 |    0.039 | 
     +-------------------------------------------------------------------------+ 
Path 139: MET Hold Check with Pin count_cycle_reg[6]/CK 
Endpoint:   count_cycle_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                          0.048
+ Phase Shift                   0.000
= Required Time                 0.046
  Arrival Time                  0.135
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.090 | 
     | g133955            | A v -> Y v | AND2XL  | 0.135 |   0.135 |    0.046 | 
     | count_cycle_reg[6] | D v        | SDFFQX1 | 0.000 |   0.135 |    0.046 | 
     +------------------------------------------------------------------------+ 
Path 140: MET Hold Check with Pin count_cycle_reg[8]/CK 
Endpoint:   count_cycle_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                          0.045
+ Phase Shift                   0.000
= Required Time                 0.045
  Arrival Time                  0.136
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.091 | 
     | g133963            | A v -> Y v | AND2XL  | 0.136 |   0.136 |    0.045 | 
     | count_cycle_reg[8] | D v        | SDFFQX1 | 0.000 |   0.136 |    0.045 | 
     +------------------------------------------------------------------------+ 
Path 141: MET Hold Check with Pin mem_rdata_q_reg[23]/CK 
Endpoint:   mem_rdata_q_reg[23]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[23]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.032
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.085
  Arrival Time                  0.006
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[23] ^ |           |       |   0.000 |   -0.091 | 
     | mem_rdata_q_reg[23] | D0 ^            | SMDFFHQX1 | 0.006 |   0.006 |   -0.085 | 
     +--------------------------------------------------------------------------------+ 
Path 142: MET Hold Check with Pin mem_rdata_q_reg[19]/CK 
Endpoint:   mem_rdata_q_reg[19]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[19]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.034
+ Hold                         -0.052
+ Phase Shift                   0.000
= Required Time                -0.086
  Arrival Time                  0.007
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[19] ^ |           |       |   0.000 |   -0.093 | 
     | mem_rdata_q_reg[19] | D0 ^            | SMDFFHQX1 | 0.007 |   0.007 |   -0.086 | 
     +--------------------------------------------------------------------------------+ 
Path 143: MET Hold Check with Pin count_cycle_reg[10]/CK 
Endpoint:   count_cycle_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn                (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                          0.041
+ Phase Shift                   0.000
= Required Time                 0.042
  Arrival Time                  0.138
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------+ 
     |      Instance       |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                     |            |         |       |  Time   |   Time   | 
     |---------------------+------------+---------+-------+---------+----------| 
     |                     | resetn v   |         |       |   0.000 |   -0.096 | 
     | g133940             | A v -> Y v | AND2XL  | 0.138 |   0.138 |    0.042 | 
     | count_cycle_reg[10] | D v        | SDFFQX1 | 0.000 |   0.138 |    0.042 | 
     +-------------------------------------------------------------------------+ 
Path 144: MET Hold Check with Pin mem_rdata_q_reg[18]/CK 
Endpoint:   mem_rdata_q_reg[18]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[18]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.034
+ Hold                         -0.056
+ Phase Shift                   0.000
= Required Time                -0.090
  Arrival Time                  0.008
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[18] ^ |           |       |   0.000 |   -0.097 | 
     | mem_rdata_q_reg[18] | D0 ^            | SMDFFHQX1 | 0.008 |   0.008 |   -0.090 | 
     +--------------------------------------------------------------------------------+ 
Path 145: MET Hold Check with Pin mem_rdata_q_reg[16]/CK 
Endpoint:   mem_rdata_q_reg[16]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[16]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.034
+ Hold                         -0.056
+ Phase Shift                   0.000
= Required Time                -0.090
  Arrival Time                  0.008
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[16] ^ |           |       |   0.000 |   -0.098 | 
     | mem_rdata_q_reg[16] | D0 ^            | SMDFFHQX1 | 0.008 |   0.008 |   -0.090 | 
     +--------------------------------------------------------------------------------+ 
Path 146: MET Hold Check with Pin mem_rdata_q_reg[17]/CK 
Endpoint:   mem_rdata_q_reg[17]/D0 (^) checked with  leading edge of 'clk'
Beginpoint: mem_rdata[17]          (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.034
+ Hold                         -0.056
+ Phase Shift                   0.000
= Required Time                -0.090
  Arrival Time                  0.008
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------+ 
     |      Instance       |       Arc       |   Cell    | Delay | Arrival | Required | 
     |                     |                 |           |       |  Time   |   Time   | 
     |---------------------+-----------------+-----------+-------+---------+----------| 
     |                     | mem_rdata[17] ^ |           |       |   0.000 |   -0.098 | 
     | mem_rdata_q_reg[17] | D0 ^            | SMDFFHQX1 | 0.008 |   0.008 |   -0.090 | 
     +--------------------------------------------------------------------------------+ 
Path 147: MET Hold Check with Pin count_cycle_reg[9]/CK 
Endpoint:   count_cycle_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                          0.039
+ Phase Shift                   0.000
= Required Time                 0.040
  Arrival Time                  0.139
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.099 | 
     | g133956            | A v -> Y v | AND2XL  | 0.139 |   0.139 |    0.040 | 
     | count_cycle_reg[9] | D v        | SDFFQX1 | 0.000 |   0.139 |    0.040 | 
     +------------------------------------------------------------------------+ 
Path 148: MET Hold Check with Pin count_cycle_reg[5]/CK 
Endpoint:   count_cycle_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                          0.035
+ Phase Shift                   0.000
= Required Time                 0.033
  Arrival Time                  0.142
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.109 | 
     | g133938            | A v -> Y v | AND2XL  | 0.142 |   0.142 |    0.033 | 
     | count_cycle_reg[5] | D v        | SDFFQX1 | 0.000 |   0.142 |    0.033 | 
     +------------------------------------------------------------------------+ 
Path 149: MET Hold Check with Pin count_cycle_reg[3]/CK 
Endpoint:   count_cycle_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                          0.044
+ Phase Shift                   0.000
= Required Time                 0.015
  Arrival Time                  0.124
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.109 | 
     | g133952            | A v -> Y v | AND2XL  | 0.124 |   0.124 |    0.015 | 
     | count_cycle_reg[3] | D v        | SDFFQX1 | 0.000 |   0.124 |    0.015 | 
     +------------------------------------------------------------------------+ 
Path 150: MET Hold Check with Pin count_cycle_reg[1]/CK 
Endpoint:   count_cycle_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.030
+ Hold                          0.044
+ Phase Shift                   0.000
= Required Time                 0.015
  Arrival Time                  0.125
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.110 | 
     | g133950            | A v -> Y v | AND2XL  | 0.125 |   0.125 |    0.015 | 
     | count_cycle_reg[1] | D v        | SDFFQX1 | 0.000 |   0.125 |    0.015 | 
     +------------------------------------------------------------------------+ 
Path 151: MET Hold Check with Pin count_cycle_reg[30]/CK 
Endpoint:   count_cycle_reg[30]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.023
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.125 | 
     | count_cycle_reg[30] | RN ^     | SDFFTRX1 | 0.023 |   0.023 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 152: MET Hold Check with Pin count_cycle_reg[2]/CK 
Endpoint:   count_cycle_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: resetn               (v) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.031
+ Hold                          0.034
+ Phase Shift                   0.000
= Required Time                 0.004
  Arrival Time                  0.129
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance      |    Arc     |  Cell   | Delay | Arrival | Required | 
     |                    |            |         |       |  Time   |   Time   | 
     |--------------------+------------+---------+-------+---------+----------| 
     |                    | resetn v   |         |       |   0.000 |   -0.126 | 
     | g133951            | A v -> Y v | AND2XL  | 0.129 |   0.129 |    0.004 | 
     | count_cycle_reg[2] | D v        | SDFFQX1 | 0.000 |   0.129 |    0.004 | 
     +------------------------------------------------------------------------+ 
Path 153: MET Hold Check with Pin count_cycle_reg[28]/CK 
Endpoint:   count_cycle_reg[28]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.024
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.126 | 
     | count_cycle_reg[28] | RN ^     | SDFFTRX1 | 0.024 |   0.024 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 154: MET Hold Check with Pin count_cycle_reg[29]/CK 
Endpoint:   count_cycle_reg[29]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.025
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.126 | 
     | count_cycle_reg[29] | RN ^     | SDFFTRX4 | 0.025 |   0.025 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 155: MET Hold Check with Pin count_cycle_reg[20]/CK 
Endpoint:   count_cycle_reg[20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.025
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.126 | 
     | count_cycle_reg[20] | RN ^     | SDFFTRX1 | 0.025 |   0.025 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 156: MET Hold Check with Pin count_cycle_reg[19]/CK 
Endpoint:   count_cycle_reg[19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.025
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.126 | 
     | count_cycle_reg[19] | RN ^     | SDFFTRX1 | 0.025 |   0.025 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 157: MET Hold Check with Pin count_cycle_reg[24]/CK 
Endpoint:   count_cycle_reg[24]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.025
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.126 | 
     | count_cycle_reg[24] | RN ^     | SDFFTRX1 | 0.025 |   0.025 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 158: MET Hold Check with Pin count_cycle_reg[60]/CK 
Endpoint:   count_cycle_reg[60]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.100
  Arrival Time                  0.026
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.126 | 
     | count_cycle_reg[60] | RN ^     | SDFFTRX1 | 0.026 |   0.026 |   -0.100 | 
     +------------------------------------------------------------------------+ 
Path 159: MET Hold Check with Pin count_cycle_reg[26]/CK 
Endpoint:   count_cycle_reg[26]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.100
  Arrival Time                  0.026
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.126 | 
     | count_cycle_reg[26] | RN ^     | SDFFTRX1 | 0.026 |   0.026 |   -0.100 | 
     +------------------------------------------------------------------------+ 
Path 160: MET Hold Check with Pin count_cycle_reg[34]/CK 
Endpoint:   count_cycle_reg[34]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.025
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.126 | 
     | count_cycle_reg[34] | RN ^     | SDFFTRX1 | 0.025 |   0.025 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 161: MET Hold Check with Pin count_cycle_reg[12]/CK 
Endpoint:   count_cycle_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.025
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.127 | 
     | count_cycle_reg[12] | RN ^     | SDFFTRX1 | 0.025 |   0.025 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 162: MET Hold Check with Pin count_cycle_reg[59]/CK 
Endpoint:   count_cycle_reg[59]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.100
  Arrival Time                  0.027
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.127 | 
     | count_cycle_reg[59] | RN ^     | SDFFTRX1 | 0.026 |   0.027 |   -0.100 | 
     +------------------------------------------------------------------------+ 
Path 163: MET Hold Check with Pin count_cycle_reg[63]/CK 
Endpoint:   count_cycle_reg[63]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.100
  Arrival Time                  0.027
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.127 | 
     | count_cycle_reg[63] | RN ^     | SDFFTRX1 | 0.026 |   0.027 |   -0.100 | 
     +------------------------------------------------------------------------+ 
Path 164: MET Hold Check with Pin count_cycle_reg[61]/CK 
Endpoint:   count_cycle_reg[61]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.100
  Arrival Time                  0.027
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.127 | 
     | count_cycle_reg[61] | RN ^     | SDFFTRX1 | 0.026 |   0.027 |   -0.100 | 
     +------------------------------------------------------------------------+ 
Path 165: MET Hold Check with Pin count_cycle_reg[57]/CK 
Endpoint:   count_cycle_reg[57]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.100
  Arrival Time                  0.027
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.127 | 
     | count_cycle_reg[57] | RN ^     | SDFFTRX1 | 0.027 |   0.027 |   -0.100 | 
     +------------------------------------------------------------------------+ 
Path 166: MET Hold Check with Pin count_cycle_reg[25]/CK 
Endpoint:   count_cycle_reg[25]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.025
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.127 | 
     | count_cycle_reg[25] | RN ^     | SDFFTRX1 | 0.025 |   0.025 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 167: MET Hold Check with Pin count_cycle_reg[27]/CK 
Endpoint:   count_cycle_reg[27]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.000
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.100
  Arrival Time                  0.026
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.127 | 
     | count_cycle_reg[27] | RN ^     | SDFFTRX1 | 0.026 |   0.026 |   -0.100 | 
     +------------------------------------------------------------------------+ 
Path 168: MET Hold Check with Pin count_cycle_reg[33]/CK 
Endpoint:   count_cycle_reg[33]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.025
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.127 | 
     | count_cycle_reg[33] | RN ^     | SDFFTRX1 | 0.025 |   0.025 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 169: MET Hold Check with Pin count_cycle_reg[32]/CK 
Endpoint:   count_cycle_reg[32]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.103
  Arrival Time                  0.025
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.127 | 
     | count_cycle_reg[32] | RN ^     | SDFFTRX1 | 0.025 |   0.025 |   -0.103 | 
     +------------------------------------------------------------------------+ 
Path 170: MET Hold Check with Pin count_cycle_reg[58]/CK 
Endpoint:   count_cycle_reg[58]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.100
  Arrival Time                  0.027
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.127 | 
     | count_cycle_reg[58] | RN ^     | SDFFTRX1 | 0.027 |   0.027 |   -0.100 | 
     +------------------------------------------------------------------------+ 
Path 171: MET Hold Check with Pin count_cycle_reg[35]/CK 
Endpoint:   count_cycle_reg[35]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.003
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.103
  Arrival Time                  0.024
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.127 | 
     | count_cycle_reg[35] | RN ^     | SDFFTRX1 | 0.024 |   0.024 |   -0.103 | 
     +------------------------------------------------------------------------+ 
Path 172: MET Hold Check with Pin count_cycle_reg[55]/CK 
Endpoint:   count_cycle_reg[55]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.100
  Arrival Time                  0.028
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.128 | 
     | count_cycle_reg[55] | RN ^     | SDFFTRX1 | 0.028 |   0.028 |   -0.100 | 
     +------------------------------------------------------------------------+ 
Path 173: MET Hold Check with Pin count_cycle_reg[54]/CK 
Endpoint:   count_cycle_reg[54]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.100
  Arrival Time                  0.028
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.128 | 
     | count_cycle_reg[54] | RN ^     | SDFFTRX1 | 0.028 |   0.028 |   -0.100 | 
     +------------------------------------------------------------------------+ 
Path 174: MET Hold Check with Pin count_cycle_reg[23]/CK 
Endpoint:   count_cycle_reg[23]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.100
  Arrival Time                  0.028
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.128 | 
     | count_cycle_reg[23] | RN ^     | SDFFTRX1 | 0.028 |   0.028 |   -0.100 | 
     +------------------------------------------------------------------------+ 
Path 175: MET Hold Check with Pin count_cycle_reg[56]/CK 
Endpoint:   count_cycle_reg[56]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.027
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.129 | 
     | count_cycle_reg[56] | RN ^     | SDFFTRX1 | 0.027 |   0.027 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 176: MET Hold Check with Pin count_cycle_reg[53]/CK 
Endpoint:   count_cycle_reg[53]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.029
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.130 | 
     | count_cycle_reg[53] | RN ^     | SDFFTRX1 | 0.029 |   0.029 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 177: MET Hold Check with Pin count_cycle_reg[22]/CK 
Endpoint:   count_cycle_reg[22]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.030
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.131 | 
     | count_cycle_reg[22] | RN ^     | SDFFTRX1 | 0.030 |   0.030 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 178: MET Hold Check with Pin count_cycle_reg[21]/CK 
Endpoint:   count_cycle_reg[21]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.030
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.131 | 
     | count_cycle_reg[21] | RN ^     | SDFFTRX1 | 0.030 |   0.030 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 179: MET Hold Check with Pin count_cycle_reg[49]/CK 
Endpoint:   count_cycle_reg[49]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.030
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.132 | 
     | count_cycle_reg[49] | RN ^     | SDFFTRX4 | 0.030 |   0.030 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 180: MET Hold Check with Pin count_cycle_reg[52]/CK 
Endpoint:   count_cycle_reg[52]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.030
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.132 | 
     | count_cycle_reg[52] | RN ^     | SDFFTRX1 | 0.031 |   0.030 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 181: MET Hold Check with Pin count_cycle_reg[51]/CK 
Endpoint:   count_cycle_reg[51]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.031
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.132 | 
     | count_cycle_reg[51] | RN ^     | SDFFTRX1 | 0.031 |   0.031 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 182: MET Hold Check with Pin count_cycle_reg[50]/CK 
Endpoint:   count_cycle_reg[50]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.031
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.132 | 
     | count_cycle_reg[50] | RN ^     | SDFFTRX1 | 0.031 |   0.031 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 183: MET Hold Check with Pin count_cycle_reg[48]/CK 
Endpoint:   count_cycle_reg[48]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.031
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.133 | 
     | count_cycle_reg[48] | RN ^     | SDFFTRX1 | 0.031 |   0.031 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 184: MET Hold Check with Pin count_cycle_reg[15]/CK 
Endpoint:   count_cycle_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.032
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.133 | 
     | count_cycle_reg[15] | RN ^     | SDFFTRX1 | 0.032 |   0.032 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 185: MET Hold Check with Pin count_cycle_reg[13]/CK 
Endpoint:   count_cycle_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.032
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.134 | 
     | count_cycle_reg[13] | RN ^     | SDFFTRX1 | 0.032 |   0.032 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 186: MET Hold Check with Pin reg_sh_reg[2]/CK 
Endpoint:   reg_sh_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn           (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                -0.100
  Arrival Time                  0.034
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------+ 
     |   Instance    |   Arc    |   Cell   | Delay | Arrival | Required | 
     |               |          |          |       |  Time   |   Time   | 
     |---------------+----------+----------+-------+---------+----------| 
     |               | resetn ^ |          |       |   0.000 |   -0.134 | 
     | reg_sh_reg[2] | RN ^     | SDFFTRX1 | 0.034 |   0.034 |   -0.100 | 
     +------------------------------------------------------------------+ 
Path 187: MET Hold Check with Pin count_cycle_reg[45]/CK 
Endpoint:   count_cycle_reg[45]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.033
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.134 | 
     | count_cycle_reg[45] | RN ^     | SDFFTRX1 | 0.033 |   0.033 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 188: MET Hold Check with Pin reg_sh_reg[4]/CK 
Endpoint:   reg_sh_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn           (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.001
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                -0.100
  Arrival Time                  0.034
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------+ 
     |   Instance    |   Arc    |   Cell   | Delay | Arrival | Required | 
     |               |          |          |       |  Time   |   Time   | 
     |---------------+----------+----------+-------+---------+----------| 
     |               | resetn ^ |          |       |   0.000 |   -0.134 | 
     | reg_sh_reg[4] | RN ^     | SDFFTRX1 | 0.034 |   0.034 |   -0.100 | 
     +------------------------------------------------------------------+ 
Path 189: MET Hold Check with Pin count_cycle_reg[44]/CK 
Endpoint:   count_cycle_reg[44]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.033
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.134 | 
     | count_cycle_reg[44] | RN ^     | SDFFTRX1 | 0.033 |   0.033 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 190: MET Hold Check with Pin reg_sh_reg[0]/CK 
Endpoint:   reg_sh_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn           (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time          0.000
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                -0.100
  Arrival Time                  0.034
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------+ 
     |   Instance    |   Arc    |   Cell   | Delay | Arrival | Required | 
     |               |          |          |       |  Time   |   Time   | 
     |---------------+----------+----------+-------+---------+----------| 
     |               | resetn ^ |          |       |   0.000 |   -0.134 | 
     | reg_sh_reg[0] | RN ^     | SDFFTRX1 | 0.034 |   0.034 |   -0.100 | 
     +------------------------------------------------------------------+ 
Path 191: MET Hold Check with Pin count_cycle_reg[41]/CK 
Endpoint:   count_cycle_reg[41]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.033
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.134 | 
     | count_cycle_reg[41] | RN ^     | SDFFTRX1 | 0.033 |   0.033 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 192: MET Hold Check with Pin count_cycle_reg[47]/CK 
Endpoint:   count_cycle_reg[47]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.032
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.134 | 
     | count_cycle_reg[47] | RN ^     | SDFFTRX1 | 0.032 |   0.032 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 193: MET Hold Check with Pin count_cycle_reg[46]/CK 
Endpoint:   count_cycle_reg[46]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.002
+ Hold                         -0.100
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.032
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.134 | 
     | count_cycle_reg[46] | RN ^     | SDFFTRX1 | 0.032 |   0.032 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 194: MET Hold Check with Pin count_cycle_reg[43]/CK 
Endpoint:   count_cycle_reg[43]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.033
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.135 | 
     | count_cycle_reg[43] | RN ^     | SDFFTRX1 | 0.033 |   0.033 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 195: MET Hold Check with Pin count_cycle_reg[42]/CK 
Endpoint:   count_cycle_reg[42]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                -0.101
  Arrival Time                  0.033
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.135 | 
     | count_cycle_reg[42] | RN ^     | SDFFTRX1 | 0.033 |   0.033 |   -0.101 | 
     +------------------------------------------------------------------------+ 
Path 196: MET Hold Check with Pin count_cycle_reg[40]/CK 
Endpoint:   count_cycle_reg[40]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.033
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.135 | 
     | count_cycle_reg[40] | RN ^     | SDFFTRX1 | 0.033 |   0.033 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 197: MET Hold Check with Pin count_cycle_reg[37]/CK 
Endpoint:   count_cycle_reg[37]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.033
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.135 | 
     | count_cycle_reg[37] | RN ^     | SDFFTRX4 | 0.033 |   0.033 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 198: MET Hold Check with Pin count_cycle_reg[36]/CK 
Endpoint:   count_cycle_reg[36]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.033
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.135 | 
     | count_cycle_reg[36] | RN ^     | SDFFTRX1 | 0.033 |   0.033 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 199: MET Hold Check with Pin count_cycle_reg[39]/CK 
Endpoint:   count_cycle_reg[39]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.034
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.136 | 
     | count_cycle_reg[39] | RN ^     | SDFFTRX1 | 0.034 |   0.034 |   -0.102 | 
     +------------------------------------------------------------------------+ 
Path 200: MET Hold Check with Pin count_cycle_reg[38]/CK 
Endpoint:   count_cycle_reg[38]/RN (^) checked with  leading edge of 'clk'
Beginpoint: resetn                 (^) triggered by  leading edge of '@'
Path Groups: {clk}
Analysis View: view_1
Other End Arrival Time         -0.001
+ Hold                         -0.101
+ Phase Shift                   0.000
= Required Time                -0.102
  Arrival Time                  0.034
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------+ 
     |      Instance       |   Arc    |   Cell   | Delay | Arrival | Required | 
     |                     |          |          |       |  Time   |   Time   | 
     |---------------------+----------+----------+-------+---------+----------| 
     |                     | resetn ^ |          |       |   0.000 |   -0.136 | 
     | count_cycle_reg[38] | RN ^     | SDFFTRX1 | 0.034 |   0.034 |   -0.102 | 
     +------------------------------------------------------------------------+ 

