Sections:
00: "org0001:0" (0-90)


Source: "Pi1MHzvc.s"
                            	     1: #-------------------------------------------------------------------------
                            	     2: # VideoCore IV implementation of 1MHz handler
                            	     3: #-------------------------------------------------------------------------
                            	     4: 
                            	     5: # on entry
                            	     6: # GPIO pins setup by arm
                            	     7: # Addresses passed into vc are VC based
                            	     8: # gpfsel_data_idle setup
                            	     9: 
                            	    10: #  r0 - pointer to shared memory ( VC address) of 1MHz registers
                            	    11: #  r1 - pointer to data to xfer to ARM
                            	    12: #  r2 -
                            	    13: #  r3 - data outputs
                            	    14: #  r4 - debug output control
                            	    15: #  r5 - debug pin mask (0 = no debug  xx= debug pin e.g 1<<21)
                            	    16: 
                            	    17: # Internal register allocation
                            	    18: #  r0 - pointer to shared memory ( VC address) of tube registers
                            	    19: #  r1 - pointer to data to xfer to ARM
                            	    20: #  r2 - unused
                            	    21: #  r3 - Databus and test pin output select
                            	    22: #  r4 - debug output control
                            	    23: #  r5 - debug pin mask (0 = no debug  xx= debug pin e.g 1<<21)
                            	    24: #  r6 - GPFSEL0 constant
                            	    25: #  r7 - External nOE pin
                            	    26: #  r8 - temp
                            	    27: #  r9 -
                            	    28: # r10 -
                            	    29: # r11 -
                            	    30: # r12 - GPIO pins value
                            	    31: # r13 - pointer to doorbell register
                            	    32: # r14 -
                            	    33: # r15 -
                            	    34: 
                            	    35: # GPIO registers
                            	    36: .equ GPFSEL0,       0x7e200000
                            	    37: .equ GPFSEL0_offset, 0
                            	    38: .equ GPSET0_offset, 0x1C
                            	    39: .equ GPCLR0_offset, 0x28
                            	    40: .equ GPLEV0_offset, 0x34
                            	    41: .equ GPEDS0_offset, 0x40
                            	    42: 
                            	    43: # fixed pin bit positions ( TEST passed in dynamically)
                            	    44: .equ nRST,         26
                            	    45: .equ nPCFD,        25
                            	    46: .equ nPCFC,        24
                            	    47: 
                            	    48: .equ RnW,          10
                            	    49: .equ CLK,          27
                            	    50: .equ DATASHIFT,    2
                            	    51: .equ ADDRBUS_SHIFT, (16)
                            	    52: .equ OUTPUTBIT,   (15)
                            	    53: 
                            	    54: .equ ADDRESSBUS_WIDTH, (8 + 1)
                            	    55: .equ DATABUS_WIDTH, 8
                            	    56: 
                            	    57: .equ NPCFC_MASK,    (1<<nPCFC)
                            	    58: 
                            	    59: .equ Pi1MHz_MEM_RNW, (1<<9)
                            	    60: 
                            	    61: .equ GPU_ARM_DBELL, 0x7E00B844
                            	    62: 
                            	    63: .org 0
                            	    64: 
                            	    65: # disable interrupts
                            	    66: 
00:00000000 0500            	    67:   di
00:00000002 434D            	    68:    or     r3, r4       # add in test pin so that it is still enabled
00:00000004 06E80000207E    	    69:    mov    r6, GPFSEL0
00:0000000A 1760            	    70:    mov    r7, 1            # external nOE pin
00:0000000C A960            	    71:    mov    r9, GPCLR0_offset>>2
00:0000000E 0DE844B8007E    	    72:    mov    r13, GPU_ARM_DBELL
                            	    73: 
                            	    74: # poll for nPCFC or nPCFD being low
                            	    75: .balignw 16,1 # Align with nops
                            	    76: Poll_loop:
00:00000020 653A            	    77:    st     r5, GPCLR0_offset(r6)  # Turn off debug signal
                            	    78: 
                            	    79: Poll_access_low:
00:00000022 6C2D            	    80:    ld     r12, GPLEV0_offset(r6)  # loop until we see FRED or JIM low
                            	    81: 
00:00000024 8C6D            	    82:    btst   r12, nPCFC
00:00000026 8CC1D960        	    83:    btstne r12, nPCFD
00:0000002A FC18            	    84:    bne    Poll_access_low
                            	    85: 
00:0000002C 6537            	    86:    st     r5, GPSET0_offset(r6)  # Debug pin
                            	    87: 
00:0000002E BC6D            	    88:    btst   r12, CLK
00:00000030 0818            	    89:    beq    waitforclkhigh
                            	    90: 
                            	    91: waitforclklow:                   # wait for extra half cycle to end
00:00000032 6C2D            	    92:    ld     r12, GPLEV0_offset(r6)
00:00000034 8C6D            	    93:    btst   r12, nPCFC
00:00000036 8CC1D960        	    94:    btstne r12, nPCFD
00:0000003A F318            	    95:    bne    Poll_loop
                            	    96: 
00:0000003C BC6D            	    97:    btst   r12, CLK
00:0000003E FA18            	    98:    bne    waitforclklow
                            	    99: 
                            	   100: .balignw 16,1 # Align with nops
                            	   101: waitforclkhigh:
                            	   102: waitforclkhighloop:
00:00000040 48C35067        	   103:    LSR    r8, r12,ADDRBUS_SHIFT
00:00000044 6C2D            	   104:    ld     r12, GPLEV0_offset(r6)
00:00000046 986E            	   105:    extu   r8, ADDRESSBUS_WIDTH   # bmask Isolate address bus
00:00000048 48A00807        	   106:    ldh    r8, (r0,r8)            # get byte to write out
                            	   107: 
00:0000004C BC6D            	   108:    btst   r12, CLK
00:0000004E 7918            	   109:    beq    waitforclkhighloop
                            	   110: 
                            	   111: # seen rising edge of CLK
                            	   112: # so address bus has now been setup
                            	   113: 
00:00000050 8C6D            	   114:    btst   r12, nPCFC
00:00000052 8CC1D960        	   115:    btstne r12, nPCFD
00:00000056 E518            	   116:    bne    Poll_loop
                            	   117: 
                            	   118: # check if we are in a read or write cycle
                            	   119: # we do this here while the read above is stalling
                            	   120: 
00:00000058 AC6C            	   121:    btst   r12, RnW
00:0000005A 287C            	   122:    lsl    r8, DATASHIFT
00:0000005C 1118            	   123:    beq    writecycle
                            	   124: 
00:0000005E F86C            	   125:    btst   r8, OUTPUTBIT
00:00000060 A86E            	   126:    extu   r8, DATABUS_WIDTH + DATASHIFT      # bmask isolate the databus NB lower bit are already zero form above
                            	   127: 
00:00000062 6837            	   128:    st     r8, GPSET0_offset(r6)  # set up databus
                            	   129:    #beq    skipenablingbus
                            	   130: 
00:00000064 6330            	   131:    st     r3, GPFSEL0_offset(r6) # set databus to output ( only if it has been written to)
                            	   132:    #stne     r7, GPCLR0_offset(r6)  # set external output enable low
00:00000066 27A08930        	   133:    stne   r7,(r6,r9)
                            	   134: 
                            	   135:  skipenablingbus:
00:0000006A 1C09            	   136:    st     r12, (r1)              # post data
00:0000006C DC09            	   137:    st     r12, (r13)             # ring doorbell
                            	   138: 
                            	   139: .balignw 4,1 # Align with nops
                            	   140: waitforclklow2loop:
00:00000070 6C2D            	   141:    ld     r12, GPLEV0_offset(r6)
00:00000072 BC6D            	   142:    btst   r12, CLK
00:00000074 FE18            	   143:    bne    waitforclklow2loop
                            	   144: 
00:00000076 6737            	   145:    st     r7, GPSET0_offset(r6)  # set external output enable high
00:00000078 6430            	   146:    st     r4, GPFSEL0_offset(r6) # data bus to inputs except debug
00:0000007A 683A            	   147:    st     r8, GPCLR0_offset(r6)  # clear databus low
                            	   148: 
00:0000007C 521F            	   149:    b      Poll_loop
                            	   150: 
                            	   151: writecycle:
00:0000007E 673A            	   152:    st     r7, GPCLR0_offset(r6)  # set external output enable low
                            	   153: waitforclkloww2:
00:00000080 C840            	   154:    mov    r8,r12
00:00000082 6C2D            	   155:    ld     r12, GPLEV0_offset(r6)
00:00000084 BC6D            	   156:    btst   r12, CLK
00:00000086 FD18            	   157:    bne    waitforclkloww2
                            	   158: 
00:00000088 1809            	   159:    st     r8, (r1)         # post data
00:0000008A D809            	   160:    st     r8, (r13)        # ring doorbell
00:0000008C 6737            	   161:    st     r7, GPSET0_offset(r6)  # set external output enable high
00:0000008E 491F            	   162:    b      Poll_loop
                            	   163: 


Symbols by name:
ADDRBUS_SHIFT                    S:00000010
ADDRESSBUS_WIDTH                 S:00000009
CLK                              S:0000001B
DATABUS_WIDTH                    S:00000008
DATASHIFT                        S:00000002
GPCLR0_offset                    S:00000028
GPFSEL0                          S:7E200000
GPFSEL0_offset                   S:00000000
GPLEV0_offset                    S:00000034
GPSET0_offset                    S:0000001C
GPU_ARM_DBELL                    S:7E00B844
OUTPUTBIT                        S:0000000F
Poll_access_low                  A:00000022
Poll_loop                        A:00000020
RnW                              S:0000000A
nPCFC                            S:00000018
nPCFD                            S:00000019
skipenablingbus                  A:0000006A
waitforclkhigh                   A:00000040
waitforclkhighloop               A:00000040
waitforclklow                    A:00000032
waitforclklow2loop               A:00000070
waitforclkloww2                  A:00000080
writecycle                       A:0000007E

Symbols by value:
00000000 GPFSEL0_offset
00000002 DATASHIFT
00000008 DATABUS_WIDTH
00000009 ADDRESSBUS_WIDTH
0000000A RnW
0000000F OUTPUTBIT
00000010 ADDRBUS_SHIFT
00000018 nPCFC
00000019 nPCFD
0000001B CLK
0000001C GPSET0_offset
00000020 Poll_loop
00000022 Poll_access_low
00000028 GPCLR0_offset
00000032 waitforclklow
00000034 GPLEV0_offset
00000040 waitforclkhigh
00000040 waitforclkhighloop
0000006A skipenablingbus
00000070 waitforclklow2loop
0000007E writecycle
00000080 waitforclkloww2
7E00B844 GPU_ARM_DBELL
7E200000 GPFSEL0
