
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'ctr_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 299.949 ; gain = 0.000
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1 -flatten_hierarchy none -directive AreaOptimized_medium -control_set_opt_threshold 1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 860 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 817.461 ; gain = 234.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'design_1' declared at 'B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'design_1' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:29]
INFO: [Synth 8-3491] module 'design_1_Processor_0_0' declared at 'b:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/synth/design_1_Processor_0_0.vhd:56' bound to instance 'Processor_0' of component 'design_1_Processor_0_0' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'design_1_Processor_0_0' [b:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/synth/design_1_Processor_0_0.vhd:71]
	Parameter w_12 bound to: 12 - type: integer 
	Parameter w_13 bound to: 13 - type: integer 
	Parameter w_8 bound to: 8 - type: integer 
	Parameter w_11 bound to: 11 - type: integer 
	Parameter w_16 bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Processor' declared at 'B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Processor.vhd:5' bound to instance 'U0' of component 'Processor' [b:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/synth/design_1_Processor_0_0.vhd:110]
INFO: [Synth 8-638] synthesizing module 'Processor' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Processor.vhd:39]
	Parameter w_12 bound to: 12 - type: integer 
	Parameter w_13 bound to: 13 - type: integer 
	Parameter w_8 bound to: 8 - type: integer 
	Parameter w_11 bound to: 11 - type: integer 
	Parameter w_16 bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_no_ctr' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/proc_no_ctr.vhd:44]
	Parameter w_12 bound to: 12 - type: integer 
	Parameter w_13 bound to: 13 - type: integer 
	Parameter w_8 bound to: 8 - type: integer 
	Parameter w_11 bound to: 11 - type: integer 
	Parameter w_16 bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PC' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/PC.vhd:17]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PC' (1#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/PC.vhd:17]
INFO: [Synth 8-638] synthesizing module '\reg ' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/reg.vhd:13]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (2#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/reg.vhd:13]
INFO: [Synth 8-638] synthesizing module 'Timer' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Timer.vhd:17]
	Parameter width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Timer' (3#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Timer.vhd:17]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized0' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/reg.vhd:13]
	Parameter width bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized0' (3#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/reg.vhd:13]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized1' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/reg.vhd:13]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized1' (3#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/reg.vhd:13]
INFO: [Synth 8-638] synthesizing module 'tri_buf' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/tri_buf.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'tri_buf' (4#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/tri_buf.vhd:13]
INFO: [Synth 8-638] synthesizing module 'compare' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/compare.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'compare' (5#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/compare.vhd:16]
INFO: [Synth 8-638] synthesizing module 'Input_rdr' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Input_rdr.vhd:15]
WARNING: [Synth 8-614] signal 'sum' is read in the process but is not in the sensitivity list [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Input_rdr.vhd:19]
WARNING: [Synth 8-614] signal 'Input' is read in the process but is not in the sensitivity list [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Input_rdr.vhd:19]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Input_rdr.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Input_rdr' (6#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Input_rdr.vhd:15]
INFO: [Synth 8-638] synthesizing module 'Speed_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Speed_reg.vhd:20]
	Parameter Dwidth bound to: 12 - type: integer 
	Parameter Awidth bound to: 11 - type: integer 
WARNING: [Synth 8-614] signal 'Wadd_T' is read in the process but is not in the sensitivity list [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Speed_reg.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Speed_reg' (7#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Speed_reg.vhd:20]
INFO: [Synth 8-638] synthesizing module 'Read_addr_gen' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Read_addr_gen.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Read_addr_gen' (8#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Read_addr_gen.vhd:16]
INFO: [Synth 8-638] synthesizing module 'flg_mem' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/flg_mem.vhd:21]
	Parameter Dwidth bound to: 16 - type: integer 
	Parameter Awidth bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flg_mem' (9#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/flg_mem.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'proc_no_ctr' (10#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/proc_no_ctr.vhd:44]
INFO: [Synth 8-638] synthesizing module 'control' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:37]
WARNING: [Synth 8-614] signal 'sen_req_itm_in' is read in the process but is not in the sensitivity list [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:62]
WARNING: [Synth 8-614] signal 'idx' is read in the process but is not in the sensitivity list [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:62]
WARNING: [Synth 8-614] signal 'itm' is read in the process but is not in the sensitivity list [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:62]
WARNING: [Synth 8-614] signal 'flg_rd' is read in the process but is not in the sensitivity list [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:62]
WARNING: [Synth 8-3848] Net profile_ld in module/entity control does not have driver. [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'control' (11#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'Processor' (12#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Processor.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'design_1_Processor_0_0' (13#1) [b:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_Processor_0_0/synth/design_1_Processor_0_0.vhd:71]
INFO: [Synth 8-3491] module 'design_1_RAM_0_0' declared at 'b:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/synth/design_1_RAM_0_0.vhd:56' bound to instance 'RAM_0' of component 'design_1_RAM_0_0' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:97]
INFO: [Synth 8-638] synthesizing module 'design_1_RAM_0_0' [b:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/synth/design_1_RAM_0_0.vhd:65]
	Parameter D_Width bound to: 16 - type: integer 
	Parameter A_Width bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'RAM' declared at 'B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/RAM.vhd:8' bound to instance 'U0' of component 'RAM' [b:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/synth/design_1_RAM_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'RAM' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/RAM.vhd:19]
	Parameter D_Width bound to: 16 - type: integer 
	Parameter A_Width bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'data_reg' is read in the process but is not in the sensitivity list [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/RAM.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'RAM' (14#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/RAM.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'design_1_RAM_0_0' (15#1) [b:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_RAM_0_0/synth/design_1_RAM_0_0.vhd:65]
INFO: [Synth 8-3491] module 'design_1_sensor_val_0_0' declared at 'b:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_sensor_val_0_0/synth/design_1_sensor_val_0_0.vhd:56' bound to instance 'sensor_val_0' of component 'design_1_sensor_val_0_0' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:104]
INFO: [Synth 8-638] synthesizing module 'design_1_sensor_val_0_0' [b:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_sensor_val_0_0/synth/design_1_sensor_val_0_0.vhd:65]
	Parameter D_Width bound to: 8 - type: integer 
	Parameter A_Width bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'sensor_val' declared at 'B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Sensor_val.vhd:8' bound to instance 'U0' of component 'sensor_val' [b:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_sensor_val_0_0/synth/design_1_sensor_val_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'sensor_val' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Sensor_val.vhd:19]
	Parameter D_Width bound to: 8 - type: integer 
	Parameter A_Width bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'data_reg' is read in the process but is not in the sensitivity list [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Sensor_val.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sensor_val' (16#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Sensor_val.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'design_1_sensor_val_0_0' (17#1) [b:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/ip/design_1_sensor_val_0_0/synth/design_1_sensor_val_0_0.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'design_1' (18#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/synth/design_1.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (19#1) [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:25]
WARNING: [Synth 8-3331] design RAM has unconnected port r_add_in[11]
WARNING: [Synth 8-3331] design RAM has unconnected port r_add_in[10]
WARNING: [Synth 8-3331] design control has unconnected port profile_ld
WARNING: [Synth 8-3331] design control has unconnected port sen_req_itm_in[5]
WARNING: [Synth 8-3331] design control has unconnected port sen_req_itm_in[4]
WARNING: [Synth 8-3331] design control has unconnected port sen_req_itm_in[3]
WARNING: [Synth 8-3331] design control has unconnected port sen_req_itm_in[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 911.457 ; gain = 328.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 911.457 ; gain = 328.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 911.457 ; gain = 328.418
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.402 . Memory (MB): peak = 911.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/constrs_2/new/MAP1.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk_0' matched to 'port' objects. [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/constrs_2/new/MAP1.xdc:45]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/constrs_2/new/MAP1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/constrs_2/new/MAP1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1042.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1042.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1042.414 ; gain = 459.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1042.414 ; gain = 459.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/RAM_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/sensor_val_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Processor_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1042.414 ; gain = 459.375
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Current_state_reg' in module 'control'
INFO: [Synth 8-5546] ROM "PC_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spd_add_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Obuf_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ROM_rd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtep_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flg_wdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flg_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "spd_wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "itm" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Ibuf_load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timer_ld" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'count_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Input_rdr.vhd:23]
WARNING: [Synth 8-327] inferring latch for variable 'sum_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Input_rdr.vhd:22]
WARNING: [Synth 8-327] inferring latch for variable 'Wadd_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Speed_reg.vhd:28]
WARNING: [Synth 8-327] inferring latch for variable 'profile_T_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Read_addr_gen.vhd:38]
WARNING: [Synth 8-327] inferring latch for variable 'PC_rst_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_Next_state_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_Next_state_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:57]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 initial |                            00000 |                            00000
                   ideal |                            00001 |                            00001
               fetch_one |                            00010 |                            00010
               fetch_two |                            00011 |                            00011
                  decode |                            00100 |                            00100
                   add2p |                            00101 |                            00101
               add2p_two |                            00110 |                            11011
             add2p_three |                            00111 |                            11010
                   point |                            01000 |                            00110
               point_two |                            01001 |                            11001
                  setval |                            01010 |                            00111
              setval_two |                            01011 |                            10111
            setval_three |                            01100 |                            11000
                 control |                            01101 |                            01000
             control_two |                            01110 |                            10110
                findmean |                            01111 |                            01001
               findmean2 |                            10000 |                            10101
              findmean22 |                            10001 |                            10100
               findmean3 |                            10010 |                            10011
               findmean4 |                            10011 |                            10010
               findmean5 |                            10100 |                            10001
               findmean6 |                            10101 |                            10000
               findmean7 |                            10110 |                            01111
                 compare |                            10111 |                            01010
                     jic |                            11000 |                            01011
                   waitt |                            11001 |                            01100
                  waitt2 |                            11010 |                            01110
                  waitt3 |                            11011 |                            01101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Current_state_reg' using encoding 'sequential' in module 'control'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_Next_state_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'spd_add_load_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'ROM_rd_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:94]
WARNING: [Synth 8-327] inferring latch for variable 'PC_en_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:99]
WARNING: [Synth 8-327] inferring latch for variable 'PC_ld_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:98]
WARNING: [Synth 8-327] inferring latch for variable 'disen_read_block_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:128]
WARNING: [Synth 8-327] inferring latch for variable 'timer_ld_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:256]
WARNING: [Synth 8-327] inferring latch for variable 'flg_wr_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:130]
WARNING: [Synth 8-327] inferring latch for variable 'flg_wdata_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:129]
WARNING: [Synth 8-327] inferring latch for variable 'spd_wr_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:158]
WARNING: [Synth 8-327] inferring latch for variable 'cal_en_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:197]
WARNING: [Synth 8-327] inferring latch for variable 'Mean_load_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:96]
WARNING: [Synth 8-327] inferring latch for variable 'Obuf_load_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'Ibuf_load_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:227]
WARNING: [Synth 8-327] inferring latch for variable 'mtep_load_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:97]
WARNING: [Synth 8-327] inferring latch for variable 'flg_mem_radd_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:205]
WARNING: [Synth 8-327] inferring latch for variable 'sen_req_itm_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:215]
WARNING: [Synth 8-327] inferring latch for variable 'sen_req_idx_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:216]
WARNING: [Synth 8-327] inferring latch for variable 'idx_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:191]
WARNING: [Synth 8-327] inferring latch for variable 'itm_reg' [B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.srcs/sources_1/new/Control.vhd:187]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 1042.414 ; gain = 459.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   5 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 257   
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 512   
	   2 Input     13 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 2     
	  39 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  28 Input      1 Bit        Muxes := 35    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module Timer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module tri_buf 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module compare 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
	   5 Input     13 Bit       Adders := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
Module Input_rdr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
Module Speed_reg 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	              24K Bit         RAMs := 1     
Module Read_addr_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module flg_mem 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 256   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 512   
Module control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	  28 Input      5 Bit        Muxes := 2     
	  39 Input      5 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 35    
	   2 Input      1 Bit        Muxes := 2     
Module RAM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sensor_val 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design RAM has unconnected port r_add_in[11]
WARNING: [Synth 8-3331] design RAM has unconnected port r_add_in[10]
WARNING: [Synth 8-3331] design control has unconnected port profile_ld
WARNING: [Synth 8-3331] design control has unconnected port sen_req_itm_in[5]
WARNING: [Synth 8-3331] design control has unconnected port sen_req_itm_in[4]
WARNING: [Synth 8-3331] design control has unconnected port sen_req_itm_in[3]
WARNING: [Synth 8-3331] design control has unconnected port sen_req_itm_in[2]
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM array_reg_reg to conserve power
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/Processor_0/U0/CONTROL_U/Ibuf_load_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/Processor_0/U0/CONTROL_U/\flg_mem_radd_reg[7] )
WARNING: [Synth 8-3332] Sequential element (Ibuf_load_reg) is unused and will be removed from module control.
WARNING: [Synth 8-3332] Sequential element (flg_mem_radd_reg[7]) is unused and will be removed from module control.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:42 . Memory (MB): peak = 1042.414 ; gain = 459.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|RAM         | data_reg_reg | 1024x16       | Block RAM      | 
|sensor_val  | data_reg_reg | 128x8         | Block RAM      | 
+------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+-----------------------------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                    | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem | array_reg_reg | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-----------------------------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:57 ; elapsed = 00:02:06 . Memory (MB): peak = 1042.414 ; gain = 459.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:26 . Memory (MB): peak = 1156.227 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-----------------------------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                    | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem | array_reg_reg | 2 K x 12(READ_FIRST)   | W |   | 2 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-----------------------------------------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance design_1_i/Processor_0/U0/No_CTR_sys/Speed_mem/array_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/RAM_0/U0/data_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance design_1_i/sensor_val_0/U0/data_reg_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:30 ; elapsed = 00:02:39 . Memory (MB): peak = 1156.227 ; gain = 573.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:53 ; elapsed = 00:03:02 . Memory (MB): peak = 1156.227 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:53 ; elapsed = 00:03:02 . Memory (MB): peak = 1156.227 ; gain = 573.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:30 ; elapsed = 00:03:40 . Memory (MB): peak = 1156.227 ; gain = 573.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |    25|
|3     |LUT1       |    21|
|4     |LUT2       |    60|
|5     |LUT3       |    42|
|6     |LUT4       |    16|
|7     |LUT5       |    69|
|8     |LUT6       |  5364|
|9     |MUXF7      |   479|
|10    |MUXF8      |   228|
|11    |RAMB18E1   |     1|
|12    |RAMB18E1_1 |     1|
|13    |RAMB36E1   |     1|
|14    |FDCE       |    82|
|15    |FDRE       |  4097|
|16    |LD         |    55|
|17    |LDC        |    18|
|18    |IBUF       |    10|
|19    |OBUF       |    12|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------+------------------------+------+
|      |Instance                |Module                  |Cells |
+------+------------------------+------------------------+------+
|1     |top                     |                        | 10582|
|2     |  design_1_i            |design_1                | 10559|
|3     |    Processor_0         |design_1_Processor_0_0  | 10555|
|4     |      U0                |Processor               | 10555|
|5     |        No_CTR_sys      |proc_no_ctr             | 10456|
|6     |          PC            |PC                      |    29|
|7     |          Ins_reg       |reg__525                |    12|
|8     |          Timer         |Timer                   |    42|
|9     |          Mean_reg      |reg__parameterized0     |    13|
|10    |          Mean_Temp_Reg |reg__parameterized1__1  |     8|
|11    |          Output_Buffer |\reg                    |    12|
|12    |          Input_Buffer  |reg__parameterized1     |     8|
|13    |          tri_buf       |tri_buf                 |    12|
|14    |          compare       |compare                 |    65|
|15    |          Input_Reader  |Input_rdr               |    35|
|16    |          Speed_mem     |Speed_reg               |    12|
|17    |          Read_addr_gen |Read_addr_gen           |    15|
|18    |          Flag_mem      |flg_mem                 | 10193|
|19    |        CONTROL_U       |control                 |    99|
|20    |    RAM_0               |design_1_RAM_0_0        |     2|
|21    |      U0                |RAM                     |     2|
|22    |    sensor_val_0        |design_1_sensor_val_0_0 |     2|
|23    |      U0                |sensor_val              |     2|
+------+------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:30 ; elapsed = 00:03:40 . Memory (MB): peak = 1156.227 ; gain = 573.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:57 ; elapsed = 00:03:30 . Memory (MB): peak = 1156.227 ; gain = 442.230
Synthesis Optimization Complete : Time (s): cpu = 00:03:31 ; elapsed = 00:03:41 . Memory (MB): peak = 1156.227 ; gain = 573.188
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.331 . Memory (MB): peak = 1156.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 808 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'flg_mem' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1156.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  LD => LDCE: 55 instances
  LDC => LDCE: 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:51 ; elapsed = 00:04:04 . Memory (MB): peak = 1156.227 ; gain = 856.277
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1156.227 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'B:/Vivado_Projects/EEX7436/EEX7436_NEW11/EEX7436_Project/EEX7436_Project.runs/synth_2/design_1_wrapper.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Dec 29 13:37:16 2023...
