Analysis & Synthesis report for final-project
Sun Dec 03 14:49:20 2017
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. General Register Statistics
 10. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 11. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 12. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 13. lpm_mult Parameter Settings by Entity Instance
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 03 14:49:20 2017       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; final-project                               ;
; Top-level Entity Name              ; armController                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 351                                         ;
;     Total combinational functions  ; 351                                         ;
;     Dedicated logic registers      ; 20                                          ;
; Total registers                    ; 20                                          ;
; Total pins                         ; 11                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 3                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; armController      ; final-project      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; 4                  ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; armController.v                  ; yes             ; User Verilog HDL File        ; C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v            ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf                 ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/csa_add.inc                  ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.inc                 ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muleabz.inc                  ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_lfrg.inc                 ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_boothc.inc               ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult.inc             ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc           ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc                  ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf                 ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf              ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.inc                  ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/look_add.inc                 ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc      ;         ;
; db/add_sub_ogh.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/add_sub_ogh.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.tdf                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_9jm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/lpm_divide_9jm.tdf      ;         ;
; db/sign_div_unsign_1mh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/sign_div_unsign_1mh.tdf ;         ;
; db/alt_u_div_m7f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/alt_u_div_m7f.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/add_sub_8pc.tdf         ;         ;
; db/mult_eft.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/mult_eft.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 351                                                                                                                        ;
;                                             ;                                                                                                                            ;
; Total combinational functions               ; 351                                                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                                                            ;
;     -- 4 input functions                    ; 79                                                                                                                         ;
;     -- 3 input functions                    ; 104                                                                                                                        ;
;     -- <=2 input functions                  ; 168                                                                                                                        ;
;                                             ;                                                                                                                            ;
; Logic elements by mode                      ;                                                                                                                            ;
;     -- normal mode                          ; 215                                                                                                                        ;
;     -- arithmetic mode                      ; 136                                                                                                                        ;
;                                             ;                                                                                                                            ;
; Total registers                             ; 20                                                                                                                         ;
;     -- Dedicated logic registers            ; 20                                                                                                                         ;
;     -- I/O registers                        ; 0                                                                                                                          ;
;                                             ;                                                                                                                            ;
; I/O pins                                    ; 11                                                                                                                         ;
;                                             ;                                                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 3                                                                                                                          ;
;                                             ;                                                                                                                            ;
; Maximum fan-out node                        ; lpm_divide:Div0|lpm_divide_9jm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_m7f:divider|add_sub_8_result_int[9]~14 ;
; Maximum fan-out                             ; 23                                                                                                                         ;
; Total fan-out                               ; 1022                                                                                                                       ;
; Average fan-out                             ; 2.57                                                                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name         ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |armController                              ; 351 (37)            ; 20 (1)                    ; 0           ; 3            ; 1       ; 1         ; 11   ; 0            ; |armController                                                                                                   ; armController       ; work         ;
;    |lpm_divide:Div0|                        ; 265 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |armController|lpm_divide:Div0                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_9jm:auto_generated|       ; 265 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |armController|lpm_divide:Div0|lpm_divide_9jm:auto_generated                                                     ; lpm_divide_9jm      ; work         ;
;          |sign_div_unsign_1mh:divider|      ; 265 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |armController|lpm_divide:Div0|lpm_divide_9jm:auto_generated|sign_div_unsign_1mh:divider                         ; sign_div_unsign_1mh ; work         ;
;             |alt_u_div_m7f:divider|         ; 265 (265)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |armController|lpm_divide:Div0|lpm_divide_9jm:auto_generated|sign_div_unsign_1mh:divider|alt_u_div_m7f:divider   ; alt_u_div_m7f       ; work         ;
;    |lpm_mult:Mult0|                         ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |armController|lpm_mult:Mult0                                                                                    ; lpm_mult            ; work         ;
;       |multcore:mult_core|                  ; 28 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |armController|lpm_mult:Mult0|multcore:mult_core                                                                 ; multcore            ; work         ;
;          |mpar_add:padder|                  ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |armController|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|          ; 11 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |armController|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                |add_sub_ogh:auto_generated| ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |armController|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated ; add_sub_ogh         ; work         ;
;    |lpm_mult:Mult1|                         ; 1 (0)               ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |armController|lpm_mult:Mult1                                                                                    ; lpm_mult            ; work         ;
;       |mult_eft:auto_generated|             ; 1 (1)               ; 0 (0)                     ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |armController|lpm_mult:Mult1|mult_eft:auto_generated                                                            ; mult_eft            ; work         ;
;    |milCounter:counter|                     ; 20 (20)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |armController|milCounter:counter                                                                                ; milCounter          ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 3           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 20    ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 19           ; Untyped             ;
; LPM_WIDTHR                                     ; 19           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 19             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_9jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 19           ; Untyped             ;
; LPM_WIDTHB                                     ; 6            ; Untyped             ;
; LPM_WIDTHP                                     ; 25           ; Untyped             ;
; LPM_WIDTHR                                     ; 25           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_eft     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 2              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11             ;
;     -- LPM_WIDTHB                     ; 8              ;
;     -- LPM_WIDTHP                     ; 19             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; YES            ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 19             ;
;     -- LPM_WIDTHB                     ; 6              ;
;     -- LPM_WIDTHP                     ; 25             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 20                          ;
;     SCLR              ; 19                          ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 351                         ;
;     arith             ; 136                         ;
;         2 data inputs ; 38                          ;
;         3 data inputs ; 98                          ;
;     normal            ; 215                         ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 115                         ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 79                          ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 33.50                       ;
; Average LUT depth     ; 25.03                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Dec 03 14:49:02 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final-project -c final-project
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file gpiotest.v
    Info (12023): Found entity 1: gpioTest File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/gpioTest.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file armcontroller.v
    Info (12023): Found entity 1: armController File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v Line: 1
    Info (12023): Found entity 2: milCounter File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file signextender.v
    Info (12023): Found entity 1: signExtender File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/signExtender.v Line: 4
Info (12021): Found 6 design units, including 6 entities, in source file rightshifter.v
    Info (12023): Found entity 1: rightshifter File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v Line: 1
    Info (12023): Found entity 2: shift16r File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v Line: 29
    Info (12023): Found entity 3: shift8r File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v Line: 39
    Info (12023): Found entity 4: shift4r File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v Line: 49
    Info (12023): Found entity 5: shift2r File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v Line: 59
    Info (12023): Found entity 6: shift1r File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/rightshifter.v Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/regfile.v Line: 1
Info (12021): Found 9 design units, including 9 entities, in source file processor.v
    Info (12023): Found entity 1: processor File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v Line: 41
    Info (12023): Found entity 2: fetch File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v Line: 373
    Info (12023): Found entity 3: decode File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v Line: 409
    Info (12023): Found entity 4: control File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v Line: 434
    Info (12023): Found entity 5: pipelineLatch File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v Line: 480
    Info (12023): Found entity 6: regFileLogic File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v Line: 576
    Info (12023): Found entity 7: execute File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v Line: 623
    Info (12023): Found entity 8: errorCodeFinder File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v Line: 717
    Info (12023): Found entity 9: branchLogic File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/processor.v Line: 748
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1.v
    Info (12023): Found entity 1: mux4to1 File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/mux4to1.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file multiplier.v
    Info (12023): Found entity 1: multiplier File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v Line: 1
    Info (12023): Found entity 2: equalOne File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v Line: 95
    Info (12023): Found entity 3: equalMaxPositive File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multiplier.v Line: 119
Info (12021): Found 1 design units, including 1 entities, in source file multdiv.v
    Info (12023): Found entity 1: multdiv File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/multdiv.v Line: 1
Info (12021): Found 6 design units, including 6 entities, in source file leftshifter.v
    Info (12023): Found entity 1: leftshifter File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v Line: 1
    Info (12023): Found entity 2: shift16 File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v Line: 29
    Info (12023): Found entity 3: shift8 File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v Line: 39
    Info (12023): Found entity 4: shift4 File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v Line: 49
    Info (12023): Found entity 5: shift2 File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v Line: 59
    Info (12023): Found entity 6: shift1 File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/leftshifter.v Line: 69
Warning (12019): Can't analyze file -- file imem_bb.v is missing
Warning (12019): Can't analyze file -- file imem.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file fivebitmux4to1.v
    Info (12023): Found entity 1: fiveBitmux4to1 File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/fiveBitmux4to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file equalzero.v
    Info (12023): Found entity 1: equalZero File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/equalZero.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file equalitychecker.v
    Info (12023): Found entity 1: equalityChecker File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/equalityChecker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ecedffe.v
    Info (12023): Found entity 1: ecedffe File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/ecedffe.v Line: 1
Warning (12019): Can't analyze file -- file dmem_bb.v is missing
Warning (12019): Can't analyze file -- file dmem.v is missing
Info (12021): Found 4 design units, including 4 entities, in source file divider.v
    Info (12023): Found entity 1: divider File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v Line: 1
    Info (12023): Found entity 2: divisionOp File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v Line: 103
    Info (12023): Found entity 3: exitOp File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v Line: 130
    Info (12023): Found entity 4: negater File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/divider.v Line: 146
Info (12021): Found 1 design units, including 1 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter34.v
    Info (12023): Found entity 1: counter34 File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/counter34.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter32.v
    Info (12023): Found entity 1: counter32 File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/counter32.v Line: 1
Info (12021): Found 8 design units, including 8 entities, in source file cla.v
    Info (12023): Found entity 1: cla File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v Line: 1
    Info (12023): Found entity 2: oneBit File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v Line: 32
    Info (12023): Found entity 3: logic1 File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v Line: 47
    Info (12023): Found entity 4: logic2 File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v Line: 61
    Info (12023): Found entity 5: logic3 File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v Line: 77
    Info (12023): Found entity 6: logic4 File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v Line: 93
    Info (12023): Found entity 7: blockL0 File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v Line: 111
    Info (12023): Found entity 8: blockL1 File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/cla.v Line: 156
Info (12021): Found 4 design units, including 4 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v Line: 1
    Info (12023): Found entity 2: nequalityChecker File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v Line: 31
    Info (12023): Found entity 3: bitwiseAnd File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v Line: 63
    Info (12023): Found entity 4: bitwiseOr File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/alu.v Line: 103
Info (12127): Elaborating entity "armController" for the top level hierarchy
Info (12128): Elaborating entity "milCounter" for hierarchy "milCounter:counter" File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v Line: 12
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v Line: 21
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v Line: 21
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v Line: 21
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v Line: 21
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/add_sub_ogh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v Line: 21
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v Line: 21
    Info (12134): Parameter "LPM_WIDTHN" = "19"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9jm.tdf
    Info (12023): Found entity 1: lpm_divide_9jm File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/lpm_divide_9jm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_1mh File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/sign_div_unsign_1mh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_m7f.tdf
    Info (12023): Found entity 1: alt_u_div_m7f File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/alt_u_div_m7f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v Line: 21
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/armController.v Line: 21
    Info (12134): Parameter "LPM_WIDTHA" = "19"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_eft.tdf
    Info (12023): Found entity 1: mult_eft File: C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/db/mult_eft.tdf Line: 30
Info (13014): Ignored 3 buffer(s)
    Info (13019): Ignored 3 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/output_files/final-project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 365 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 351 logic cells
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 653 megabytes
    Info: Processing ended: Sun Dec 03 14:49:20 2017
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/light/Desktop/ECE 350/final-project-vishnu-alex/output_files/final-project.map.smsg.


