
---------- Begin Simulation Statistics ----------
final_tick                               175073294000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191037                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714760                       # Number of bytes of host memory used
host_op_rate                                   191418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   523.46                       # Real time elapsed on the host
host_tick_rate                              334454922                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.175073                       # Number of seconds simulated
sim_ticks                                175073294000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.563766                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104324                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113544                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635703                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                298                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             790                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              492                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4390256                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66046                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.750733                       # CPI: cycles per instruction
system.cpu.discardedOps                        196888                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42629109                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485781                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11034002                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        41876002                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.571189                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        175073294                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133197292                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       315054                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        632343                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          366                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           24                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       893965                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        29976                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1788418                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          30000                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 175073294000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             135518                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       258786                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56213                       # Transaction distribution
system.membus.trans_dist::ReadExReq            181826                       # Transaction distribution
system.membus.trans_dist::ReadExResp           181826                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        135518                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       949687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 949687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     73744640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                73744640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            317344                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  317344    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              317344                       # Request fanout histogram
system.membus.respLayer1.occupancy         3005025500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          2702631000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 175073294000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            538063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1075829                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          290                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          161476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           356392                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          356392                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           526                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       537537                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2681531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2682873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       104448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    219004416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              219108864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          343632                       # Total snoops (count)
system.tol2bus.snoopTraffic                  33124608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1238087                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024548                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.154867                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1207719     97.55%     97.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  30344      2.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     24      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1238087                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5057750000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4469646998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2630000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 175073294000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               577007                       # number of demand (read+write) hits
system.l2.demand_hits::total                   577109                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              577007                       # number of overall hits
system.l2.overall_hits::total                  577109                       # number of overall hits
system.l2.demand_misses::.cpu.inst                424                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             316922                       # number of demand (read+write) misses
system.l2.demand_misses::total                 317346                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               424                       # number of overall misses
system.l2.overall_misses::.cpu.data            316922                       # number of overall misses
system.l2.overall_misses::total                317346                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     45773000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  36735348000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      36781121000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     45773000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  36735348000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     36781121000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              526                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           893929                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               894455                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             526                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          893929                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              894455                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.806084                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.354527                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.354793                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.806084                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.354527                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.354793                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107955.188679                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 115912.899704                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115902.267557                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 107955.188679                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 115912.899704                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115902.267557                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              258786                       # number of writebacks
system.l2.writebacks::total                    258786                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        316920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            317344                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       316920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           317344                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37293000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  30396764000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30434057000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37293000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  30396764000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30434057000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.806084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.354525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.354790                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.806084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.354525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.354790                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87955.188679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95913.050612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95902.418196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87955.188679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95913.050612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95902.418196                       # average overall mshr miss latency
system.l2.replacements                         343632                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       817043                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           817043                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       817043                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       817043                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          283                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              283                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          283                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          283                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1367                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1367                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            174566                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                174566                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          181826                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              181826                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  21495046000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21495046000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        356392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            356392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.510185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.510185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118217.669640                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118217.669640                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       181826                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         181826                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  17858526000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17858526000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.510185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.510185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98217.669640                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98217.669640                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              424                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     45773000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45773000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.806084                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.806084                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107955.188679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107955.188679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          424                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37293000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37293000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.806084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.806084                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87955.188679                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87955.188679                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        402441                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            402441                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       135096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          135096                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15240302000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15240302000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       537537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        537537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.251324                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.251324                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 112810.904838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112810.904838                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       135094                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       135094                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  12538238000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12538238000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.251320                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.251320                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92811.212933                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92811.212933                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 175073294000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2026.402275                       # Cycle average of tags in use
system.l2.tags.total_refs                     1786683                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    345680                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.168604                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.543216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         7.683905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1961.175155                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.028097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.957605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989454                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          441                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3921784                       # Number of tag accesses
system.l2.tags.data_accesses                  3921784                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 175073294000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       40565760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40620032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     33124608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33124608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          316920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              317344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       258786                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             258786                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            309996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         231707299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             232017294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       309996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           309996                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189204231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189204231                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189204231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           309996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        231707299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            421221526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    516884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    623539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.027060680500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29685                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29685                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1211079                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             487835                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      317344                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     258786                       # Number of write requests accepted
system.mem_ctrls.readBursts                    634688                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   517572                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10301                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   688                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             38053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             40898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             46523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             35765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             44934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             36715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             30772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            38847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            34932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            37478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            52405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             34207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             40244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             38284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             29896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            27212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            31572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            49086                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14951710750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3121935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26658967000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23946.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42696.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   415652                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  327601                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                634688                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               517572                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  280335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  290161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   21869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  30264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  30047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  29824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       397989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    183.518318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   148.984720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   187.905952                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20288      5.10%      5.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       315513     79.28%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34123      8.57%     92.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6272      1.58%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2557      0.64%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1777      0.45%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1236      0.31%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1103      0.28%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15120      3.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       397989                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        29685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.033485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.362589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.031162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         29632     99.82%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           36      0.12%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29685                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.411521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.360762                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.347999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11708     39.44%     39.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1290      4.35%     43.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12916     43.51%     87.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              953      3.21%     90.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2398      8.08%     98.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              256      0.86%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              119      0.40%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               31      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                9      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29685                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               39960768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  659264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33079104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40620032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33124608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       228.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       188.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    232.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  175073219000                       # Total gap between requests
system.mem_ctrls.avgGap                     303877.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     39906496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     33079104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 309995.880925162695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 227941652.825701683760                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 188944317.229788362980                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       633840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       517572                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28889000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  26630078000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4091833589500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34067.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42013.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7905824.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1351859040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            718514940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2146548180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1301366880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13819565760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      41921688540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31925670720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        93185214060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        532.264013                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  82566893000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5845840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  86660561000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1489825260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            791853315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2311575000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1396647540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13819565760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42334269360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31578234240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        93721970475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        535.329909                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  81668629750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5845840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  87558824250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    175073294000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 175073294000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8693072                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8693072                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8693072                       # number of overall hits
system.cpu.icache.overall_hits::total         8693072                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          526                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            526                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          526                       # number of overall misses
system.cpu.icache.overall_misses::total           526                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50692000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50692000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50692000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50692000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8693598                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8693598                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8693598                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8693598                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 96372.623574                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 96372.623574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 96372.623574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 96372.623574                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          290                       # number of writebacks
system.cpu.icache.writebacks::total               290                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          526                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          526                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          526                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          526                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49640000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49640000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49640000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49640000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 94372.623574                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94372.623574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 94372.623574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94372.623574                       # average overall mshr miss latency
system.cpu.icache.replacements                    290                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8693072                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8693072                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          526                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           526                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50692000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50692000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8693598                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8693598                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 96372.623574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 96372.623574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49640000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49640000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 94372.623574                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94372.623574                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 175073294000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           206.199271                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8693598                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               526                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16527.752852                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   206.199271                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.805466                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.805466                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          236                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17387722                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17387722                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 175073294000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 175073294000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 175073294000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51247767                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51247767                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51248324                       # number of overall hits
system.cpu.dcache.overall_hits::total        51248324                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       922501                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         922501                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       930363                       # number of overall misses
system.cpu.dcache.overall_misses::total        930363                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  55900739000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  55900739000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  55900739000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  55900739000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52170268                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52170268                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52178687                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52178687                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017683                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017683                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017830                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017830                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60596.941358                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60596.941358                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60084.869024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60084.869024                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       817043                       # number of writebacks
system.cpu.dcache.writebacks::total            817043                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32548                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32548                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       889953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       889953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       893929                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       893929                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  51221584000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  51221584000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  51634506000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  51634506000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017059                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017059                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017132                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017132                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57555.381015                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57555.381015                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57761.305428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57761.305428                       # average overall mshr miss latency
system.cpu.dcache.replacements                 893673                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40655884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40655884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       536213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        536213                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  26145772000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  26145772000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41192097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41192097                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.013017                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013017                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48760.048712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48760.048712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2652                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2652                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       533561                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       533561                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  24967876000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24967876000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012953                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012953                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46794.791973                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46794.791973                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10591883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10591883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       386288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       386288                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  29754967000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29754967000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77027.935116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77027.935116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        29896                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        29896                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       356392                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       356392                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  26253708000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26253708000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032464                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73665.256235                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73665.256235                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          557                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           557                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7862                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7862                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933840                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933840                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3976                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3976                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    412922000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    412922000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.472265                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.472265                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 103853.621730                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 103853.621730                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 175073294000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.080034                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52142329                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            893929                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             58.329385                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.080034                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992500                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105251455                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105251455                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 175073294000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 175073294000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
