<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA332
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Mon Apr 14 11:26:30 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/hdl/controller_down_counter_borrar/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "clk" 80.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   86.558MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "clk" 80.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[24]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:              11.387ns  (45.3% logic, 54.7% route), 13 logic levels.

 Constraint Details:

     11.387ns physical path delay SLICE_30 to SLICE_10 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 12.334ns) by 0.947ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C17C.CLK to     R19C17C.Q0 SLICE_30 (from clk_c)
ROUTE         4     1.739     R19C17C.Q0 to     R19C17A.A0 current_state[24]
CTOF_DEL    ---     0.495     R19C17A.A0 to     R19C17A.F0 SLICE_68
ROUTE         2     1.202     R19C17A.F0 to     R19C20A.C1 N_653
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 SLICE_35
ROUTE         8     0.818     R19C20A.F1 to     R19C18C.C1 un37_li[4]
CTOOFX_DEL  ---     0.721     R19C18C.C1 to   R19C18C.OFX0 delay_cycles_14_3_.delay_counter_4_m[0]/SLICE_34
ROUTE         3     0.993   R19C18C.OFX0 to     R19C20D.D0 delay_cycles[4]
CTOF_DEL    ---     0.495     R19C20D.D0 to     R19C20D.F0 SLICE_44
ROUTE        15     1.473     R19C20D.F0 to     R19C21A.B1 un1_delay_cycles_12
C1TOFCO_DE  ---     0.889     R19C21A.B1 to    R19C21A.FCO SLICE_0
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R19C21B.FCI to    R19C21B.FCO SLICE_16
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R19C21C.FCI to    R19C21C.FCO SLICE_15
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R19C21D.FCI to    R19C21D.FCO SLICE_14
ROUTE         1     0.000    R19C21D.FCO to    R19C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R19C22A.FCI to    R19C22A.FCO SLICE_13
ROUTE         1     0.000    R19C22A.FCO to    R19C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R19C22B.FCI to    R19C22B.FCO SLICE_12
ROUTE         1     0.000    R19C22B.FCO to    R19C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R19C22C.FCI to    R19C22C.FCO SLICE_11
ROUTE         1     0.000    R19C22C.FCO to    R19C22D.FCI delay_counter_cry[12]
FCITOF1_DE  ---     0.643    R19C22D.FCI to     R19C22D.F1 SLICE_10
ROUTE         1     0.000     R19C22D.F1 to    R19C22D.DI1 delay_counter_s[14] (to clk_c)
                  --------
                   11.387   (45.3% logic, 54.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C17C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.947ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[24]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:              11.387ns  (45.3% logic, 54.7% route), 13 logic levels.

 Constraint Details:

     11.387ns physical path delay SLICE_30 to SLICE_10 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 12.334ns) by 0.947ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C17C.CLK to     R19C17C.Q0 SLICE_30 (from clk_c)
ROUTE         4     1.739     R19C17C.Q0 to     R19C17A.A0 current_state[24]
CTOF_DEL    ---     0.495     R19C17A.A0 to     R19C17A.F0 SLICE_68
ROUTE         2     1.202     R19C17A.F0 to     R19C20A.C1 N_653
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 SLICE_35
ROUTE         8     0.818     R19C20A.F1 to     R19C18C.C0 un37_li[4]
CTOOFX_DEL  ---     0.721     R19C18C.C0 to   R19C18C.OFX0 delay_cycles_14_3_.delay_counter_4_m[0]/SLICE_34
ROUTE         3     0.993   R19C18C.OFX0 to     R19C20D.D0 delay_cycles[4]
CTOF_DEL    ---     0.495     R19C20D.D0 to     R19C20D.F0 SLICE_44
ROUTE        15     1.473     R19C20D.F0 to     R19C21A.B1 un1_delay_cycles_12
C1TOFCO_DE  ---     0.889     R19C21A.B1 to    R19C21A.FCO SLICE_0
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R19C21B.FCI to    R19C21B.FCO SLICE_16
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R19C21C.FCI to    R19C21C.FCO SLICE_15
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R19C21D.FCI to    R19C21D.FCO SLICE_14
ROUTE         1     0.000    R19C21D.FCO to    R19C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R19C22A.FCI to    R19C22A.FCO SLICE_13
ROUTE         1     0.000    R19C22A.FCO to    R19C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R19C22B.FCI to    R19C22B.FCO SLICE_12
ROUTE         1     0.000    R19C22B.FCO to    R19C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R19C22C.FCI to    R19C22C.FCO SLICE_11
ROUTE         1     0.000    R19C22C.FCO to    R19C22D.FCI delay_counter_cry[12]
FCITOF1_DE  ---     0.643    R19C22D.FCI to     R19C22D.F1 SLICE_10
ROUTE         1     0.000     R19C22D.F1 to    R19C22D.DI1 delay_counter_s[14] (to clk_c)
                  --------
                   11.387   (45.3% logic, 54.7% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C17C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.005ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[24]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:              11.329ns  (45.1% logic, 54.9% route), 13 logic levels.

 Constraint Details:

     11.329ns physical path delay SLICE_30 to SLICE_10 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 12.334ns) by 1.005ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C17C.CLK to     R19C17C.Q0 SLICE_30 (from clk_c)
ROUTE         4     1.739     R19C17C.Q0 to     R19C17A.A0 current_state[24]
CTOF_DEL    ---     0.495     R19C17A.A0 to     R19C17A.F0 SLICE_68
ROUTE         2     1.202     R19C17A.F0 to     R19C20A.C1 N_653
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 SLICE_35
ROUTE         8     0.818     R19C20A.F1 to     R19C18C.C1 un37_li[4]
CTOOFX_DEL  ---     0.721     R19C18C.C1 to   R19C18C.OFX0 delay_cycles_14_3_.delay_counter_4_m[0]/SLICE_34
ROUTE         3     0.993   R19C18C.OFX0 to     R19C20D.D0 delay_cycles[4]
CTOF_DEL    ---     0.495     R19C20D.D0 to     R19C20D.F0 SLICE_44
ROUTE        15     1.473     R19C20D.F0 to     R19C21A.B1 un1_delay_cycles_12
C1TOFCO_DE  ---     0.889     R19C21A.B1 to    R19C21A.FCO SLICE_0
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R19C21B.FCI to    R19C21B.FCO SLICE_16
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R19C21C.FCI to    R19C21C.FCO SLICE_15
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R19C21D.FCI to    R19C21D.FCO SLICE_14
ROUTE         1     0.000    R19C21D.FCO to    R19C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R19C22A.FCI to    R19C22A.FCO SLICE_13
ROUTE         1     0.000    R19C22A.FCO to    R19C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R19C22B.FCI to    R19C22B.FCO SLICE_12
ROUTE         1     0.000    R19C22B.FCO to    R19C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R19C22C.FCI to    R19C22C.FCO SLICE_11
ROUTE         1     0.000    R19C22C.FCO to    R19C22D.FCI delay_counter_cry[12]
FCITOF0_DE  ---     0.585    R19C22D.FCI to     R19C22D.F0 SLICE_10
ROUTE         1     0.000     R19C22D.F0 to    R19C22D.DI0 delay_counter_s[13] (to clk_c)
                  --------
                   11.329   (45.1% logic, 54.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C17C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.005ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[24]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[13]  (to clk_c +)

   Delay:              11.329ns  (45.1% logic, 54.9% route), 13 logic levels.

 Constraint Details:

     11.329ns physical path delay SLICE_30 to SLICE_10 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 12.334ns) by 1.005ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C17C.CLK to     R19C17C.Q0 SLICE_30 (from clk_c)
ROUTE         4     1.739     R19C17C.Q0 to     R19C17A.A0 current_state[24]
CTOF_DEL    ---     0.495     R19C17A.A0 to     R19C17A.F0 SLICE_68
ROUTE         2     1.202     R19C17A.F0 to     R19C20A.C1 N_653
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 SLICE_35
ROUTE         8     0.818     R19C20A.F1 to     R19C18C.C0 un37_li[4]
CTOOFX_DEL  ---     0.721     R19C18C.C0 to   R19C18C.OFX0 delay_cycles_14_3_.delay_counter_4_m[0]/SLICE_34
ROUTE         3     0.993   R19C18C.OFX0 to     R19C20D.D0 delay_cycles[4]
CTOF_DEL    ---     0.495     R19C20D.D0 to     R19C20D.F0 SLICE_44
ROUTE        15     1.473     R19C20D.F0 to     R19C21A.B1 un1_delay_cycles_12
C1TOFCO_DE  ---     0.889     R19C21A.B1 to    R19C21A.FCO SLICE_0
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R19C21B.FCI to    R19C21B.FCO SLICE_16
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R19C21C.FCI to    R19C21C.FCO SLICE_15
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R19C21D.FCI to    R19C21D.FCO SLICE_14
ROUTE         1     0.000    R19C21D.FCO to    R19C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R19C22A.FCI to    R19C22A.FCO SLICE_13
ROUTE         1     0.000    R19C22A.FCO to    R19C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R19C22B.FCI to    R19C22B.FCO SLICE_12
ROUTE         1     0.000    R19C22B.FCO to    R19C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R19C22C.FCI to    R19C22C.FCO SLICE_11
ROUTE         1     0.000    R19C22C.FCO to    R19C22D.FCI delay_counter_cry[12]
FCITOF0_DE  ---     0.585    R19C22D.FCI to     R19C22D.F0 SLICE_10
ROUTE         1     0.000     R19C22D.F0 to    R19C22D.DI0 delay_counter_s[13] (to clk_c)
                  --------
                   11.329   (45.1% logic, 54.9% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C17C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.104ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[22]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:              11.230ns  (46.0% logic, 54.0% route), 13 logic levels.

 Constraint Details:

     11.230ns physical path delay SLICE_29 to SLICE_10 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 12.334ns) by 1.104ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q0 SLICE_29 (from clk_c)
ROUTE         2     1.582     R12C17A.Q0 to     R19C17A.D0 current_state[22]
CTOF_DEL    ---     0.495     R19C17A.D0 to     R19C17A.F0 SLICE_68
ROUTE         2     1.202     R19C17A.F0 to     R19C20A.C1 N_653
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 SLICE_35
ROUTE         8     0.818     R19C20A.F1 to     R19C18C.C1 un37_li[4]
CTOOFX_DEL  ---     0.721     R19C18C.C1 to   R19C18C.OFX0 delay_cycles_14_3_.delay_counter_4_m[0]/SLICE_34
ROUTE         3     0.993   R19C18C.OFX0 to     R19C20D.D0 delay_cycles[4]
CTOF_DEL    ---     0.495     R19C20D.D0 to     R19C20D.F0 SLICE_44
ROUTE        15     1.473     R19C20D.F0 to     R19C21A.B1 un1_delay_cycles_12
C1TOFCO_DE  ---     0.889     R19C21A.B1 to    R19C21A.FCO SLICE_0
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R19C21B.FCI to    R19C21B.FCO SLICE_16
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R19C21C.FCI to    R19C21C.FCO SLICE_15
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R19C21D.FCI to    R19C21D.FCO SLICE_14
ROUTE         1     0.000    R19C21D.FCO to    R19C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R19C22A.FCI to    R19C22A.FCO SLICE_13
ROUTE         1     0.000    R19C22A.FCO to    R19C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R19C22B.FCI to    R19C22B.FCO SLICE_12
ROUTE         1     0.000    R19C22B.FCO to    R19C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R19C22C.FCI to    R19C22C.FCO SLICE_11
ROUTE         1     0.000    R19C22C.FCO to    R19C22D.FCI delay_counter_cry[12]
FCITOF1_DE  ---     0.643    R19C22D.FCI to     R19C22D.F1 SLICE_10
ROUTE         1     0.000     R19C22D.F1 to    R19C22D.DI1 delay_counter_s[14] (to clk_c)
                  --------
                   11.230   (46.0% logic, 54.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R12C17A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.104ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[22]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:              11.230ns  (46.0% logic, 54.0% route), 13 logic levels.

 Constraint Details:

     11.230ns physical path delay SLICE_29 to SLICE_10 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 12.334ns) by 1.104ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17A.CLK to     R12C17A.Q0 SLICE_29 (from clk_c)
ROUTE         2     1.582     R12C17A.Q0 to     R19C17A.D0 current_state[22]
CTOF_DEL    ---     0.495     R19C17A.D0 to     R19C17A.F0 SLICE_68
ROUTE         2     1.202     R19C17A.F0 to     R19C20A.C1 N_653
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 SLICE_35
ROUTE         8     0.818     R19C20A.F1 to     R19C18C.C0 un37_li[4]
CTOOFX_DEL  ---     0.721     R19C18C.C0 to   R19C18C.OFX0 delay_cycles_14_3_.delay_counter_4_m[0]/SLICE_34
ROUTE         3     0.993   R19C18C.OFX0 to     R19C20D.D0 delay_cycles[4]
CTOF_DEL    ---     0.495     R19C20D.D0 to     R19C20D.F0 SLICE_44
ROUTE        15     1.473     R19C20D.F0 to     R19C21A.B1 un1_delay_cycles_12
C1TOFCO_DE  ---     0.889     R19C21A.B1 to    R19C21A.FCO SLICE_0
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R19C21B.FCI to    R19C21B.FCO SLICE_16
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R19C21C.FCI to    R19C21C.FCO SLICE_15
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R19C21D.FCI to    R19C21D.FCO SLICE_14
ROUTE         1     0.000    R19C21D.FCO to    R19C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R19C22A.FCI to    R19C22A.FCO SLICE_13
ROUTE         1     0.000    R19C22A.FCO to    R19C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R19C22B.FCI to    R19C22B.FCO SLICE_12
ROUTE         1     0.000    R19C22B.FCO to    R19C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R19C22C.FCI to    R19C22C.FCO SLICE_11
ROUTE         1     0.000    R19C22C.FCO to    R19C22D.FCI delay_counter_cry[12]
FCITOF1_DE  ---     0.643    R19C22D.FCI to     R19C22D.F1 SLICE_10
ROUTE         1     0.000     R19C22D.F1 to    R19C22D.DI1 delay_counter_s[14] (to clk_c)
                  --------
                   11.230   (46.0% logic, 54.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R12C17A.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[10]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:              11.229ns  (46.0% logic, 54.0% route), 13 logic levels.

 Constraint Details:

     11.229ns physical path delay SLICE_23 to SLICE_10 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 12.334ns) by 1.105ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C20B.CLK to     R20C20B.Q0 SLICE_23 (from clk_c)
ROUTE        10     1.132     R20C20B.Q0 to     R20C23B.C1 current_state[10]
CTOF_DEL    ---     0.495     R20C23B.C1 to     R20C23B.F1 SLICE_56
ROUTE         9     1.416     R20C23B.F1 to     R19C19B.D1 N_623
CTOF_DEL    ---     0.495     R19C19B.D1 to     R19C19B.F1 SLICE_52
ROUTE         7     1.053     R19C19B.F1 to     R19C18C.B1 N_563
CTOOFX_DEL  ---     0.721     R19C18C.B1 to   R19C18C.OFX0 delay_cycles_14_3_.delay_counter_4_m[0]/SLICE_34
ROUTE         3     0.993   R19C18C.OFX0 to     R19C20D.D0 delay_cycles[4]
CTOF_DEL    ---     0.495     R19C20D.D0 to     R19C20D.F0 SLICE_44
ROUTE        15     1.473     R19C20D.F0 to     R19C21A.B1 un1_delay_cycles_12
C1TOFCO_DE  ---     0.889     R19C21A.B1 to    R19C21A.FCO SLICE_0
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R19C21B.FCI to    R19C21B.FCO SLICE_16
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R19C21C.FCI to    R19C21C.FCO SLICE_15
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R19C21D.FCI to    R19C21D.FCO SLICE_14
ROUTE         1     0.000    R19C21D.FCO to    R19C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R19C22A.FCI to    R19C22A.FCO SLICE_13
ROUTE         1     0.000    R19C22A.FCO to    R19C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R19C22B.FCI to    R19C22B.FCO SLICE_12
ROUTE         1     0.000    R19C22B.FCO to    R19C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R19C22C.FCI to    R19C22C.FCO SLICE_11
ROUTE         1     0.000    R19C22C.FCO to    R19C22D.FCI delay_counter_cry[12]
FCITOF1_DE  ---     0.643    R19C22D.FCI to     R19C22D.F1 SLICE_10
ROUTE         1     0.000     R19C22D.F1 to    R19C22D.DI1 delay_counter_s[14] (to clk_c)
                  --------
                   11.229   (46.0% logic, 54.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R20C20B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.105ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[10]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[14]  (to clk_c +)

   Delay:              11.229ns  (46.0% logic, 54.0% route), 13 logic levels.

 Constraint Details:

     11.229ns physical path delay SLICE_23 to SLICE_10 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 12.334ns) by 1.105ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R20C20B.CLK to     R20C20B.Q0 SLICE_23 (from clk_c)
ROUTE        10     1.132     R20C20B.Q0 to     R20C23B.C1 current_state[10]
CTOF_DEL    ---     0.495     R20C23B.C1 to     R20C23B.F1 SLICE_56
ROUTE         9     1.416     R20C23B.F1 to     R19C19B.D1 N_623
CTOF_DEL    ---     0.495     R19C19B.D1 to     R19C19B.F1 SLICE_52
ROUTE         7     1.053     R19C19B.F1 to     R19C18C.B0 N_563
CTOOFX_DEL  ---     0.721     R19C18C.B0 to   R19C18C.OFX0 delay_cycles_14_3_.delay_counter_4_m[0]/SLICE_34
ROUTE         3     0.993   R19C18C.OFX0 to     R19C20D.D0 delay_cycles[4]
CTOF_DEL    ---     0.495     R19C20D.D0 to     R19C20D.F0 SLICE_44
ROUTE        15     1.473     R19C20D.F0 to     R19C21A.B1 un1_delay_cycles_12
C1TOFCO_DE  ---     0.889     R19C21A.B1 to    R19C21A.FCO SLICE_0
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R19C21B.FCI to    R19C21B.FCO SLICE_16
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R19C21C.FCI to    R19C21C.FCO SLICE_15
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R19C21D.FCI to    R19C21D.FCO SLICE_14
ROUTE         1     0.000    R19C21D.FCO to    R19C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R19C22A.FCI to    R19C22A.FCO SLICE_13
ROUTE         1     0.000    R19C22A.FCO to    R19C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R19C22B.FCI to    R19C22B.FCO SLICE_12
ROUTE         1     0.000    R19C22B.FCO to    R19C22C.FCI delay_counter_cry[10]
FCITOFCO_D  ---     0.162    R19C22C.FCI to    R19C22C.FCO SLICE_11
ROUTE         1     0.000    R19C22C.FCO to    R19C22D.FCI delay_counter_cry[12]
FCITOF1_DE  ---     0.643    R19C22D.FCI to     R19C22D.F1 SLICE_10
ROUTE         1     0.000     R19C22D.F1 to    R19C22D.DI1 delay_counter_s[14] (to clk_c)
                  --------
                   11.229   (46.0% logic, 54.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R20C20B.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C22D.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.109ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[24]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:              11.225ns  (44.5% logic, 55.5% route), 12 logic levels.

 Constraint Details:

     11.225ns physical path delay SLICE_30 to SLICE_11 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 12.334ns) by 1.109ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C17C.CLK to     R19C17C.Q0 SLICE_30 (from clk_c)
ROUTE         4     1.739     R19C17C.Q0 to     R19C17A.A0 current_state[24]
CTOF_DEL    ---     0.495     R19C17A.A0 to     R19C17A.F0 SLICE_68
ROUTE         2     1.202     R19C17A.F0 to     R19C20A.C1 N_653
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 SLICE_35
ROUTE         8     0.818     R19C20A.F1 to     R19C18C.C1 un37_li[4]
CTOOFX_DEL  ---     0.721     R19C18C.C1 to   R19C18C.OFX0 delay_cycles_14_3_.delay_counter_4_m[0]/SLICE_34
ROUTE         3     0.993   R19C18C.OFX0 to     R19C20D.D0 delay_cycles[4]
CTOF_DEL    ---     0.495     R19C20D.D0 to     R19C20D.F0 SLICE_44
ROUTE        15     1.473     R19C20D.F0 to     R19C21A.B1 un1_delay_cycles_12
C1TOFCO_DE  ---     0.889     R19C21A.B1 to    R19C21A.FCO SLICE_0
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R19C21B.FCI to    R19C21B.FCO SLICE_16
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R19C21C.FCI to    R19C21C.FCO SLICE_15
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R19C21D.FCI to    R19C21D.FCO SLICE_14
ROUTE         1     0.000    R19C21D.FCO to    R19C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R19C22A.FCI to    R19C22A.FCO SLICE_13
ROUTE         1     0.000    R19C22A.FCO to    R19C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R19C22B.FCI to    R19C22B.FCO SLICE_12
ROUTE         1     0.000    R19C22B.FCO to    R19C22C.FCI delay_counter_cry[10]
FCITOF1_DE  ---     0.643    R19C22C.FCI to     R19C22C.F1 SLICE_11
ROUTE         1     0.000     R19C22C.F1 to    R19C22C.DI1 delay_counter_s[12] (to clk_c)
                  --------
                   11.225   (44.5% logic, 55.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C17C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C22C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.109ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[24]  (from clk_c +)
   Destination:    FF         Data in        delay_counter[12]  (to clk_c +)

   Delay:              11.225ns  (44.5% logic, 55.5% route), 12 logic levels.

 Constraint Details:

     11.225ns physical path delay SLICE_30 to SLICE_11 meets
     12.500ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 12.334ns) by 1.109ns

 Physical Path Details:

      Data path SLICE_30 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R19C17C.CLK to     R19C17C.Q0 SLICE_30 (from clk_c)
ROUTE         4     1.739     R19C17C.Q0 to     R19C17A.A0 current_state[24]
CTOF_DEL    ---     0.495     R19C17A.A0 to     R19C17A.F0 SLICE_68
ROUTE         2     1.202     R19C17A.F0 to     R19C20A.C1 N_653
CTOF_DEL    ---     0.495     R19C20A.C1 to     R19C20A.F1 SLICE_35
ROUTE         8     0.818     R19C20A.F1 to     R19C18C.C0 un37_li[4]
CTOOFX_DEL  ---     0.721     R19C18C.C0 to   R19C18C.OFX0 delay_cycles_14_3_.delay_counter_4_m[0]/SLICE_34
ROUTE         3     0.993   R19C18C.OFX0 to     R19C20D.D0 delay_cycles[4]
CTOF_DEL    ---     0.495     R19C20D.D0 to     R19C20D.F0 SLICE_44
ROUTE        15     1.473     R19C20D.F0 to     R19C21A.B1 un1_delay_cycles_12
C1TOFCO_DE  ---     0.889     R19C21A.B1 to    R19C21A.FCO SLICE_0
ROUTE         1     0.000    R19C21A.FCO to    R19C21B.FCI delay_counter_cry[0]
FCITOFCO_D  ---     0.162    R19C21B.FCI to    R19C21B.FCO SLICE_16
ROUTE         1     0.000    R19C21B.FCO to    R19C21C.FCI delay_counter_cry[2]
FCITOFCO_D  ---     0.162    R19C21C.FCI to    R19C21C.FCO SLICE_15
ROUTE         1     0.000    R19C21C.FCO to    R19C21D.FCI delay_counter_cry[4]
FCITOFCO_D  ---     0.162    R19C21D.FCI to    R19C21D.FCO SLICE_14
ROUTE         1     0.000    R19C21D.FCO to    R19C22A.FCI delay_counter_cry[6]
FCITOFCO_D  ---     0.162    R19C22A.FCI to    R19C22A.FCO SLICE_13
ROUTE         1     0.000    R19C22A.FCO to    R19C22B.FCI delay_counter_cry[8]
FCITOFCO_D  ---     0.162    R19C22B.FCI to    R19C22B.FCO SLICE_12
ROUTE         1     0.000    R19C22B.FCO to    R19C22C.FCI delay_counter_cry[10]
FCITOF1_DE  ---     0.643    R19C22C.FCI to     R19C22C.F1 SLICE_11
ROUTE         1     0.000     R19C22C.F1 to    R19C22C.DI1 delay_counter_s[12] (to clk_c)
                  --------
                   11.225   (44.5% logic, 55.5% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C17C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     2.433       B9.PADDI to    R19C22C.CLK clk_c
                  --------
                    2.433   (0.0% logic, 100.0% route), 0 logic levels.

Report:   86.558MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 80.000000 MHz ;    |   80.000 MHz|   86.558 MHz|  13  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 100
   Covered under: FREQUENCY PORT "clk" 80.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 36739 paths, 1 nets, and 561 connections (56.95% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2</big></U></B>
Mon Apr 14 11:26:30 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/hdl/controller_down_counter_borrar/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "clk" 80.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "clk" 80.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14D.CLK to     R13C14D.Q0 SLICE_2 (from clk_c)
ROUTE         2     0.132     R13C14D.Q0 to     R13C14D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101     R13C14D.A0 to     R13C14D.F0 SLICE_2
ROUTE         1     0.000     R13C14D.F0 to    R13C14D.DI0 un2_refresh_counter[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_2 to SLICE_2 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_2 to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14D.CLK to     R13C14D.Q1 SLICE_2 (from clk_c)
ROUTE         2     0.132     R13C14D.Q1 to     R13C14D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101     R13C14D.A1 to     R13C14D.F1 SLICE_2
ROUTE         1     0.000     R13C14D.F1 to    R13C14D.DI1 un2_refresh_counter[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              current_state[11]  (from clk_c +)
   Destination:    FF         Data in        current_state[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_23 to SLICE_23 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R20C20B.CLK to     R20C20B.Q1 SLICE_23 (from clk_c)
ROUTE         9     0.132     R20C20B.Q1 to     R20C20B.A1 current_state[11]
CTOF_DEL    ---     0.101     R20C20B.A1 to     R20C20B.F1 SLICE_23
ROUTE         1     0.000     R20C20B.F1 to    R20C20B.DI1 N_470_i (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R20C20B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R20C20B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_3 to SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14C.CLK to     R13C14C.Q1 SLICE_3 (from clk_c)
ROUTE         2     0.132     R13C14C.Q1 to     R13C14C.A1 refresh_counter[12]
CTOF_DEL    ---     0.101     R13C14C.A1 to     R13C14C.F1 SLICE_3
ROUTE         1     0.000     R13C14C.F1 to    R13C14C.DI1 un2_refresh_counter[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[11]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_3 to SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14C.CLK to     R13C14C.Q0 SLICE_3 (from clk_c)
ROUTE         2     0.132     R13C14C.Q0 to     R13C14C.A0 refresh_counter[11]
CTOF_DEL    ---     0.101     R13C14C.A0 to     R13C14C.F0 SLICE_3
ROUTE         1     0.000     R13C14C.F0 to    R13C14C.DI0 un2_refresh_counter[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14C.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[10]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_4 to SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14B.CLK to     R13C14B.Q1 SLICE_4 (from clk_c)
ROUTE         2     0.132     R13C14B.Q1 to     R13C14B.A1 refresh_counter[10]
CTOF_DEL    ---     0.101     R13C14B.A1 to     R13C14B.F1 SLICE_4
ROUTE         1     0.000     R13C14B.F1 to    R13C14B.DI1 un2_refresh_counter[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[9]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_4 to SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_4 to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14B.CLK to     R13C14B.Q0 SLICE_4 (from clk_c)
ROUTE         2     0.132     R13C14B.Q0 to     R13C14B.A0 refresh_counter[9]
CTOF_DEL    ---     0.101     R13C14B.A0 to     R13C14B.F0 SLICE_4
ROUTE         1     0.000     R13C14B.F0 to    R13C14B.DI0 un2_refresh_counter[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14B.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_5 to SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14A.CLK to     R13C14A.Q1 SLICE_5 (from clk_c)
ROUTE         2     0.132     R13C14A.Q1 to     R13C14A.A1 refresh_counter[8]
CTOF_DEL    ---     0.101     R13C14A.A1 to     R13C14A.F1 SLICE_5
ROUTE         1     0.000     R13C14A.F1 to    R13C14A.DI1 un2_refresh_counter[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_5 to SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_5 to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C14A.CLK to     R13C14A.Q0 SLICE_5 (from clk_c)
ROUTE         2     0.132     R13C14A.Q0 to     R13C14A.A0 refresh_counter[7]
CTOF_DEL    ---     0.101     R13C14A.A0 to     R13C14A.F0 SLICE_5
ROUTE         1     0.000     R13C14A.F0 to    R13C14A.DI0 un2_refresh_counter[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C14A.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_6 to SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C13D.CLK to     R13C13D.Q0 SLICE_6 (from clk_c)
ROUTE         2     0.132     R13C13D.Q0 to     R13C13D.A0 refresh_counter[5]
CTOF_DEL    ---     0.101     R13C13D.A0 to     R13C13D.F0 SLICE_6
ROUTE         1     0.000     R13C13D.F0 to    R13C13D.DI0 un2_refresh_counter[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C13D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       100     0.881       B9.PADDI to    R13C13D.CLK clk_c
                  --------
                    0.881   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "clk" 80.000000 MHz ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 100
   Covered under: FREQUENCY PORT "clk" 80.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 36739 paths, 1 nets, and 561 connections (56.95% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
