# Soc-Design-And-Planning
## vlsi SOC Design and planning workshop
### Day 1 
> is this test
`
test
`
[ https://github.com/nickson-jose/vsdstdcelldesign ]
! (/home/vsduser/Pictures/Screenshot from 2024-05-31 22-01-09.png)
![Screenshot from 2024-05-31 22-01-09](https://github.com/plnarasimha/Soc-Design-And-Planning/assets/75074032/5b6d4116-3197-4956-960a-da59939ab313)
