INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sources_1/new/LLC_layer/arbiter_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlyue/Documents/FPGA_A7/Switch/vivado_proj/swtich.srcs/sim_1/new/tb_arbiter_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_arbiter_rx
