
---------- Begin Simulation Statistics ----------
final_tick                               2541924134500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 225127                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   225126                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.64                       # Real time elapsed on the host
host_tick_rate                              639152960                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196513                       # Number of instructions simulated
sim_ops                                       4196513                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011914                       # Number of seconds simulated
sim_ticks                                 11914289500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.813388                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  400152                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               873439                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             85971                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            809569                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53550                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278251                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224701                       # Number of indirect misses.
system.cpu.branchPred.lookups                  985714                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65297                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27042                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196513                       # Number of instructions committed
system.cpu.committedOps                       4196513                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.674989                       # CPI: cycles per instruction
system.cpu.discardedOps                        196596                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   609034                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1454900                       # DTB hits
system.cpu.dtb.data_misses                       7452                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407372                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       852078                       # DTB read hits
system.cpu.dtb.read_misses                       6624                       # DTB read misses
system.cpu.dtb.write_accesses                  201662                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602822                       # DTB write hits
system.cpu.dtb.write_misses                       828                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18031                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3410003                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1042807                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664524                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16761011                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176212                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  992356                       # ITB accesses
system.cpu.itb.fetch_acv                          862                       # ITB acv
system.cpu.itb.fetch_hits                      984342                       # ITB hits
system.cpu.itb.fetch_misses                      8014                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4219     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6082                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14425                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2681     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5132                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11002871000     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9140500      0.08%     92.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18039500      0.15%     92.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               888221000      7.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11918272000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903021                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946804                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8029866500     67.37%     67.37% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3888405500     32.63%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23815165                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85428      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541746     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839461     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592699     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104851      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196513                       # Class of committed instruction
system.cpu.quiesceCycles                        13414                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7054154                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156093                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313787                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22791456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22791456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22791456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22791456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116879.261538                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116879.261538                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116879.261538                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116879.261538                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13026492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13026492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13026492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13026492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66802.523077                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66802.523077                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66802.523077                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66802.523077                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22441959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22441959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116885.203125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116885.203125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12826995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12826995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66807.265625                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66807.265625                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.260730                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539494977000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.260730                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203796                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203796                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128681                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34864                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87045                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34161                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28935                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28935                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87635                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40940                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262256                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208601                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209019                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11175744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11175744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6692145                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17879153                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               62                       # Total snoops (count)
system.membus.snoopTraffic                       3968                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157924                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002780                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052651                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157485     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157924                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823989039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375846000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464657250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5604864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4471680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10076544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5604864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5604864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2231296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2231296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34864                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470432081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         375320744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             845752825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470432081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470432081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187278981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187278981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187278981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470432081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        375320744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1033031806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000204021750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7356                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7356                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407967                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157446                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121693                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157446                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121693                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10402                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2183                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5723                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2009615000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4766690000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13666.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32416.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104146                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80590                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157446                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121693                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.544399                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.278569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.800286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34682     42.40%     42.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24202     29.59%     71.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10070     12.31%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4666      5.70%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2431      2.97%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1458      1.78%     94.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          901      1.10%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          570      0.70%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2813      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81793                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7356                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.989396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.389854                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.576105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1300     17.67%     17.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5581     75.87%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           285      3.87%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            85      1.16%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            46      0.63%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.14%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7356                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.243883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228275                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.744111                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6565     89.25%     89.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               78      1.06%     90.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              485      6.59%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              169      2.30%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      0.76%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7356                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9410816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  665728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7647360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10076544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7788352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.86                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    845.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11914284500                       # Total gap between requests
system.mem_ctrls.avgGap                      42682.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4971392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4439424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7647360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417262984.922432839870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 372613406.783509850502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641864544.251673579216                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121693                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2516480750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2250209250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 292536780500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28734.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32205.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2403891.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313938660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166847175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560083020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309170160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5206421040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        190732800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7687592055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.241334                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    443849500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11072640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            270099060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143557260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489811140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314567640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5141138940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        245707200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7545280440                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.296718                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    583762500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10932727000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11907089500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1686668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1686668                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1686668                       # number of overall hits
system.cpu.icache.overall_hits::total         1686668                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87636                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87636                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87636                       # number of overall misses
system.cpu.icache.overall_misses::total         87636                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5382328500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5382328500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5382328500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5382328500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1774304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1774304                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1774304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1774304                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049392                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049392                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049392                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049392                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61416.866356                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61416.866356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61416.866356                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61416.866356                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87045                       # number of writebacks
system.cpu.icache.writebacks::total             87045                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87636                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87636                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87636                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87636                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5294693500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5294693500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5294693500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5294693500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049392                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049392                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049392                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049392                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60416.877767                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60416.877767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60416.877767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60416.877767                       # average overall mshr miss latency
system.cpu.icache.replacements                  87045                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1686668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1686668                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87636                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87636                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5382328500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5382328500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1774304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1774304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049392                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049392                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61416.866356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61416.866356                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87636                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87636                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5294693500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5294693500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049392                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049392                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60416.877767                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60416.877767                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.823323                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1711378                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87123                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.643240                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.823323                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3636243                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3636243                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1315507                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1315507                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1315507                       # number of overall hits
system.cpu.dcache.overall_hits::total         1315507                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105671                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105671                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105671                       # number of overall misses
system.cpu.dcache.overall_misses::total        105671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6781451500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6781451500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6781451500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6781451500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1421178                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1421178                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1421178                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1421178                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074355                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074355                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074355                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074355                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64175.142660                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64175.142660                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64175.142660                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64175.142660                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34688                       # number of writebacks
system.cpu.dcache.writebacks::total             34688                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36688                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36688                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36688                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68983                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68983                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4396690000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4396690000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4396690000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4396690000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048539                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048539                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048539                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048539                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63735.847963                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63735.847963                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63735.847963                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63735.847963                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68846                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       784442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          784442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49267                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3303166000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3303166000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       833709                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       833709                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67046.217549                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67046.217549                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2675660500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2675660500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048020                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66833.033596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66833.033596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531065                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531065                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56404                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3478285500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3478285500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587469                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587469                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61667.355152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61667.355152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28948                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28948                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721029500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721029500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59452.449219                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59452.449219                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65142500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65142500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080830                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080830                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72060.287611                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72060.287611                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64238500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080830                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080830                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71060.287611                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71060.287611                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541924134500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.564931                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1376987                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68846                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.000973                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.564931                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979067                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979067                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2956830                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2956830                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2936050563500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 342892                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   342892                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1490.79                       # Real time elapsed on the host
host_tick_rate                              262851494                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   511178000                       # Number of instructions simulated
sim_ops                                     511178000                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.391855                       # Number of seconds simulated
sim_ticks                                391855215000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.402033                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20681127                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             37329184                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               5696                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            672487                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          35483361                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             168084                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          988694                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           820610                       # Number of indirect misses.
system.cpu.branchPred.lookups                44170826                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  811680                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        62248                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   506240095                       # Number of instructions committed
system.cpu.committedOps                     506240095                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.547013                       # CPI: cycles per instruction
system.cpu.discardedOps                       1681581                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106470876                       # DTB accesses
system.cpu.dtb.data_acv                            42                       # DTB access violations
system.cpu.dtb.data_hits                    109376108                       # DTB hits
system.cpu.dtb.data_misses                       7166                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 90958171                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     92564747                       # DTB read hits
system.cpu.dtb.read_misses                       4853                       # DTB read misses
system.cpu.dtb.write_accesses                15512705                       # DTB write accesses
system.cpu.dtb.write_acv                           29                       # DTB write access violations
system.cpu.dtb.write_hits                    16811361                       # DTB write hits
system.cpu.dtb.write_misses                      2313                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions           173734723                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          222145500                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          94135409                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         17297878                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       110652196                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.646407                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                84176166                       # ITB accesses
system.cpu.itb.fetch_acv                          476                       # ITB acv
system.cpu.itb.fetch_hits                    82940323                       # ITB hits
system.cpu.itb.fetch_misses                   1235843                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   332      0.90%      0.90% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      0.92% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21237     57.31%     58.23% # number of callpals executed
system.cpu.kern.callpal::rdps                    1494      4.03%     62.26% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     62.26% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     62.27% # number of callpals executed
system.cpu.kern.callpal::rti                     2173      5.86%     68.13% # number of callpals executed
system.cpu.kern.callpal::callsys                  889      2.40%     70.53% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     70.54% # number of callpals executed
system.cpu.kern.callpal::rdunique               10917     29.46%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  37059                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      44459                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      366                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     8185     34.18%     34.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.57%     34.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     401      1.67%     36.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15225     63.58%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                23948                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8168     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.81%     49.22% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      401      2.38%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8168     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16874                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             380310295000     97.05%     97.05% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               249925500      0.06%     97.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               375747500      0.10%     97.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             10921548000      2.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         391857516000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997923                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.536486                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.704610                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1997                      
system.cpu.kern.mode_good::user                  1995                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2501                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1995                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.798481                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.887556                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32410955500      8.27%      8.27% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         359368925500     91.71%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             77635000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      332                       # number of times the context was actually changed
system.cpu.numCycles                        783160251                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       366                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2154116      0.43%      0.43% # Class of committed instruction
system.cpu.op_class_0::IntAlu               220600060     43.58%     44.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                3712735      0.73%     44.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     44.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              86608382     17.11%     61.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               2778845      0.55%     62.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt              33389467      6.60%     68.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult             46911237      9.27%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     78.25% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                550079      0.11%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     78.36% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               222000      0.04%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     78.41% # Class of committed instruction
system.cpu.op_class_0::MemRead               62903951     12.43%     90.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12742476      2.52%     93.35% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          29429165      5.81%     99.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          4045739      0.80%     99.96% # Class of committed instruction
system.cpu.op_class_0::IprAccess               191843      0.04%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                506240095                       # Class of committed instruction
system.cpu.quiesceCycles                       550179                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       672508055                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          310                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1093051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2185787                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        71561                       # number of demand (read+write) misses
system.iocache.demand_misses::total             71561                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        71561                       # number of overall misses
system.iocache.overall_misses::total            71561                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8444496274                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8444496274                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8444496274                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8444496274                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        71561                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           71561                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        71561                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          71561                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118004.168108                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118004.168108                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118004.168108                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118004.168108                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           384                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   13                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    29.538462                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        71561                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        71561                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        71561                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        71561                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4862352066                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4862352066                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4862352066                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4862352066                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67946.955269                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67946.955269                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67946.955269                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67946.955269                       # average overall mshr miss latency
system.iocache.replacements                     71561                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     23267878                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     23267878                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115760.587065                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115760.587065                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13217878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13217878                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65760.587065                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65760.587065                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        71360                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8421228396                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8421228396                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        71360                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118010.487612                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118010.487612                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        71360                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4849134188                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4849134188                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67953.113621                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67953.113621                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  71561                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71561                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644049                       # Number of tag accesses
system.iocache.tags.data_accesses              644049                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             808562                       # Transaction distribution
system.membus.trans_dist::WriteReq               2854                       # Transaction distribution
system.membus.trans_dist::WriteResp              2854                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       311281                       # Transaction distribution
system.membus.trans_dist::WritebackClean       578824                       # Transaction distribution
system.membus.trans_dist::CleanEvict           202634                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               54                       # Transaction distribution
system.membus.trans_dist::ReadExReq            214887                       # Transaction distribution
system.membus.trans_dist::ReadExResp           214887                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         578825                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        227668                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         71360                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       143122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1736473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1736473                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         9846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1327116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1336962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3216557                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     74089472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     74089472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave        11624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     43665600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     43677224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               122333736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              202                       # Total snoops (count)
system.membus.snoopTraffic                      12928                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1097717                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000280                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016721                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1097410     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     307      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1097717                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9170000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5873414661                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1126878                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2375397000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3062205000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37044736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28310656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           65355392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37044736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37044736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19921984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19921984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          578824                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          442354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1021178                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       311281                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             311281                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          94536795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          72247746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166784541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     94536795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94536795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       50840166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             50840166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       50840166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         94536795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         72247746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217624706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    887257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    533209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    437522.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001253644500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54033                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54034                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2805111                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             835411                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1021178                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     890050                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1021178                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   890050                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  50447                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2793                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             52553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             70163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            107020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            108204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            64124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            52742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            55523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            56001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             58015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             46255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            106937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            57714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            48436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            47794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38952                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11884318250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4853655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30085524500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12242.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30992.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       254                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   719501                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  681748                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1021178                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               890050                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  926027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   8422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  49673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  50197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  50164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  50155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  50828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  51766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  53502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  53850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  54559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  54849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    853                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       456740                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.352796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.357005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.023217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       160673     35.18%     35.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       149019     32.63%     67.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49069     10.74%     78.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25836      5.66%     84.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14936      3.27%     87.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8558      1.87%     89.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6776      1.48%     90.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4818      1.05%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37055      8.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       456740                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.965207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     14.175976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.765743                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          50103     92.72%     92.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3324      6.15%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           413      0.76%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           78      0.14%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           64      0.12%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           12      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            8      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54034                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.420354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.395832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.938826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            43382     80.29%     80.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1402      2.59%     82.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7687     14.23%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              838      1.55%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              462      0.86%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              136      0.25%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               68      0.13%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               25      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54033                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               62126784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3228608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                56784192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                65355392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             56963200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       158.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       144.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    166.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    145.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  391855215000                       # Total gap between requests
system.mem_ctrls.avgGap                     205027.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     34125376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28001408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     56784192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 87086696.038994923234                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 71458556.446671262383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144911155.514416217804                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       578824                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442354                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       890050                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16469461000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13616063500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9437052716000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28453.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30780.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10602834.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1683804780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            894948285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3470389860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2258479980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30932987280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103147180050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      63614047680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       206001837915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.709063                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 164282776000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13085020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 214493743500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1577704380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            838543200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3461279220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2373455700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30932987280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     108199562580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59359465440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       206742997800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.600476                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 153193978750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13085020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 225582684750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74214                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74214                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  152968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11624                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4580272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1687000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71762000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6992000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           372884274                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5666500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1511500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              116000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 732                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283229.903227                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          366    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             366                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    393833629000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85475729                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85475729                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85475729                       # number of overall hits
system.cpu.icache.overall_hits::total        85475729                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       578825                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         578825                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       578825                       # number of overall misses
system.cpu.icache.overall_misses::total        578825                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  35740394000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35740394000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  35740394000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35740394000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     86054554                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     86054554                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     86054554                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     86054554                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006726                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006726                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006726                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006726                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61746.458774                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61746.458774                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61746.458774                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61746.458774                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       578824                       # number of writebacks
system.cpu.icache.writebacks::total            578824                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       578825                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       578825                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       578825                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       578825                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  35161569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35161569000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  35161569000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35161569000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006726                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006726                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006726                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006726                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60746.458774                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60746.458774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60746.458774                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60746.458774                       # average overall mshr miss latency
system.cpu.icache.replacements                 578824                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85475729                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85475729                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       578825                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        578825                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  35740394000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35740394000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     86054554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     86054554                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006726                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006726                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61746.458774                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61746.458774                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       578825                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       578825                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  35161569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35161569000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006726                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006726                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60746.458774                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60746.458774                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            86085818                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            578824                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            148.725378                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999972                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         172687933                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        172687933                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    108330021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        108330021                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    108330021                       # number of overall hits
system.cpu.dcache.overall_hits::total       108330021                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       643002                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         643002                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       643002                       # number of overall misses
system.cpu.dcache.overall_misses::total        643002                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  39346972500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  39346972500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  39346972500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  39346972500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    108973023                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    108973023                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    108973023                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    108973023                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005901                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005901                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005901                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005901                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61192.612931                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61192.612931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61192.612931                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61192.612931                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       239921                       # number of writebacks
system.cpu.dcache.writebacks::total            239921                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       202534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       202534                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       202534                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       202534                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       440468                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       440468                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       440468                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       440468                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         4923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4923                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27433504000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27433504000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27433504000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27433504000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    373194500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    373194500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004042                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004042                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004042                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004042                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62282.626661                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62282.626661                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62282.626661                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62282.626661                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 75806.317286                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 75806.317286                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 442354                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     91994845                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        91994845                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       251263                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        251263                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16213573500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16213573500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     92246108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     92246108                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002724                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 64528.297043                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64528.297043                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25734                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25734                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       225529                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       225529                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14516278000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14516278000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    373194500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    373194500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002445                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64365.460761                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64365.460761                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 180374.335428                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 180374.335428                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16335176                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16335176                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       391739                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       391739                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23133399000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23133399000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16726915                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16726915                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023420                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59053.091472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59053.091472                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       176800                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       176800                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       214939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       214939                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2854                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2854                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12917226000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12917226000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012850                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012850                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60097.171756                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60097.171756                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        49534                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49534                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1942                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1942                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    147590000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    147590000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        51476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        51476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.037726                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.037726                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75998.970134                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75998.970134                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1940                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1940                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    145545000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    145545000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.037687                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037687                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75023.195876                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75023.195876                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        51006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        51006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        51006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        51006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 394126429000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           103220841                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            442354                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            233.344428                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          693                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         218593364                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        218593364                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2948050543500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               15647496                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                 15647446                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    33.28                       # Real time elapsed on the host
host_tick_rate                              360546338                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   520790009                       # Number of instructions simulated
sim_ops                                     520790009                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012000                       # Number of seconds simulated
sim_ticks                                 11999980000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.613790                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  847155                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1050881                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                493                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             29223                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1025796                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20385                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          138403                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           118018                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1096458                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26661                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         8196                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     9612009                       # Number of instructions committed
system.cpu.committedOps                       9612009                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.496872                       # CPI: cycles per instruction
system.cpu.discardedOps                         70733                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  1627704                       # DTB accesses
system.cpu.dtb.data_acv                            33                       # DTB access violations
system.cpu.dtb.data_hits                      1969768                       # DTB hits
system.cpu.dtb.data_misses                       1763                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   841536                       # DTB read accesses
system.cpu.dtb.read_acv                            14                       # DTB read access violations
system.cpu.dtb.read_hits                      1018217                       # DTB read hits
system.cpu.dtb.read_misses                       1200                       # DTB read misses
system.cpu.dtb.write_accesses                  786168                       # DTB write accesses
system.cpu.dtb.write_acv                           19                       # DTB write access violations
system.cpu.dtb.write_hits                      951551                       # DTB write hits
system.cpu.dtb.write_misses                       563                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             2997855                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4882262                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1080381                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           973464                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8193344                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.400501                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 2465171                       # ITB accesses
system.cpu.itb.fetch_acv                          119                       # ITB acv
system.cpu.itb.fetch_hits                     2463808                       # ITB hits
system.cpu.itb.fetch_misses                      1363                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   118      3.27%      3.27% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.17%      3.43% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3173     87.80%     91.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      31      0.86%     92.09% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     92.11% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     92.14% # number of callpals executed
system.cpu.kern.callpal::rti                      224      6.20%     98.34% # number of callpals executed
system.cpu.kern.callpal::callsys                   40      1.11%     99.45% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.33%     99.78% # number of callpals executed
system.cpu.kern.callpal::rdunique                   8      0.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3614                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5584                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1590     46.56%     46.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       6      0.18%     46.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.35%     47.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1807     52.91%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3415                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1588     49.72%     49.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        6      0.19%     49.91% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.38%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1588     49.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3194                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11431812500     95.28%     95.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9123000      0.08%     95.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                15207500      0.13%     95.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               541845000      4.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11997988000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998742                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.878805                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.935286                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 214                      
system.cpu.kern.mode_good::user                   214                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               342                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 214                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.625731                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.769784                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         2650549000     22.09%     22.09% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9347439000     77.91%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.numCycles                         23999960                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               33255      0.35%      0.35% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4583254     47.68%     48.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9383      0.10%     48.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1500812     15.61%     63.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                735627      7.65%     71.39% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                730106      7.60%     78.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                14787      0.15%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     79.14% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   258      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     79.15% # Class of committed instruction
system.cpu.op_class_0::MemRead                 264890      2.76%     81.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite                941206      9.79%     91.69% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            753928      7.84%     99.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            10610      0.11%     99.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess                33893      0.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  9612009                       # Class of committed instruction
system.cpu.tickCycles                        15806616                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        174385                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 165                       # Transaction distribution
system.membus.trans_dist::ReadResp              32083                       # Transaction distribution
system.membus.trans_dist::WriteReq                 91                       # Transaction distribution
system.membus.trans_dist::WriteResp                91                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        57017                       # Transaction distribution
system.membus.trans_dist::WritebackClean        21144                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9026                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55278                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55278                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          21154                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10765                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        63445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        63445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       198130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       198642                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 262087                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      2706624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      2706624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7875840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7876264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10582888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                6                       # Total snoops (count)
system.membus.snoopTraffic                        384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87454                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000926                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030420                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87373     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                      81      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               87454                       # Request fanout histogram
system.membus.reqLayer0.occupancy              409500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           514241500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy          349920000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          112141750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1353408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4226752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5580160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1353408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1353408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3649088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3649088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           21147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           66043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               87190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        57017                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              57017                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         112784188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         352229920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             465014108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    112784188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        112784188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      304091173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304091173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      304091173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        112784188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        352229920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            769105282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     18658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     65940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000466042500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4533                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4533                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              246565                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73241                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87191                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78117                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87191                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78117                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2593                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   428                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4547                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    824155750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  422985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2410349500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9742.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.94                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28491.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    70296                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   62949                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87191                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78117                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   81206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    357.631242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.947208                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   359.170674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         9192     31.66%     31.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7162     24.66%     56.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3183     10.96%     67.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1519      5.23%     72.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          859      2.96%     75.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1160      3.99%     79.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          455      1.57%     81.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          412      1.42%     82.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5096     17.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29038                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.662475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.035801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.055223                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              18      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            393      8.67%      9.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3855     85.04%     94.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           154      3.40%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            45      0.99%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            25      0.55%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            12      0.26%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             8      0.18%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.11%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.09%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.04%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.04%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4533                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.138540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.108146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.017390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1977     43.61%     43.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               31      0.68%     44.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2463     54.33%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               44      0.97%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4533                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5414208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  165952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4972096                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5580224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4999488                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       451.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    465.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    416.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11999983000                       # Total gap between requests
system.mem_ctrls.avgGap                      72591.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1194048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4220160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4972096                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 99504165.840276390314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 351680586.134310185909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 414342023.903373181820                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        21148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        66043                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78117                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    614660250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1795689250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 288178939750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29064.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27189.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3689068.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            114782640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             61000830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           320300400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          207682920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     947160240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4521422970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        800478240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6972828240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.069988                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2021340750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9577979250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             92584380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             49209765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           283722180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          197853660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     947160240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4489850670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        827065440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6887446335                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        573.954818                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2091351000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9507969000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  165                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 165                       # Transaction distribution
system.iobus.trans_dist::WriteReq                  91                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 91                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          214                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      424                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                36000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              421000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              326000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     11999980000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2772371                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2772371                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2772371                       # number of overall hits
system.cpu.icache.overall_hits::total         2772371                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21153                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21153                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21153                       # number of overall misses
system.cpu.icache.overall_misses::total         21153                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1306505000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1306505000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1306505000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1306505000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2793524                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2793524                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2793524                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2793524                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007572                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007572                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007572                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007572                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61764.525126                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61764.525126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61764.525126                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61764.525126                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21144                       # number of writebacks
system.cpu.icache.writebacks::total             21144                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        21153                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21153                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21153                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        21153                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1285352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1285352000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1285352000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1285352000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007572                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007572                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007572                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007572                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60764.525126                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60764.525126                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60764.525126                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60764.525126                       # average overall mshr miss latency
system.cpu.icache.replacements                  21144                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2772371                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2772371                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21153                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21153                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1306505000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1306505000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2793524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2793524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007572                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61764.525126                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61764.525126                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1285352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1285352000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007572                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007572                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60764.525126                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60764.525126                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.990580                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2799935                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             21665                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            129.237711                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.990580                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          406                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5608201                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5608201                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1832927                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1832927                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1832927                       # number of overall hits
system.cpu.dcache.overall_hits::total         1832927                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       122500                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         122500                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       122500                       # number of overall misses
system.cpu.dcache.overall_misses::total        122500                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7068613000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7068613000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7068613000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7068613000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1955427                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1955427                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1955427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1955427                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.062646                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.062646                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.062646                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.062646                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57702.963265                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57702.963265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57702.963265                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57702.963265                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        57017                       # number of writebacks
system.cpu.dcache.writebacks::total             57017                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        56777                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56777                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        56777                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56777                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65723                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65723                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          256                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3868067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3868067000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3868067000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3868067000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     35871000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     35871000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.033611                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.033611                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.033611                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033611                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58854.084567                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58854.084567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58854.084567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58854.084567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 140121.093750                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 140121.093750                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  66043                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       996995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          996995                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    846308500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    846308500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1009641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1009641                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012525                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66923.019136                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66923.019136                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          165                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    698622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    698622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     35871000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     35871000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66892.234776                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66892.234776                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       217400                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       217400                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       835932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         835932                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6222304500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6222304500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       945786                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       945786                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.116151                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.116151                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56641.583374                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56641.583374                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54575                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54575                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        55279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55279                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           91                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3169444500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3169444500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.058448                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058448                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57335.416704                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57335.416704                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4487                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4487                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          321                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          321                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     22343500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22343500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.066764                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.066764                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69605.919003                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69605.919003                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          321                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          321                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22022500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22022500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.066764                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.066764                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68605.919003                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68605.919003                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4757                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4757                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4757                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4757                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11999980000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7589975                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             67067                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.170039                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          868                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3996027                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3996027                       # Number of data accesses

---------- End Simulation Statistics   ----------
