Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Mar 18 17:25:13 2018
| Host         : dell-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file kc705_timing_summary_postroute_physopted.rpt -rpx kc705_timing_summary_postroute_physopted.rpx
| Design       : kc705
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 768 register/latch pins with no clock driven by root clock pin: CLKOUTN_p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPS_ReadOut/clk_div_r2_50m_reg/Q (HIGH)

 There are 544 register/latch pins with no clock driven by root clock pin: rec_adc_packet_ins/regen_ctrl_sig/cnvclk_add_reg/Q (HIGH)

 There are 544 register/latch pins with no clock driven by root clock pin: rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff3_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tlu_handshake_inst/TLU_STATE_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tlu_handshake_inst/TLU_STATE_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: tlu_handshake_inst/cnt_16_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2353 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 2535 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.126        0.000                      0                34250        0.018        0.000                      0                34220        0.000        0.000                       0                 15841  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk200M                                                                                     {0.000 2.500}        5.000           200.000         
  clk_out1_coregen_sysclk                                                                   {0.000 5.000}        10.000          100.000         
  clk_out3_coregen_sysclk                                                                   {0.000 5.000}        10.000          100.000         
  clkfbout_coregen_sysclk                                                                   {0.000 2.500}        5.000           200.000         
clk2M                                                                                       {0.000 250.000}      500.000         2.000           
clk2M_1                                                                                     {0.000 250.000}      500.000         2.000           
clk_div                                                                                     {0.000 250.000}      500.000         2.000           
cnvclk                                                                                      {0.000 100.000}      500.000         2.000           
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk                                                                                     {0.000 5.000}        10.000          100.000         
sysclk_p                                                                                    {0.000 2.500}        5.000           200.000         
txoutclk_x0y0                                                                               {0.000 5.000}        10.000          100.000         
  clk_125mhz                                                                                {0.000 4.000}        8.000           125.000         
  clk_250mhz                                                                                {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                   {0.000 5.000}        10.000          100.000         
  userclk1                                                                                  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200M                                                                                           2.172        0.000                      0                  174        0.093        0.000                      0                  174        1.100        0.000                       0                   114  
  clk_out1_coregen_sysclk                                                                         4.056        0.000                      0                 2137        0.053        0.000                      0                 2137        4.358        0.000                       0                  1079  
  clk_out3_coregen_sysclk                                                                         1.314        0.000                      0                 6339        0.079        0.000                      0                 6339        4.232        0.000                       0                  2119  
  clkfbout_coregen_sysclk                                                                                                                                                                                                                     3.592        0.000                       0                     3  
clk2M                                                                                           247.244        0.000                      0                   41        0.241        0.000                      0                   41      249.650        0.000                       0                    25  
clk2M_1                                                                                         496.278        0.000                      0                 4240        0.135        0.000                      0                 4240      249.358        0.000                       0                  3919  
cnvclk                                                                                                                                                                                                                                       99.600        0.000                       0                   768  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.713        0.000                      0                  869        0.059        0.000                      0                  869       15.732        0.000                       0                   457  
sys_clk                                                                                           9.029        0.000                      0                   56        0.172        0.000                      0                   56        4.358        0.000                       0                    83  
sysclk_p                                                                                                                                                                                                                                      3.592        0.000                       0                     1  
txoutclk_x0y0                                                                                                                                                                                                                                 3.000        0.000                       0                     3  
  clk_125mhz                                                                                      2.787        0.000                      0                 7519        0.079        0.000                      0                 7519        2.286        0.000                       0                  3302  
  clk_250mhz                                                                                      0.373        0.000                      0                 5709        0.296        0.000                      0                 5709        0.000        0.000                       0                  2545  
  mmcm_fb                                                                                                                                                                                                                                     8.929        0.000                       0                     2  
  userclk1                                                                                        0.485        0.000                      0                11360        0.018        0.000                      0                11360        0.000        0.000                       0                  3964  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_coregen_sysclk  clk200M                        3.089        0.000                      0                    2        0.222        0.000                      0                    2  
cnvclk                   clk200M                        4.097        0.000                      0                    1        0.245        0.000                      0                    1  
clk2M_1                  clk_out1_coregen_sysclk        8.134        0.000                      0                    3        0.115        0.000                      0                    3  
cnvclk                   clk_out1_coregen_sysclk        8.609        0.000                      0                    1        0.284        0.000                      0                    1  
userclk1                 clk_out1_coregen_sysclk        3.341        0.000                      0                   15                                                                        
clk_out1_coregen_sysclk  clk_out3_coregen_sysclk        7.221        0.000                      0                   20        0.486        0.000                      0                   20  
clk2M                    clk_out3_coregen_sysclk        7.987        0.000                      0                   13        0.102        0.000                      0                   13  
clk_out1_coregen_sysclk  clk2M_1                        4.483        0.000                      0                 1138        0.185        0.000                      0                 1138  
clk_250mhz               clk_125mhz                     0.126        0.000                      0                 5736        0.038        0.000                      0                 5736  
clk_125mhz               clk_250mhz                     0.126        0.000                      0                 5719        0.038        0.000                      0                 5719  
clk_out1_coregen_sysclk  userclk1                       9.235        0.000                      0                   15                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out3_coregen_sysclk                                                                     clk2M                                                                                             7.361        0.000                      0                    9        0.762        0.000                      0                    9  
**async_default**                                                                           clk_out1_coregen_sysclk                                                                     clk_out1_coregen_sysclk                                                                           8.159        0.000                      0                  129        0.298        0.000                      0                  129  
**async_default**                                                                           clk_out3_coregen_sysclk                                                                     clk_out3_coregen_sysclk                                                                           7.274        0.000                      0                   91        0.303        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.234        0.000                      0                  100        0.268        0.000                      0                  100  
**async_default**                                                                           userclk1                                                                                    userclk1                                                                                          2.346        0.000                      0                   98        0.264        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200M
  To Clock:  clk200M

Setup :            0  Failing Endpoints,  Worst Slack        2.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.352ns (15.041%)  route 1.988ns (84.959%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.218     1.218    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDRE (Prop_fdre_C_Q)         0.223     1.441 r  CPS_ReadOut/k_reg[23]/Q
                         net (fo=2, routed)           0.631     2.072    CPS_ReadOut/k_reg[23]
    SLICE_X78Y200        LUT4 (Prop_lut4_I1_O)        0.043     2.115 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.453     2.568    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X78Y199        LUT6 (Prop_lut6_I0_O)        0.043     2.611 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.351     2.962    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X78Y195        LUT6 (Prop_lut6_I0_O)        0.043     3.005 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.553     3.558    CPS_ReadOut/clear
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[28]/C
                         clock pessimism              0.000     6.070    
                         clock uncertainty           -0.035     6.035    
    SLICE_X79Y201        FDRE (Setup_fdre_C_R)       -0.304     5.731    CPS_ReadOut/k_reg[28]
  -------------------------------------------------------------------
                         required time                          5.731    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.352ns (15.041%)  route 1.988ns (84.959%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.218     1.218    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDRE (Prop_fdre_C_Q)         0.223     1.441 r  CPS_ReadOut/k_reg[23]/Q
                         net (fo=2, routed)           0.631     2.072    CPS_ReadOut/k_reg[23]
    SLICE_X78Y200        LUT4 (Prop_lut4_I1_O)        0.043     2.115 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.453     2.568    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X78Y199        LUT6 (Prop_lut6_I0_O)        0.043     2.611 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.351     2.962    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X78Y195        LUT6 (Prop_lut6_I0_O)        0.043     3.005 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.553     3.558    CPS_ReadOut/clear
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[29]/C
                         clock pessimism              0.000     6.070    
                         clock uncertainty           -0.035     6.035    
    SLICE_X79Y201        FDRE (Setup_fdre_C_R)       -0.304     5.731    CPS_ReadOut/k_reg[29]
  -------------------------------------------------------------------
                         required time                          5.731    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.352ns (15.041%)  route 1.988ns (84.959%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.218     1.218    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDRE (Prop_fdre_C_Q)         0.223     1.441 r  CPS_ReadOut/k_reg[23]/Q
                         net (fo=2, routed)           0.631     2.072    CPS_ReadOut/k_reg[23]
    SLICE_X78Y200        LUT4 (Prop_lut4_I1_O)        0.043     2.115 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.453     2.568    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X78Y199        LUT6 (Prop_lut6_I0_O)        0.043     2.611 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.351     2.962    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X78Y195        LUT6 (Prop_lut6_I0_O)        0.043     3.005 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.553     3.558    CPS_ReadOut/clear
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[30]/C
                         clock pessimism              0.000     6.070    
                         clock uncertainty           -0.035     6.035    
    SLICE_X79Y201        FDRE (Setup_fdre_C_R)       -0.304     5.731    CPS_ReadOut/k_reg[30]
  -------------------------------------------------------------------
                         required time                          5.731    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 0.352ns (15.041%)  route 1.988ns (84.959%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.218     1.218    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDRE (Prop_fdre_C_Q)         0.223     1.441 r  CPS_ReadOut/k_reg[23]/Q
                         net (fo=2, routed)           0.631     2.072    CPS_ReadOut/k_reg[23]
    SLICE_X78Y200        LUT4 (Prop_lut4_I1_O)        0.043     2.115 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.453     2.568    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X78Y199        LUT6 (Prop_lut6_I0_O)        0.043     2.611 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.351     2.962    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X78Y195        LUT6 (Prop_lut6_I0_O)        0.043     3.005 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.553     3.558    CPS_ReadOut/clear
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[31]/C
                         clock pessimism              0.000     6.070    
                         clock uncertainty           -0.035     6.035    
    SLICE_X79Y201        FDRE (Setup_fdre_C_R)       -0.304     5.731    CPS_ReadOut/k_reg[31]
  -------------------------------------------------------------------
                         required time                          5.731    
                         arrival time                          -3.558    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.352ns (15.285%)  route 1.951ns (84.715%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.218     1.218    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDRE (Prop_fdre_C_Q)         0.223     1.441 r  CPS_ReadOut/k_reg[23]/Q
                         net (fo=2, routed)           0.631     2.072    CPS_ReadOut/k_reg[23]
    SLICE_X78Y200        LUT4 (Prop_lut4_I1_O)        0.043     2.115 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.453     2.568    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X78Y199        LUT6 (Prop_lut6_I0_O)        0.043     2.611 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.351     2.962    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X78Y195        LUT6 (Prop_lut6_I0_O)        0.043     3.005 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.516     3.521    CPS_ReadOut/clear
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[24]/C
                         clock pessimism              0.000     6.070    
                         clock uncertainty           -0.035     6.035    
    SLICE_X79Y200        FDRE (Setup_fdre_C_R)       -0.304     5.731    CPS_ReadOut/k_reg[24]
  -------------------------------------------------------------------
                         required time                          5.731    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.352ns (15.285%)  route 1.951ns (84.715%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.218     1.218    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDRE (Prop_fdre_C_Q)         0.223     1.441 r  CPS_ReadOut/k_reg[23]/Q
                         net (fo=2, routed)           0.631     2.072    CPS_ReadOut/k_reg[23]
    SLICE_X78Y200        LUT4 (Prop_lut4_I1_O)        0.043     2.115 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.453     2.568    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X78Y199        LUT6 (Prop_lut6_I0_O)        0.043     2.611 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.351     2.962    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X78Y195        LUT6 (Prop_lut6_I0_O)        0.043     3.005 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.516     3.521    CPS_ReadOut/clear
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[25]/C
                         clock pessimism              0.000     6.070    
                         clock uncertainty           -0.035     6.035    
    SLICE_X79Y200        FDRE (Setup_fdre_C_R)       -0.304     5.731    CPS_ReadOut/k_reg[25]
  -------------------------------------------------------------------
                         required time                          5.731    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.352ns (15.285%)  route 1.951ns (84.715%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.218     1.218    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDRE (Prop_fdre_C_Q)         0.223     1.441 r  CPS_ReadOut/k_reg[23]/Q
                         net (fo=2, routed)           0.631     2.072    CPS_ReadOut/k_reg[23]
    SLICE_X78Y200        LUT4 (Prop_lut4_I1_O)        0.043     2.115 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.453     2.568    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X78Y199        LUT6 (Prop_lut6_I0_O)        0.043     2.611 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.351     2.962    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X78Y195        LUT6 (Prop_lut6_I0_O)        0.043     3.005 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.516     3.521    CPS_ReadOut/clear
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[26]/C
                         clock pessimism              0.000     6.070    
                         clock uncertainty           -0.035     6.035    
    SLICE_X79Y200        FDRE (Setup_fdre_C_R)       -0.304     5.731    CPS_ReadOut/k_reg[26]
  -------------------------------------------------------------------
                         required time                          5.731    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.352ns (15.285%)  route 1.951ns (84.715%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.070ns = ( 6.070 - 5.000 ) 
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.218     1.218    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDRE (Prop_fdre_C_Q)         0.223     1.441 r  CPS_ReadOut/k_reg[23]/Q
                         net (fo=2, routed)           0.631     2.072    CPS_ReadOut/k_reg[23]
    SLICE_X78Y200        LUT4 (Prop_lut4_I1_O)        0.043     2.115 r  CPS_ReadOut/clk_div_r_50m_i_6/O
                         net (fo=1, routed)           0.453     2.568    CPS_ReadOut/clk_div_r_50m_i_6_n_0
    SLICE_X78Y199        LUT6 (Prop_lut6_I0_O)        0.043     2.611 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.351     2.962    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X78Y195        LUT6 (Prop_lut6_I0_O)        0.043     3.005 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.516     3.521    CPS_ReadOut/clear
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.070     6.070    CPS_ReadOut/clk
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[27]/C
                         clock pessimism              0.000     6.070    
                         clock uncertainty           -0.035     6.035    
    SLICE_X79Y200        FDRE (Setup_fdre_C_R)       -0.304     5.731    CPS_ReadOut/k_reg[27]
  -------------------------------------------------------------------
                         required time                          5.731    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.352ns (16.464%)  route 1.786ns (83.536%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.086ns = ( 6.086 - 5.000 ) 
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.209     1.209    CPS_ReadOut/clk
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y201        FDRE (Prop_fdre_C_Q)         0.223     1.432 r  CPS_ReadOut/k_reg[30]/Q
                         net (fo=2, routed)           0.457     1.889    CPS_ReadOut/k_reg[30]
    SLICE_X78Y200        LUT4 (Prop_lut4_I2_O)        0.043     1.932 r  CPS_ReadOut/clk_div_r_50m_i_7/O
                         net (fo=1, routed)           0.523     2.455    CPS_ReadOut/clk_div_r_50m_i_7_n_0
    SLICE_X78Y199        LUT6 (Prop_lut6_I4_O)        0.043     2.498 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.351     2.849    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X78Y195        LUT6 (Prop_lut6_I0_O)        0.043     2.892 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.455     3.347    CPS_ReadOut/clear
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.086     6.086    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[20]/C
                         clock pessimism              0.000     6.086    
                         clock uncertainty           -0.035     6.051    
    SLICE_X79Y199        FDRE (Setup_fdre_C_R)       -0.304     5.747    CPS_ReadOut/k_reg[20]
  -------------------------------------------------------------------
                         required time                          5.747    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  2.400    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 CPS_ReadOut/k_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk200M rise@0.000ns)
  Data Path Delay:        2.138ns  (logic 0.352ns (16.464%)  route 1.786ns (83.536%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.086ns = ( 6.086 - 5.000 ) 
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.209     1.209    CPS_ReadOut/clk
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y201        FDRE (Prop_fdre_C_Q)         0.223     1.432 r  CPS_ReadOut/k_reg[30]/Q
                         net (fo=2, routed)           0.457     1.889    CPS_ReadOut/k_reg[30]
    SLICE_X78Y200        LUT4 (Prop_lut4_I2_O)        0.043     1.932 r  CPS_ReadOut/clk_div_r_50m_i_7/O
                         net (fo=1, routed)           0.523     2.455    CPS_ReadOut/clk_div_r_50m_i_7_n_0
    SLICE_X78Y199        LUT6 (Prop_lut6_I4_O)        0.043     2.498 r  CPS_ReadOut/clk_div_r_50m_i_3/O
                         net (fo=2, routed)           0.351     2.849    CPS_ReadOut/clk_div_r_50m_i_3_n_0
    SLICE_X78Y195        LUT6 (Prop_lut6_I0_O)        0.043     2.892 r  CPS_ReadOut/clk_div_r_50m_i_1/O
                         net (fo=33, routed)          0.455     3.347    CPS_ReadOut/clear
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.086     6.086    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[21]/C
                         clock pessimism              0.000     6.086    
                         clock uncertainty           -0.035     6.051    
    SLICE_X79Y199        FDRE (Setup_fdre_C_R)       -0.304     5.747    CPS_ReadOut/k_reg[21]
  -------------------------------------------------------------------
                         required time                          5.747    
                         arrival time                          -3.347    
  -------------------------------------------------------------------
                         slack                                  2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 CPS_ReadOut/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.253ns (71.333%)  route 0.102ns (28.667%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.539     0.539    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDRE (Prop_fdre_C_Q)         0.100     0.639 r  CPS_ReadOut/k_reg[23]/Q
                         net (fo=2, routed)           0.101     0.740    CPS_ReadOut/k_reg[23]
    SLICE_X79Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.852 r  CPS_ReadOut/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.853    CPS_ReadOut/k_reg[20]_i_1_n_0
    SLICE_X79Y200        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.894 r  CPS_ReadOut/k_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.894    CPS_ReadOut/k_reg[24]_i_1_n_7
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.730     0.730    CPS_ReadOut/clk
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[24]/C
                         clock pessimism              0.000     0.730    
    SLICE_X79Y200        FDRE (Hold_fdre_C_D)         0.071     0.801    CPS_ReadOut/k_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 CPS_ReadOut/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.264ns (72.196%)  route 0.102ns (27.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.539     0.539    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDRE (Prop_fdre_C_Q)         0.100     0.639 r  CPS_ReadOut/k_reg[23]/Q
                         net (fo=2, routed)           0.101     0.740    CPS_ReadOut/k_reg[23]
    SLICE_X79Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.852 r  CPS_ReadOut/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.853    CPS_ReadOut/k_reg[20]_i_1_n_0
    SLICE_X79Y200        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     0.905 r  CPS_ReadOut/k_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.905    CPS_ReadOut/k_reg[24]_i_1_n_5
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.730     0.730    CPS_ReadOut/clk
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[26]/C
                         clock pessimism              0.000     0.730    
    SLICE_X79Y200        FDRE (Hold_fdre_C_D)         0.071     0.801    CPS_ReadOut/k_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 CPS_ReadOut/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.272ns (72.791%)  route 0.102ns (27.209%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.539     0.539    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDRE (Prop_fdre_C_Q)         0.100     0.639 r  CPS_ReadOut/k_reg[23]/Q
                         net (fo=2, routed)           0.101     0.740    CPS_ReadOut/k_reg[23]
    SLICE_X79Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.852 r  CPS_ReadOut/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.853    CPS_ReadOut/k_reg[20]_i_1_n_0
    SLICE_X79Y200        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     0.913 r  CPS_ReadOut/k_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.913    CPS_ReadOut/k_reg[24]_i_1_n_6
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.730     0.730    CPS_ReadOut/clk
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[25]/C
                         clock pessimism              0.000     0.730    
    SLICE_X79Y200        FDRE (Hold_fdre_C_D)         0.071     0.801    CPS_ReadOut/k_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 CPS_ReadOut/count_cnv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/count_cnv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.629%)  route 0.083ns (39.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.565     0.565    CPS_ReadOut/clk
    SLICE_X43Y201        FDRE                                         r  CPS_ReadOut/count_cnv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y201        FDRE (Prop_fdre_C_Q)         0.100     0.665 r  CPS_ReadOut/count_cnv_reg[4]/Q
                         net (fo=6, routed)           0.083     0.748    CPS_ReadOut/count_cnv[4]
    SLICE_X42Y201        LUT6 (Prop_lut6_I4_O)        0.028     0.776 r  CPS_ReadOut/count_cnv[2]_i_1/O
                         net (fo=1, routed)           0.000     0.776    CPS_ReadOut/count_cnv[2]_i_1_n_0
    SLICE_X42Y201        FDRE                                         r  CPS_ReadOut/count_cnv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.769     0.769    CPS_ReadOut/clk
    SLICE_X42Y201        FDRE                                         r  CPS_ReadOut/count_cnv_reg[2]/C
                         clock pessimism             -0.193     0.576    
    SLICE_X42Y201        FDRE (Hold_fdre_C_D)         0.087     0.663    CPS_ReadOut/count_cnv_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 CPS_ReadOut/count_cnv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/cnvclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.343%)  route 0.084ns (39.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.565     0.565    CPS_ReadOut/clk
    SLICE_X43Y201        FDRE                                         r  CPS_ReadOut/count_cnv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y201        FDRE (Prop_fdre_C_Q)         0.100     0.665 f  CPS_ReadOut/count_cnv_reg[4]/Q
                         net (fo=6, routed)           0.084     0.749    CPS_ReadOut/count_cnv[4]
    SLICE_X42Y201        LUT5 (Prop_lut5_I3_O)        0.028     0.777 r  CPS_ReadOut/cnvclk_i_1/O
                         net (fo=1, routed)           0.000     0.777    CPS_ReadOut/cnvclk_i_1_n_0
    SLICE_X42Y201        FDRE                                         r  CPS_ReadOut/cnvclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.769     0.769    CPS_ReadOut/clk
    SLICE_X42Y201        FDRE                                         r  CPS_ReadOut/cnvclk_reg/C
                         clock pessimism             -0.193     0.576    
    SLICE_X42Y201        FDRE (Hold_fdre_C_D)         0.087     0.663    CPS_ReadOut/cnvclk_reg
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 CPS_ReadOut/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.277ns (73.150%)  route 0.102ns (26.850%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.539     0.539    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDRE (Prop_fdre_C_Q)         0.100     0.639 r  CPS_ReadOut/k_reg[23]/Q
                         net (fo=2, routed)           0.101     0.740    CPS_ReadOut/k_reg[23]
    SLICE_X79Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.852 r  CPS_ReadOut/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.853    CPS_ReadOut/k_reg[20]_i_1_n_0
    SLICE_X79Y200        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     0.918 r  CPS_ReadOut/k_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.918    CPS_ReadOut/k_reg[24]_i_1_n_4
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.730     0.730    CPS_ReadOut/clk
    SLICE_X79Y200        FDRE                                         r  CPS_ReadOut/k_reg[27]/C
                         clock pessimism              0.000     0.730    
    SLICE_X79Y200        FDRE (Hold_fdre_C_D)         0.071     0.801    CPS_ReadOut/k_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 CPS_ReadOut/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.278ns (73.221%)  route 0.102ns (26.779%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.539     0.539    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDRE (Prop_fdre_C_Q)         0.100     0.639 r  CPS_ReadOut/k_reg[23]/Q
                         net (fo=2, routed)           0.101     0.740    CPS_ReadOut/k_reg[23]
    SLICE_X79Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.852 r  CPS_ReadOut/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.853    CPS_ReadOut/k_reg[20]_i_1_n_0
    SLICE_X79Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.878 r  CPS_ReadOut/k_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.878    CPS_ReadOut/k_reg[24]_i_1_n_0
    SLICE_X79Y201        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.919 r  CPS_ReadOut/k_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.919    CPS_ReadOut/k_reg[28]_i_1_n_7
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.730     0.730    CPS_ReadOut/clk
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[28]/C
                         clock pessimism              0.000     0.730    
    SLICE_X79Y201        FDRE (Hold_fdre_C_D)         0.071     0.801    CPS_ReadOut/k_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 CPS_ReadOut/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.289ns (73.975%)  route 0.102ns (26.025%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.539     0.539    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDRE (Prop_fdre_C_Q)         0.100     0.639 r  CPS_ReadOut/k_reg[23]/Q
                         net (fo=2, routed)           0.101     0.740    CPS_ReadOut/k_reg[23]
    SLICE_X79Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.852 r  CPS_ReadOut/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.853    CPS_ReadOut/k_reg[20]_i_1_n_0
    SLICE_X79Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.878 r  CPS_ReadOut/k_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.878    CPS_ReadOut/k_reg[24]_i_1_n_0
    SLICE_X79Y201        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     0.930 r  CPS_ReadOut/k_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.930    CPS_ReadOut/k_reg[28]_i_1_n_5
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.730     0.730    CPS_ReadOut/clk
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[30]/C
                         clock pessimism              0.000     0.730    
    SLICE_X79Y201        FDRE (Hold_fdre_C_D)         0.071     0.801    CPS_ReadOut/k_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 CPS_ReadOut/k_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/k_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.297ns (74.497%)  route 0.102ns (25.503%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.539     0.539    CPS_ReadOut/clk
    SLICE_X79Y199        FDRE                                         r  CPS_ReadOut/k_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y199        FDRE (Prop_fdre_C_Q)         0.100     0.639 r  CPS_ReadOut/k_reg[23]/Q
                         net (fo=2, routed)           0.101     0.740    CPS_ReadOut/k_reg[23]
    SLICE_X79Y199        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.852 r  CPS_ReadOut/k_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.853    CPS_ReadOut/k_reg[20]_i_1_n_0
    SLICE_X79Y200        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     0.878 r  CPS_ReadOut/k_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.878    CPS_ReadOut/k_reg[24]_i_1_n_0
    SLICE_X79Y201        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     0.938 r  CPS_ReadOut/k_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.938    CPS_ReadOut/k_reg[28]_i_1_n_6
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.730     0.730    CPS_ReadOut/clk
    SLICE_X79Y201        FDRE                                         r  CPS_ReadOut/k_reg[29]/C
                         clock pessimism              0.000     0.730    
    SLICE_X79Y201        FDRE (Hold_fdre_C_D)         0.071     0.801    CPS_ReadOut/k_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.801    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CPS_ReadOut/count_sck_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CPS_ReadOut/count_sck_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk200M rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.130ns (52.691%)  route 0.117ns (47.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.544     0.544    CPS_ReadOut/clk
    SLICE_X83Y199        FDRE                                         r  CPS_ReadOut/count_sck_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y199        FDRE (Prop_fdre_C_Q)         0.100     0.644 r  CPS_ReadOut/count_sck_reg[0]/Q
                         net (fo=8, routed)           0.117     0.761    CPS_ReadOut/count_sck[0]
    SLICE_X82Y199        LUT5 (Prop_lut5_I2_O)        0.030     0.791 r  CPS_ReadOut/count_sck[4]_i_1/O
                         net (fo=1, routed)           0.000     0.791    CPS_ReadOut/count_sck[4]_i_1_n_0
    SLICE_X82Y199        FDRE                                         r  CPS_ReadOut/count_sck_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.743     0.743    CPS_ReadOut/clk
    SLICE_X82Y199        FDRE                                         r  CPS_ReadOut/count_sck_reg[4]/C
                         clock pessimism             -0.188     0.555    
    SLICE_X82Y199        FDRE (Hold_fdre_C_D)         0.096     0.651    CPS_ReadOut/count_sck_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CPS_ReadOut/BUFG_inst1/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB18_X5Y56     set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X0Y330     CPS_ReadOut/count_clkdiv_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X0Y328     CPS_ReadOut/count_clkdiv_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X0Y329     CPS_ReadOut/count_clkdiv_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X43Y201    CPS_ReadOut/count_cnv_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X42Y201    CPS_ReadOut/count_cnv_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X83Y199    CPS_ReadOut/count_sck_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X82Y199    CPS_ReadOut/count_sck_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X82Y199    CPS_ReadOut/count_sck_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y330     CPS_ReadOut/count_clkdiv_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y330     CPS_ReadOut/count_clkdiv_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X83Y199    CPS_ReadOut/count_sck_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X83Y199    CPS_ReadOut/count_sck_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X82Y199    CPS_ReadOut/count_sck_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X82Y199    CPS_ReadOut/count_sck_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X82Y199    CPS_ReadOut/count_sck_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X82Y199    CPS_ReadOut/count_sck_reg[4]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y328     CPS_ReadOut/clk_div_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y328     CPS_ReadOut/count_clkdiv_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y328     CPS_ReadOut/count_clkdiv_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X80Y222    CPS_ReadOut/sign_00_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X80Y222    CPS_ReadOut/sign_11_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X78Y196    CPS_ReadOut/clk_div_r2_50m_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X78Y196    CPS_ReadOut/clk_div_r2_50m_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X78Y195    CPS_ReadOut/clk_div_r_50m_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        4.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        5.358ns  (logic 0.352ns (6.569%)  route 5.006ns (93.431%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.113ns = ( 11.113 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.449     1.913    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X97Y154        LUT3 (Prop_lut3_I1_O)        0.043     1.956 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.631     2.588    adcdata_wren
    SLICE_X90Y166        LUT3 (Prop_lut3_I0_O)        0.043     2.631 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.256     3.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X105Y197       LUT2 (Prop_lut2_I0_O)        0.043     3.930 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=30, routed)          2.669     6.599    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X2Y35         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.111    11.113    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y35         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013    11.126    
                         clock uncertainty           -0.066    11.059    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    10.655    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.655    
                         arrival time                          -6.599    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        5.296ns  (logic 0.352ns (6.646%)  route 4.944ns (93.354%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 11.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.449     1.913    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X97Y154        LUT3 (Prop_lut3_I1_O)        0.043     1.956 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.631     2.588    adcdata_wren
    SLICE_X90Y166        LUT3 (Prop_lut3_I0_O)        0.043     2.631 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.256     3.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X105Y197       LUT2 (Prop_lut2_I0_O)        0.043     3.930 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=30, routed)          2.607     6.537    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X2Y34         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.109    11.111    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y34         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013    11.124    
                         clock uncertainty           -0.066    11.057    
    RAMB36_X2Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    10.653    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.653    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.178ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.395ns (7.477%)  route 4.888ns (92.523%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 11.096 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.449     1.913    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X97Y154        LUT3 (Prop_lut3_I1_O)        0.043     1.956 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.631     2.588    adcdata_wren
    SLICE_X90Y166        LUT3 (Prop_lut3_I0_O)        0.043     2.631 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.256     3.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X105Y197       LUT2 (Prop_lut2_I0_O)        0.043     3.930 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=30, routed)          1.796     5.726    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X64Y206        LUT2 (Prop_lut2_I1_O)        0.043     5.769 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_240/O
                         net (fo=1, routed)           0.755     6.524    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_166
    RAMB36_X2Y43         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.094    11.096    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y43         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.096    
                         clock uncertainty           -0.066    11.029    
    RAMB36_X2Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    10.701    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.701    
                         arrival time                          -6.524    
  -------------------------------------------------------------------
                         slack                                  4.178    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 0.395ns (7.446%)  route 4.910ns (92.554%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 11.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.449     1.913    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X97Y154        LUT3 (Prop_lut3_I1_O)        0.043     1.956 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.631     2.588    adcdata_wren
    SLICE_X90Y166        LUT3 (Prop_lut3_I0_O)        0.043     2.631 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.256     3.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X105Y197       LUT2 (Prop_lut2_I0_O)        0.043     3.930 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=30, routed)          1.856     5.786    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X57Y188        LUT2 (Prop_lut2_I1_O)        0.043     5.829 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_254/O
                         net (fo=1, routed)           0.717     6.546    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_173
    RAMB36_X2Y34         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.109    11.111    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y34         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013    11.124    
                         clock uncertainty           -0.066    11.057    
    RAMB36_X2Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    10.729    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                          -6.546    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 0.352ns (6.777%)  route 4.842ns (93.223%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.096ns = ( 11.096 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.449     1.913    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X97Y154        LUT3 (Prop_lut3_I1_O)        0.043     1.956 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.631     2.588    adcdata_wren
    SLICE_X90Y166        LUT3 (Prop_lut3_I0_O)        0.043     2.631 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.256     3.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X105Y197       LUT2 (Prop_lut2_I0_O)        0.043     3.930 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=30, routed)          2.505     6.435    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X2Y43         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.094    11.096    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y43         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.096    
                         clock uncertainty           -0.066    11.029    
    RAMB36_X2Y43         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    10.625    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                          -6.435    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 0.352ns (7.005%)  route 4.673ns (92.995%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 11.101 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.449     1.913    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X97Y154        LUT3 (Prop_lut3_I1_O)        0.043     1.956 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.631     2.588    adcdata_wren
    SLICE_X90Y166        LUT3 (Prop_lut3_I0_O)        0.043     2.631 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.256     3.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X105Y197       LUT2 (Prop_lut2_I0_O)        0.043     3.930 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=30, routed)          2.336     6.266    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X2Y42         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.099    11.101    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y42         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.101    
                         clock uncertainty           -0.066    11.034    
    RAMB36_X2Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    10.630    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.352ns (7.020%)  route 4.662ns (92.980%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.103ns = ( 11.103 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.449     1.913    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X97Y154        LUT3 (Prop_lut3_I1_O)        0.043     1.956 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.631     2.588    adcdata_wren
    SLICE_X90Y166        LUT3 (Prop_lut3_I0_O)        0.043     2.631 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.256     3.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X105Y197       LUT2 (Prop_lut2_I0_O)        0.043     3.930 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=30, routed)          2.325     6.255    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X2Y41         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.101    11.103    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y41         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.103    
                         clock uncertainty           -0.066    11.036    
    RAMB36_X2Y41         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    10.632    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.632    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.395ns (7.757%)  route 4.697ns (92.243%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 11.121 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.449     1.913    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X97Y154        LUT3 (Prop_lut3_I1_O)        0.043     1.956 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.631     2.588    adcdata_wren
    SLICE_X90Y166        LUT3 (Prop_lut3_I0_O)        0.043     2.631 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.682     4.312    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/wr_en
    SLICE_X106Y196       LUT5 (Prop_lut5_I0_O)        0.043     4.355 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/i_/O
                         net (fo=3, routed)           0.963     5.318    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    SLICE_X87Y192        LUT2 (Prop_lut2_I0_O)        0.043     5.361 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_266/O
                         net (fo=1, routed)           0.972     6.333    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_179
    RAMB36_X2Y37         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.119    11.121    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y37         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013    11.134    
                         clock uncertainty           -0.066    11.067    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    10.739    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.739    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.352ns (7.101%)  route 4.605ns (92.899%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.118ns = ( 11.118 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.449     1.913    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X97Y154        LUT3 (Prop_lut3_I1_O)        0.043     1.956 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.631     2.588    adcdata_wren
    SLICE_X90Y166        LUT3 (Prop_lut3_I0_O)        0.043     2.631 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.256     3.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X105Y197       LUT2 (Prop_lut2_I0_O)        0.043     3.930 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=30, routed)          2.268     6.198    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X2Y36         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.116    11.118    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y36         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.013    11.131    
                         clock uncertainty           -0.066    11.064    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404    10.660    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.660    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  4.462    

Slack (MET) :             4.478ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 0.395ns (7.920%)  route 4.592ns (92.080%))
  Logic Levels:           4  (LUT2=2 LUT3=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.101ns = ( 11.101 - 10.000 ) 
    Source Clock Delay      (SCD):    1.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.239     1.241    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y152        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_fdre_C_Q)         0.223     1.464 r  rec_adc_packet_ins/data_selector_inst/wr_en_reg/Q
                         net (fo=1, routed)           0.449     1.913    rec_adc_packet_ins/data_selector_inst/wr_en
    SLICE_X97Y154        LUT3 (Prop_lut3_I1_O)        0.043     1.956 r  rec_adc_packet_ins/data_selector_inst/FIFO_WR_EN_INST_0/O
                         net (fo=1, routed)           0.631     2.588    adcdata_wren
    SLICE_X90Y166        LUT3 (Prop_lut3_I0_O)        0.043     2.631 r  adc_fifo_wren_inferred_i_1/O
                         net (fo=13, routed)          1.256     3.887    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X105Y197       LUT2 (Prop_lut2_I0_O)        0.043     3.930 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=30, routed)          1.562     5.492    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/WEA[0]
    SLICE_X62Y199        LUT2 (Prop_lut2_I1_O)        0.043     5.535 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_252/O
                         net (fo=1, routed)           0.693     6.228    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_172
    RAMB36_X2Y42         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.099    11.101    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X2Y42         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    11.101    
                         clock uncertainty           -0.066    11.034    
    RAMB36_X2Y42         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    10.706    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  4.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/data_selector_inst/data32_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.178ns (26.764%)  route 0.487ns (73.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510     1.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    -1.866 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    -0.081    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.099     1.101    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X100Y170       FDRE                                         r  rec_adc_packet_ins/data_selector_inst/data32_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y170       FDRE (Prop_fdre_C_Q)         0.178     1.279 r  rec_adc_packet_ins/data_selector_inst/data32_reg[24]/Q
                         net (fo=8, routed)           0.487     1.766    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/din[1]
    RAMB36_X3Y32         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.271     1.273    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y32         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.086     1.187    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.527     1.714    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/data_selector_inst/data32_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.178ns (26.740%)  route 0.488ns (73.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510     1.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    -1.866 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    -0.081    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.099     1.101    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X100Y170       FDRE                                         r  rec_adc_packet_ins/data_selector_inst/data32_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y170       FDRE (Prop_fdre_C_Q)         0.178     1.279 r  rec_adc_packet_ins/data_selector_inst/data32_reg[25]/Q
                         net (fo=8, routed)           0.488     1.767    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/din[2]
    RAMB36_X3Y32         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.271     1.273    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y32         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.086     1.187    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.527     1.714    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/data_selector_inst/data32_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.178ns (26.655%)  route 0.490ns (73.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510     1.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    -1.866 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    -0.081    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.097     1.099    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y170        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/data32_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y170        FDRE (Prop_fdre_C_Q)         0.178     1.277 r  rec_adc_packet_ins/data_selector_inst/data32_reg[27]/Q
                         net (fo=8, routed)           0.490     1.767    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/din[4]
    RAMB36_X3Y35         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.261     1.263    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y35         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.086     1.177    
    RAMB36_X3Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.527     1.704    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/data_selector_inst/data32_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.178ns (26.459%)  route 0.495ns (73.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510     1.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    -1.866 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    -0.081    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.099     1.101    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X100Y170       FDRE                                         r  rec_adc_packet_ins/data_selector_inst/data32_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y170       FDRE (Prop_fdre_C_Q)         0.178     1.279 r  rec_adc_packet_ins/data_selector_inst/data32_reg[24]/Q
                         net (fo=8, routed)           0.495     1.774    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/din[1]
    RAMB36_X3Y36         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.267     1.269    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y36         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.086     1.183    
    RAMB36_X3Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.527     1.710    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/data_selector_inst/data32_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.178ns (26.313%)  route 0.498ns (73.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.097ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510     1.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    -1.866 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    -0.081    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.095     1.097    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X99Y171        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/data32_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y171        FDRE (Prop_fdre_C_Q)         0.178     1.275 r  rec_adc_packet_ins/data_selector_inst/data32_reg[26]/Q
                         net (fo=8, routed)           0.498     1.773    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/din[3]
    RAMB36_X3Y35         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.261     1.263    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y35         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.086     1.177    
    RAMB36_X3Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.527     1.704    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 set_chip_addr_ins/chip_addr_in_dffdff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.100ns (23.151%)  route 0.332ns (76.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.897ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.642     0.644    set_chip_addr_ins/CLK
    SLICE_X127Y147       FDRE                                         r  set_chip_addr_ins/chip_addr_in_dffdff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y147       FDRE (Prop_fdre_C_Q)         0.100     0.744 r  set_chip_addr_ins/chip_addr_in_dffdff_reg[7]/Q
                         net (fo=1, routed)           0.332     1.076    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X5Y56         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.895     0.897    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y56         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.188     0.709    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     1.005    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/data_selector_inst/data32_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.178ns (26.168%)  route 0.502ns (73.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    1.099ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510     1.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    -1.866 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    -0.081    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.097     1.099    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y170        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/data32_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y170        FDRE (Prop_fdre_C_Q)         0.178     1.277 r  rec_adc_packet_ins/data_selector_inst/data32_reg[29]/Q
                         net (fo=8, routed)           0.502     1.779    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/din[6]
    RAMB36_X3Y35         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.261     1.263    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y35         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.086     1.177    
    RAMB36_X3Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.527     1.704    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/data_selector_inst/data32_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.100ns (22.596%)  route 0.343ns (77.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.544     0.546    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X97Y170        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/data32_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y170        FDRE (Prop_fdre_C_Q)         0.100     0.646 r  rec_adc_packet_ins/data_selector_inst/data32_reg[29]/Q
                         net (fo=8, routed)           0.343     0.989    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/din[6]
    RAMB36_X3Y32         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.783     0.785    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y32         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.168     0.617    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.913    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/data_selector_inst/data32_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.178ns (25.603%)  route 0.517ns (74.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.095ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510     1.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    -1.866 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    -0.081    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.093     1.095    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X99Y173        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/data32_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y173        FDRE (Prop_fdre_C_Q)         0.178     1.273 r  rec_adc_packet_ins/data_selector_inst/data32_reg[28]/Q
                         net (fo=8, routed)           0.517     1.790    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/din[5]
    RAMB36_X3Y32         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.271     1.273    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y32         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.086     1.187    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.527     1.714    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/data_selector_inst/data32_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.178ns (25.772%)  route 0.513ns (74.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510     1.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376    -1.866 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785    -0.081    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.099     1.101    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X100Y170       FDRE                                         r  rec_adc_packet_ins/data_selector_inst/data32_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y170       FDRE (Prop_fdre_C_Q)         0.178     1.279 r  rec_adc_packet_ins/data_selector_inst/data32_reg[31]/Q
                         net (fo=8, routed)           0.513     1.792    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/din[8]
    RAMB36_X3Y32         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.271     1.273    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X3Y32         RAMB36E1                                     r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.086     1.187    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.527     1.714    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_coregen_sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y43     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y37     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X3Y44     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X3Y36     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y42     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X3Y37     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X3Y43     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y36     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X2Y41     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y40     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X90Y148    rec_adc_packet_ins/data_selector_inst/d2_d11_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X90Y148    rec_adc_packet_ins/data_selector_inst/d2_d11_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X90Y148    rec_adc_packet_ins/data_selector_inst/d2_d11_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X90Y148    rec_adc_packet_ins/data_selector_inst/d2_d11_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X90Y148    rec_adc_packet_ins/data_selector_inst/d2_d11_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X90Y148    rec_adc_packet_ins/data_selector_inst/d2_d11_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X90Y148    rec_adc_packet_ins/data_selector_inst/d2_d11_reg[8]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X90Y148    rec_adc_packet_ins/data_selector_inst/d2_d11_reg[9]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X118Y140   rec_adc_packet_ins/data_selector_inst/d3_d14_reg[10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X118Y140   rec_adc_packet_ins/data_selector_inst/d3_d14_reg[11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y142    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y142    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y142    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y142    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y142    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y142    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y142    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[6]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y142    rec_adc_packet_ins/data_selector_inst/d1_d05_reg[7]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X104Y150   rec_adc_packet_ins/data_selector_inst/d1_d06_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X104Y150   rec_adc_packet_ins/data_selector_inst/d1_d06_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_coregen_sysclk
  To Clock:  clk_out3_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        1.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        8.544ns  (logic 0.259ns (3.031%)  route 8.285ns (96.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 11.707 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.616     1.618    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y71         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.259     1.877 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/Q
                         net (fo=32, routed)          8.285    10.162    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][1]
    RAMB36_X5Y8          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.705    11.707    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/out
    RAMB36_X5Y8          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017    11.724    
                         clock uncertainty           -0.066    11.658    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.182    11.476    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.476    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 0.259ns (3.133%)  route 8.008ns (96.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 11.704 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.616     1.618    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y71         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.259     1.877 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/Q
                         net (fo=32, routed)          8.008     9.885    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][1]
    RAMB36_X5Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.702    11.704    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/out
    RAMB36_X5Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017    11.721    
                         clock uncertainty           -0.066    11.655    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.182    11.473    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.473    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        8.129ns  (logic 0.259ns (3.186%)  route 7.870ns (96.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.616     1.618    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y71         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.259     1.877 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/Q
                         net (fo=32, routed)          7.870     9.747    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][1]
    RAMB36_X5Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.699    11.701    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/out
    RAMB36_X5Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017    11.718    
                         clock uncertainty           -0.066    11.652    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.182    11.470    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.470    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 0.259ns (3.198%)  route 7.841ns (96.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 11.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.616     1.618    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y71         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.259     1.877 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/Q
                         net (fo=32, routed)          7.841     9.718    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][1]
    RAMB36_X4Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.690    11.692    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/out
    RAMB36_X4Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017    11.709    
                         clock uncertainty           -0.066    11.643    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.182    11.461    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.461    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.971ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 0.259ns (3.288%)  route 7.618ns (96.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.696ns = ( 11.696 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.616     1.618    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y71         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.259     1.877 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/Q
                         net (fo=32, routed)          7.618     9.495    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][1]
    RAMB36_X4Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.694    11.696    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/out
    RAMB36_X4Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017    11.713    
                         clock uncertainty           -0.066    11.647    
    RAMB36_X4Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.182    11.465    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.465    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  1.971    

Slack (MET) :             2.107ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        7.731ns  (logic 0.259ns (3.350%)  route 7.472ns (96.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 11.701 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.630     1.632    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y56         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.259     1.891 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][16]/Q
                         net (fo=32, routed)          7.472     9.363    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][7]
    RAMB36_X5Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.699    11.701    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/out
    RAMB36_X5Y6          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017    11.718    
                         clock uncertainty           -0.066    11.652    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.182    11.470    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.470    
                         arrival time                          -9.363    
  -------------------------------------------------------------------
                         slack                                  2.107    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        7.700ns  (logic 0.259ns (3.364%)  route 7.441ns (96.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 11.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.630     1.632    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y56         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.259     1.891 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][16]/Q
                         net (fo=32, routed)          7.441     9.332    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][7]
    RAMB36_X4Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.690    11.692    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/out
    RAMB36_X4Y5          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017    11.709    
                         clock uncertainty           -0.066    11.643    
    RAMB36_X4Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.182    11.461    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.461    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 0.259ns (3.377%)  route 7.410ns (96.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 11.707 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.630     1.632    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y56         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.259     1.891 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][17]/Q
                         net (fo=32, routed)          7.410     9.301    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/shifted_data_in_reg[8][17][0]
    RAMB36_X5Y8          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.705    11.707    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/out
    RAMB36_X5Y8          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017    11.724    
                         clock uncertainty           -0.066    11.658    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.182    11.476    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.476    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 0.259ns (3.377%)  route 7.410ns (96.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.699ns = ( 11.699 - 10.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.616     1.618    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y71         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.259     1.877 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][10]/Q
                         net (fo=32, routed)          7.410     9.287    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][1]
    RAMB36_X4Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.697    11.699    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/out
    RAMB36_X4Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017    11.716    
                         clock uncertainty           -0.066    11.650    
    RAMB36_X4Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.182    11.468    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.468    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 0.259ns (3.391%)  route 7.379ns (96.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 11.707 - 10.000 ) 
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.630     1.632    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y56         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.259     1.891 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][16]/Q
                         net (fo=32, routed)          7.379     9.270    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][7]
    RAMB36_X5Y8          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.705    11.707    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/out
    RAMB36_X5Y8          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.017    11.724    
                         clock uncertainty           -0.066    11.658    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.182    11.476    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.476    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  2.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.680     0.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X39Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.091     0.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/Q
                         net (fo=1, routed)           0.095     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X38Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.917     0.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.226     0.693    
    SLICE_X38Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     0.789    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.100ns (17.632%)  route 0.467ns (82.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.684     0.686    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X44Y56         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y56         FDRE (Prop_fdre_C_Q)         0.100     0.786 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/Q
                         net (fo=24, routed)          0.467     1.253    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/Q[6]
    RAMB36_X1Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.037     1.039    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X1Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.048     0.991    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.174    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.100ns (30.801%)  route 0.225ns (69.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.641     0.643    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/out
    SLICE_X57Y69         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.100     0.743 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=88, routed)          0.225     0.968    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/i_intcap.CAP_ADDR_O_reg[11][9]
    RAMB36_X2Y13         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.910     0.912    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/out
    RAMB36_X2Y13         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.704    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.887    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.100ns (18.944%)  route 0.428ns (81.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.682     0.684    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X49Y56         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.100     0.784 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/Q
                         net (fo=24, routed)          0.428     1.212    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/Q[2]
    RAMB36_X2Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.991     0.993    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X2Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.048     0.945    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     1.128    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.100ns (17.397%)  route 0.475ns (82.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.682     0.684    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X47Y56         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.100     0.784 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[10]/Q
                         net (fo=24, routed)          0.475     1.259    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/Q[10]
    RAMB36_X1Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.037     1.039    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X1Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.048     0.991    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.174    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.100ns (17.113%)  route 0.484ns (82.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.681     0.683    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X47Y57         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.100     0.783 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[14]/Q
                         net (fo=58, routed)          0.484     1.267    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/Q[14]
    RAMB36_X1Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.037     1.039    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X1Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.048     0.991    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.174    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.107ns (22.725%)  route 0.364ns (77.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.684     0.686    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y56         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.107     0.793 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][21]/Q
                         net (fo=4, routed)           0.364     1.157    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/shifted_data_in_reg[8][21][0]
    RAMB36_X2Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.992     0.994    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/out
    RAMB36_X2Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.048     0.946    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.117     1.063    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.100ns (17.111%)  route 0.484ns (82.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.682     0.684    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X48Y56         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDRE (Prop_fdre_C_Q)         0.100     0.784 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/Q
                         net (fo=24, routed)          0.484     1.268    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/Q[9]
    RAMB36_X1Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.037     1.039    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X1Y9          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.048     0.991    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.174    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.100ns (32.355%)  route 0.209ns (67.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.680     0.682    u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X47Y61         FDRE                                         r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.100     0.782 r  u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]_rep__2/Q
                         net (fo=16, routed)          0.209     0.991    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ADDRBWRADDR[5]
    RAMB36_X2Y12         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.917     0.919    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X2Y12         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.208     0.711    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     0.894    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.082%)  route 0.163ns (61.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.675     0.677    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X36Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y77         FDRE (Prop_fdre_C_Q)         0.100     0.777 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[8]/Q
                         net (fo=1, routed)           0.163     0.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X38Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.916     0.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.208     0.710    
    SLICE_X38Y81         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_coregen_sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         10.000      7.660      RAMB36_X3Y6      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.340         10.000      7.660      RAMB36_X3Y6      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         10.000      7.660      RAMB36_X0Y8      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.340         10.000      7.660      RAMB36_X0Y8      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         10.000      7.660      RAMB36_X3Y7      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.340         10.000      7.660      RAMB36_X3Y7      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         10.000      7.660      RAMB36_X1Y6      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.340         10.000      7.660      RAMB36_X1Y6      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         10.000      7.660      RAMB36_X3Y8      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.340         10.000      7.660      RAMB36_X3Y8      u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y81     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X42Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y81     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_coregen_sysclk
  To Clock:  clkfbout_coregen_sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_coregen_sysclk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_ins_test/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y19   sysclk_ins_test/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y6  sysclk_ins_test/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk2M
  To Clock:  clk2M

Setup :            0  Failing Endpoints,  Worst Slack      247.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      249.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             247.244ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/cnt_16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.599ns  (logic 0.850ns (32.709%)  route 1.749ns (67.291%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.585ns = ( 250.585 - 250.000 ) 
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.768     0.768    tlu_handshake_inst/CLK
    SLICE_X41Y69         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.223     0.991 f  tlu_handshake_inst/cnt_16_reg[0]/Q
                         net (fo=24, routed)          0.916     1.907    tlu_handshake_inst/cnt_16_reg__0[0]
    SLICE_X43Y66         LUT3 (Prop_lut3_I2_O)        0.043     1.950 f  tlu_handshake_inst/trigger_cnt_tmp[0]_i_12/O
                         net (fo=5, routed)           0.548     2.498    tlu_handshake_inst/trigger_cnt_tmp[0]_i_12_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.043     2.541 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_7/O
                         net (fo=1, routed)           0.285     2.826    tlu_handshake_inst/trigger_cnt_tmp[0]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.095 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.095    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.148 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.148    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.201 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.201    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.367 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.367    tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1_n_6
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.585   250.585    tlu_handshake_inst/CLK
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.039   250.624    
                         clock uncertainty           -0.066   250.558    
    SLICE_X43Y70         FDRE (Setup_fdre_C_D)        0.053   250.611    tlu_handshake_inst/trigger_cnt_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                        250.611    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                247.244    

Slack (MET) :             247.261ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/cnt_16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.833ns (32.266%)  route 1.749ns (67.734%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.585ns = ( 250.585 - 250.000 ) 
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.768     0.768    tlu_handshake_inst/CLK
    SLICE_X41Y69         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.223     0.991 f  tlu_handshake_inst/cnt_16_reg[0]/Q
                         net (fo=24, routed)          0.916     1.907    tlu_handshake_inst/cnt_16_reg__0[0]
    SLICE_X43Y66         LUT3 (Prop_lut3_I2_O)        0.043     1.950 f  tlu_handshake_inst/trigger_cnt_tmp[0]_i_12/O
                         net (fo=5, routed)           0.548     2.498    tlu_handshake_inst/trigger_cnt_tmp[0]_i_12_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.043     2.541 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_7/O
                         net (fo=1, routed)           0.285     2.826    tlu_handshake_inst/trigger_cnt_tmp[0]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.095 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.095    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.148 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.148    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.201 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.201    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.350 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.350    tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1_n_4
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.585   250.585    tlu_handshake_inst/CLK
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.039   250.624    
                         clock uncertainty           -0.066   250.558    
    SLICE_X43Y70         FDRE (Setup_fdre_C_D)        0.053   250.611    tlu_handshake_inst/trigger_cnt_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                        250.611    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                247.261    

Slack (MET) :             247.299ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/cnt_16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.795ns (31.254%)  route 1.749ns (68.746%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.585ns = ( 250.585 - 250.000 ) 
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.768     0.768    tlu_handshake_inst/CLK
    SLICE_X41Y69         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.223     0.991 f  tlu_handshake_inst/cnt_16_reg[0]/Q
                         net (fo=24, routed)          0.916     1.907    tlu_handshake_inst/cnt_16_reg__0[0]
    SLICE_X43Y66         LUT3 (Prop_lut3_I2_O)        0.043     1.950 f  tlu_handshake_inst/trigger_cnt_tmp[0]_i_12/O
                         net (fo=5, routed)           0.548     2.498    tlu_handshake_inst/trigger_cnt_tmp[0]_i_12_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.043     2.541 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_7/O
                         net (fo=1, routed)           0.285     2.826    tlu_handshake_inst/trigger_cnt_tmp[0]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.095 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.095    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.148 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.148    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.201 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.201    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.312 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.312    tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1_n_7
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.585   250.585    tlu_handshake_inst/CLK
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.039   250.624    
                         clock uncertainty           -0.066   250.558    
    SLICE_X43Y70         FDRE (Setup_fdre_C_D)        0.053   250.611    tlu_handshake_inst/trigger_cnt_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                        250.611    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                247.299    

Slack (MET) :             247.299ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/cnt_16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.544ns  (logic 0.795ns (31.254%)  route 1.749ns (68.746%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.585ns = ( 250.585 - 250.000 ) 
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.768     0.768    tlu_handshake_inst/CLK
    SLICE_X41Y69         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.223     0.991 f  tlu_handshake_inst/cnt_16_reg[0]/Q
                         net (fo=24, routed)          0.916     1.907    tlu_handshake_inst/cnt_16_reg__0[0]
    SLICE_X43Y66         LUT3 (Prop_lut3_I2_O)        0.043     1.950 f  tlu_handshake_inst/trigger_cnt_tmp[0]_i_12/O
                         net (fo=5, routed)           0.548     2.498    tlu_handshake_inst/trigger_cnt_tmp[0]_i_12_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.043     2.541 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_7/O
                         net (fo=1, routed)           0.285     2.826    tlu_handshake_inst/trigger_cnt_tmp[0]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.095 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.095    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.148 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.148    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.201 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.201    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     3.312 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.312    tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1_n_5
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.585   250.585    tlu_handshake_inst/CLK
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.039   250.624    
                         clock uncertainty           -0.066   250.558    
    SLICE_X43Y70         FDRE (Setup_fdre_C_D)        0.053   250.611    tlu_handshake_inst/trigger_cnt_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                        250.611    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                247.299    

Slack (MET) :             247.365ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/cnt_16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 0.797ns (31.308%)  route 1.749ns (68.692%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.653ns = ( 250.653 - 250.000 ) 
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.768     0.768    tlu_handshake_inst/CLK
    SLICE_X41Y69         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.223     0.991 f  tlu_handshake_inst/cnt_16_reg[0]/Q
                         net (fo=24, routed)          0.916     1.907    tlu_handshake_inst/cnt_16_reg__0[0]
    SLICE_X43Y66         LUT3 (Prop_lut3_I2_O)        0.043     1.950 f  tlu_handshake_inst/trigger_cnt_tmp[0]_i_12/O
                         net (fo=5, routed)           0.548     2.498    tlu_handshake_inst/trigger_cnt_tmp[0]_i_12_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.043     2.541 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_7/O
                         net (fo=1, routed)           0.285     2.826    tlu_handshake_inst/trigger_cnt_tmp[0]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.095 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.095    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.148 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.148    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.314 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.314    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_6
    SLICE_X43Y69         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.653   250.653    tlu_handshake_inst/CLK
    SLICE_X43Y69         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.039   250.692    
                         clock uncertainty           -0.066   250.625    
    SLICE_X43Y69         FDRE (Setup_fdre_C_D)        0.053   250.678    tlu_handshake_inst/trigger_cnt_tmp_reg[9]
  -------------------------------------------------------------------
                         required time                        250.678    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                247.365    

Slack (MET) :             247.382ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/cnt_16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.780ns (30.846%)  route 1.749ns (69.154%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.653ns = ( 250.653 - 250.000 ) 
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.768     0.768    tlu_handshake_inst/CLK
    SLICE_X41Y69         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.223     0.991 f  tlu_handshake_inst/cnt_16_reg[0]/Q
                         net (fo=24, routed)          0.916     1.907    tlu_handshake_inst/cnt_16_reg__0[0]
    SLICE_X43Y66         LUT3 (Prop_lut3_I2_O)        0.043     1.950 f  tlu_handshake_inst/trigger_cnt_tmp[0]_i_12/O
                         net (fo=5, routed)           0.548     2.498    tlu_handshake_inst/trigger_cnt_tmp[0]_i_12_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.043     2.541 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_7/O
                         net (fo=1, routed)           0.285     2.826    tlu_handshake_inst/trigger_cnt_tmp[0]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.095 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.095    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.148 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.148    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.297 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.297    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_4
    SLICE_X43Y69         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.653   250.653    tlu_handshake_inst/CLK
    SLICE_X43Y69         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.039   250.692    
                         clock uncertainty           -0.066   250.625    
    SLICE_X43Y69         FDRE (Setup_fdre_C_D)        0.053   250.678    tlu_handshake_inst/trigger_cnt_tmp_reg[11]
  -------------------------------------------------------------------
                         required time                        250.678    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                247.382    

Slack (MET) :             247.402ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/cnt_16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.744ns (29.848%)  route 1.749ns (70.152%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.676ns = ( 250.676 - 250.000 ) 
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.768     0.768    tlu_handshake_inst/CLK
    SLICE_X41Y69         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.223     0.991 f  tlu_handshake_inst/cnt_16_reg[0]/Q
                         net (fo=24, routed)          0.916     1.907    tlu_handshake_inst/cnt_16_reg__0[0]
    SLICE_X43Y66         LUT3 (Prop_lut3_I2_O)        0.043     1.950 f  tlu_handshake_inst/trigger_cnt_tmp[0]_i_12/O
                         net (fo=5, routed)           0.548     2.498    tlu_handshake_inst/trigger_cnt_tmp[0]_i_12_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.043     2.541 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_7/O
                         net (fo=1, routed)           0.285     2.826    tlu_handshake_inst/trigger_cnt_tmp[0]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.095 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.095    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.261 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.261    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_6
    SLICE_X43Y68         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.676   250.676    tlu_handshake_inst/CLK
    SLICE_X43Y68         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   250.676    
                         clock uncertainty           -0.066   250.610    
    SLICE_X43Y68         FDRE (Setup_fdre_C_D)        0.053   250.663    tlu_handshake_inst/trigger_cnt_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                        250.663    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                247.402    

Slack (MET) :             247.419ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/cnt_16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.476ns  (logic 0.727ns (29.366%)  route 1.749ns (70.634%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.676ns = ( 250.676 - 250.000 ) 
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.768     0.768    tlu_handshake_inst/CLK
    SLICE_X41Y69         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.223     0.991 f  tlu_handshake_inst/cnt_16_reg[0]/Q
                         net (fo=24, routed)          0.916     1.907    tlu_handshake_inst/cnt_16_reg__0[0]
    SLICE_X43Y66         LUT3 (Prop_lut3_I2_O)        0.043     1.950 f  tlu_handshake_inst/trigger_cnt_tmp[0]_i_12/O
                         net (fo=5, routed)           0.548     2.498    tlu_handshake_inst/trigger_cnt_tmp[0]_i_12_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.043     2.541 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_7/O
                         net (fo=1, routed)           0.285     2.826    tlu_handshake_inst/trigger_cnt_tmp[0]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.095 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.095    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     3.244 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.244    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_4
    SLICE_X43Y68         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.676   250.676    tlu_handshake_inst/CLK
    SLICE_X43Y68         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   250.676    
                         clock uncertainty           -0.066   250.610    
    SLICE_X43Y68         FDRE (Setup_fdre_C_D)        0.053   250.663    tlu_handshake_inst/trigger_cnt_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                        250.663    
                         arrival time                          -3.244    
  -------------------------------------------------------------------
                         slack                                247.419    

Slack (MET) :             247.420ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/cnt_16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.742ns (29.791%)  route 1.749ns (70.209%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.653ns = ( 250.653 - 250.000 ) 
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.768     0.768    tlu_handshake_inst/CLK
    SLICE_X41Y69         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.223     0.991 f  tlu_handshake_inst/cnt_16_reg[0]/Q
                         net (fo=24, routed)          0.916     1.907    tlu_handshake_inst/cnt_16_reg__0[0]
    SLICE_X43Y66         LUT3 (Prop_lut3_I2_O)        0.043     1.950 f  tlu_handshake_inst/trigger_cnt_tmp[0]_i_12/O
                         net (fo=5, routed)           0.548     2.498    tlu_handshake_inst/trigger_cnt_tmp[0]_i_12_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.043     2.541 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_7/O
                         net (fo=1, routed)           0.285     2.826    tlu_handshake_inst/trigger_cnt_tmp[0]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.095 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.095    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.148 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.148    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     3.259 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.259    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_5
    SLICE_X43Y69         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.653   250.653    tlu_handshake_inst/CLK
    SLICE_X43Y69         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.039   250.692    
                         clock uncertainty           -0.066   250.625    
    SLICE_X43Y69         FDRE (Setup_fdre_C_D)        0.053   250.678    tlu_handshake_inst/trigger_cnt_tmp_reg[10]
  -------------------------------------------------------------------
                         required time                        250.678    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                247.420    

Slack (MET) :             247.420ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/cnt_16_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            250.000ns  (clk2M fall@250.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.742ns (29.791%)  route 1.749ns (70.209%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.653ns = ( 250.653 - 250.000 ) 
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.768     0.768    tlu_handshake_inst/CLK
    SLICE_X41Y69         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDCE (Prop_fdce_C_Q)         0.223     0.991 f  tlu_handshake_inst/cnt_16_reg[0]/Q
                         net (fo=24, routed)          0.916     1.907    tlu_handshake_inst/cnt_16_reg__0[0]
    SLICE_X43Y66         LUT3 (Prop_lut3_I2_O)        0.043     1.950 f  tlu_handshake_inst/trigger_cnt_tmp[0]_i_12/O
                         net (fo=5, routed)           0.548     2.498    tlu_handshake_inst/trigger_cnt_tmp[0]_i_12_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.043     2.541 r  tlu_handshake_inst/trigger_cnt_tmp[0]_i_7/O
                         net (fo=1, routed)           0.285     2.826    tlu_handshake_inst/trigger_cnt_tmp[0]_i_7_n_0
    SLICE_X43Y67         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     3.095 r  tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.095    tlu_handshake_inst/trigger_cnt_tmp_reg[0]_i_2_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.148 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.148    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     3.259 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.259    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_7
    SLICE_X43Y69         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.653   250.653    tlu_handshake_inst/CLK
    SLICE_X43Y69         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.039   250.692    
                         clock uncertainty           -0.066   250.625    
    SLICE_X43Y69         FDRE (Setup_fdre_C_D)        0.053   250.678    tlu_handshake_inst/trigger_cnt_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                        250.678    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                247.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/cnt_16_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/busy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.086%)  route 0.284ns (68.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.446     0.446    tlu_handshake_inst/CLK
    SLICE_X41Y70         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.100     0.546 f  tlu_handshake_inst/cnt_16_reg[4]/Q
                         net (fo=26, routed)          0.284     0.830    tlu_handshake_inst/cnt_16_reg__0[4]
    SLICE_X41Y66         LUT5 (Prop_lut5_I1_O)        0.028     0.858 r  tlu_handshake_inst/busy_i_1/O
                         net (fo=1, routed)           0.000     0.858    tlu_handshake_inst/busy_i_1_n_0
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.556     0.556    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/busy_reg/C
                         clock pessimism              0.000     0.556    
    SLICE_X41Y66         FDCE (Hold_fdce_C_D)         0.061     0.617    tlu_handshake_inst/busy_reg
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.858    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/trigger_cnt_tmp_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M fall@250.000ns - clk2M fall@250.000ns)
  Data Path Delay:        0.371ns  (logic 0.184ns (49.544%)  route 0.187ns (50.453%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.461ns = ( 250.461 - 250.000 ) 
    Source Clock Delay      (SCD):    0.403ns = ( 250.403 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.403   250.403    tlu_handshake_inst/CLK
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.107   250.510 r  tlu_handshake_inst/trigger_cnt_tmp_reg[13]/Q
                         net (fo=2, routed)           0.187   250.698    tlu_handshake_inst/trigger_cnt_tmp_reg[13]
    SLICE_X43Y70         LUT5 (Prop_lut5_I3_O)        0.028   250.726 r  tlu_handshake_inst/trigger_cnt_tmp[12]_i_7/O
                         net (fo=1, routed)           0.000   250.726    tlu_handshake_inst/trigger_cnt_tmp[12]_i_7_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049   250.775 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000   250.775    tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1_n_6
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.461   250.461    tlu_handshake_inst/CLK
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.058   250.403    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.079   250.482    tlu_handshake_inst/trigger_cnt_tmp_reg[13]
  -------------------------------------------------------------------
                         required time                       -250.482    
                         arrival time                         250.775    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/trigger_cnt_tmp_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M fall@250.000ns - clk2M fall@250.000ns)
  Data Path Delay:        0.439ns  (logic 0.252ns (57.351%)  route 0.187ns (42.644%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.461ns = ( 250.461 - 250.000 ) 
    Source Clock Delay      (SCD):    0.403ns = ( 250.403 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.403   250.403    tlu_handshake_inst/CLK
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.107   250.510 r  tlu_handshake_inst/trigger_cnt_tmp_reg[13]/Q
                         net (fo=2, routed)           0.187   250.698    tlu_handshake_inst/trigger_cnt_tmp_reg[13]
    SLICE_X43Y70         LUT5 (Prop_lut5_I3_O)        0.028   250.726 r  tlu_handshake_inst/trigger_cnt_tmp[12]_i_7/O
                         net (fo=1, routed)           0.000   250.726    tlu_handshake_inst/trigger_cnt_tmp[12]_i_7_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.117   250.843 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000   250.843    tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1_n_5
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.461   250.461    tlu_handshake_inst/CLK
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.058   250.403    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.079   250.482    tlu_handshake_inst/trigger_cnt_tmp_reg[14]
  -------------------------------------------------------------------
                         required time                       -250.482    
                         arrival time                         250.843    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/cnt_16_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_clock_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.128ns (23.959%)  route 0.406ns (76.041%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.446     0.446    tlu_handshake_inst/CLK
    SLICE_X41Y70         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.100     0.546 f  tlu_handshake_inst/cnt_16_reg[4]/Q
                         net (fo=26, routed)          0.406     0.952    tlu_handshake_inst/cnt_16_reg__0[4]
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.028     0.980 r  tlu_handshake_inst/trigger_clock_en_i_1/O
                         net (fo=1, routed)           0.000     0.980    tlu_handshake_inst/trigger_clock_en_i_1_n_0
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.556     0.556    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
                         clock pessimism              0.000     0.556    
    SLICE_X41Y66         FDCE (Hold_fdce_C_D)         0.061     0.617    tlu_handshake_inst/trigger_clock_en_reg
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/trigger_cnt_tmp_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M fall@250.000ns - clk2M fall@250.000ns)
  Data Path Delay:        0.451ns  (logic 0.264ns (58.486%)  route 0.187ns (41.511%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.461ns = ( 250.461 - 250.000 ) 
    Source Clock Delay      (SCD):    0.403ns = ( 250.403 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.403   250.403    tlu_handshake_inst/CLK
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.107   250.510 r  tlu_handshake_inst/trigger_cnt_tmp_reg[13]/Q
                         net (fo=2, routed)           0.187   250.698    tlu_handshake_inst/trigger_cnt_tmp_reg[13]
    SLICE_X43Y70         LUT5 (Prop_lut5_I3_O)        0.028   250.726 r  tlu_handshake_inst/trigger_cnt_tmp[12]_i_7/O
                         net (fo=1, routed)           0.000   250.726    tlu_handshake_inst/trigger_cnt_tmp[12]_i_7_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.129   250.855 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000   250.855    tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1_n_4
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.461   250.461    tlu_handshake_inst/CLK
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.058   250.403    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.079   250.482    tlu_handshake_inst/trigger_cnt_tmp_reg[15]
  -------------------------------------------------------------------
                         required time                       -250.482    
                         arrival time                         250.855    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/trigger_cnt_tmp_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M fall@250.000ns - clk2M fall@250.000ns)
  Data Path Delay:        0.459ns  (logic 0.190ns (41.355%)  route 0.269ns (58.647%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.511ns = ( 250.511 - 250.000 ) 
    Source Clock Delay      (SCD):    0.445ns = ( 250.445 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.445   250.445    tlu_handshake_inst/CLK
    SLICE_X43Y69         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDRE (Prop_fdre_C_Q)         0.107   250.552 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]/Q
                         net (fo=2, routed)           0.269   250.821    tlu_handshake_inst/trigger_cnt_tmp_reg[8]
    SLICE_X43Y69         LUT5 (Prop_lut5_I3_O)        0.028   250.849 r  tlu_handshake_inst/trigger_cnt_tmp[8]_i_9/O
                         net (fo=1, routed)           0.000   250.849    tlu_handshake_inst/trigger_cnt_tmp[8]_i_9_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055   250.904 r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000   250.904    tlu_handshake_inst/trigger_cnt_tmp_reg[8]_i_1_n_7
    SLICE_X43Y69         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.511   250.511    tlu_handshake_inst/CLK
    SLICE_X43Y69         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.066   250.445    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.079   250.524    tlu_handshake_inst/trigger_cnt_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                       -250.524    
                         arrival time                         250.904    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/cnt_16_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/TLU_STATE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.128ns (23.118%)  route 0.426ns (76.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.446     0.446    tlu_handshake_inst/CLK
    SLICE_X41Y70         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.100     0.546 f  tlu_handshake_inst/cnt_16_reg[4]/Q
                         net (fo=26, routed)          0.426     0.972    tlu_handshake_inst/cnt_16_reg__0[4]
    SLICE_X41Y66         LUT4 (Prop_lut4_I2_O)        0.028     1.000 r  tlu_handshake_inst/TLU_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.000    tlu_handshake_inst/TLU_STATE[0]_i_1_n_0
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.556     0.556    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[0]/C
                         clock pessimism              0.000     0.556    
    SLICE_X41Y66         FDCE (Hold_fdce_C_D)         0.060     0.616    tlu_handshake_inst/TLU_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/TLU_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/TLU_STATE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.130ns (33.676%)  route 0.256ns (66.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.541ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    0.080ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.461     0.461    tlu_handshake_inst/CLK
    SLICE_X44Y66         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDCE (Prop_fdce_C_Q)         0.100     0.561 r  tlu_handshake_inst/TLU_STATE_reg[1]/Q
                         net (fo=6, routed)           0.160     0.720    tlu_handshake_inst/TLU_STATE[1]
    SLICE_X43Y66         LUT3 (Prop_lut3_I1_O)        0.030     0.750 r  tlu_handshake_inst/TLU_STATE[1]_i_1/O
                         net (fo=1, routed)           0.096     0.847    tlu_handshake_inst/TLU_STATE[1]_i_1_n_0
    SLICE_X44Y66         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.541     0.541    tlu_handshake_inst/CLK
    SLICE_X44Y66         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[1]/C
                         clock pessimism             -0.080     0.461    
    SLICE_X44Y66         FDCE (Hold_fdce_C_D)        -0.001     0.460    tlu_handshake_inst/TLU_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.460    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/trigger_cnt_tmp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M fall@250.000ns - clk2M fall@250.000ns)
  Data Path Delay:        0.474ns  (logic 0.190ns (40.119%)  route 0.284ns (59.879%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.517ns = ( 250.517 - 250.000 ) 
    Source Clock Delay      (SCD):    0.441ns = ( 250.441 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.441   250.441    tlu_handshake_inst/CLK
    SLICE_X43Y68         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.107   250.548 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]/Q
                         net (fo=2, routed)           0.284   250.832    tlu_handshake_inst/trigger_cnt_tmp_reg[4]
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.028   250.860 r  tlu_handshake_inst/trigger_cnt_tmp[4]_i_9/O
                         net (fo=1, routed)           0.000   250.860    tlu_handshake_inst/trigger_cnt_tmp[4]_i_9_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055   250.915 r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000   250.915    tlu_handshake_inst/trigger_cnt_tmp_reg[4]_i_1_n_7
    SLICE_X43Y68         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.517   250.517    tlu_handshake_inst/CLK
    SLICE_X43Y68         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.076   250.441    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.079   250.520    tlu_handshake_inst/trigger_cnt_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                       -250.520    
                         arrival time                         250.915    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/trigger_cnt_tmp_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            tlu_handshake_inst/trigger_cnt_tmp_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M fall@250.000ns - clk2M fall@250.000ns)
  Data Path Delay:        0.474ns  (logic 0.190ns (40.119%)  route 0.284ns (59.879%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.461ns = ( 250.461 - 250.000 ) 
    Source Clock Delay      (SCD):    0.403ns = ( 250.403 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.403   250.403    tlu_handshake_inst/CLK
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.107   250.510 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]/Q
                         net (fo=2, routed)           0.284   250.794    tlu_handshake_inst/trigger_cnt_tmp_reg[12]
    SLICE_X43Y70         LUT5 (Prop_lut5_I3_O)        0.028   250.822 r  tlu_handshake_inst/trigger_cnt_tmp[12]_i_8/O
                         net (fo=1, routed)           0.000   250.822    tlu_handshake_inst/trigger_cnt_tmp[12]_i_8_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055   250.877 r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000   250.877    tlu_handshake_inst/trigger_cnt_tmp_reg[12]_i_1_n_7
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.461   250.461    tlu_handshake_inst/CLK
    SLICE_X43Y70         FDRE                                         r  tlu_handshake_inst/trigger_cnt_tmp_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.058   250.403    
    SLICE_X43Y70         FDRE (Hold_fdre_C_D)         0.079   250.482    tlu_handshake_inst/trigger_cnt_tmp_reg[12]
  -------------------------------------------------------------------
                         required time                       -250.482    
                         arrival time                         250.877    
  -------------------------------------------------------------------
                         slack                                  0.395    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2M
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { gen_user_clock_ins/clk_2M_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X41Y66  tlu_handshake_inst/TLU_STATE_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X44Y66  tlu_handshake_inst/TLU_STATE_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X41Y66  tlu_handshake_inst/busy_reg/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X41Y69  tlu_handshake_inst/cnt_16_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X41Y69  tlu_handshake_inst/cnt_16_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X44Y70  tlu_handshake_inst/cnt_16_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X41Y70  tlu_handshake_inst/cnt_16_reg[3]/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X41Y70  tlu_handshake_inst/cnt_16_reg[4]/C
Min Period        n/a     FDCE/C   n/a            0.700         500.000     499.300    SLICE_X41Y66  tlu_handshake_inst/trigger_clock_en_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         500.000     499.300    SLICE_X43Y67  tlu_handshake_inst/trigger_cnt_tmp_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X41Y69  tlu_handshake_inst/cnt_16_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X41Y69  tlu_handshake_inst/cnt_16_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X41Y66  tlu_handshake_inst/TLU_STATE_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X44Y66  tlu_handshake_inst/TLU_STATE_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X41Y66  tlu_handshake_inst/busy_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X44Y70  tlu_handshake_inst/cnt_16_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X44Y70  tlu_handshake_inst/cnt_16_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X41Y70  tlu_handshake_inst/cnt_16_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X41Y70  tlu_handshake_inst/cnt_16_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X41Y66  tlu_handshake_inst/trigger_clock_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         250.000     249.650    SLICE_X43Y69  tlu_handshake_inst/trigger_cnt_tmp_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         250.000     249.650    SLICE_X43Y69  tlu_handshake_inst/trigger_cnt_tmp_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         250.000     249.650    SLICE_X43Y68  tlu_handshake_inst/trigger_cnt_tmp_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         250.000     249.650    SLICE_X43Y68  tlu_handshake_inst/trigger_cnt_tmp_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         250.000     249.650    SLICE_X43Y68  tlu_handshake_inst/trigger_cnt_tmp_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         250.000     249.650    SLICE_X43Y68  tlu_handshake_inst/trigger_cnt_tmp_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         250.000     249.650    SLICE_X43Y69  tlu_handshake_inst/trigger_cnt_tmp_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         250.000     249.650    SLICE_X43Y69  tlu_handshake_inst/trigger_cnt_tmp_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X41Y66  tlu_handshake_inst/TLU_STATE_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         250.000     249.650    SLICE_X41Y66  tlu_handshake_inst/TLU_STATE_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2M_1
  To Clock:  clk2M_1

Setup :            0  Failing Endpoints,  Worst Slack      496.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      249.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             496.278ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst15/addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.302ns (12.037%)  route 2.207ns (87.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.643ns = ( 500.643 - 500.000 ) 
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.508     1.508    rec_adc_packet_ins/set_data_inst15/CLK
    SLICE_X74Y152        FDRE                                         r  rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y152        FDRE (Prop_fdre_C_Q)         0.259     1.767 f  rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/Q
                         net (fo=7, routed)           1.355     3.122    rec_adc_packet_ins/set_data_inst15/header[4]
    SLICE_X75Y152        LUT6 (Prop_lut6_I2_O)        0.043     3.165 r  rec_adc_packet_ins/set_data_inst15/footer[4]_i_1/O
                         net (fo=6, routed)           0.852     4.017    rec_adc_packet_ins/set_data_inst15/footer[9]
    SLICE_X104Y152       FDRE                                         r  rec_adc_packet_ins/set_data_inst15/addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.643   500.643    rec_adc_packet_ins/set_data_inst15/CLK
    SLICE_X104Y152       FDRE                                         r  rec_adc_packet_ins/set_data_inst15/addr_reg[0]/C
                         clock pessimism              0.000   500.643    
                         clock uncertainty           -0.066   500.576    
    SLICE_X104Y152       FDRE (Setup_fdre_C_R)       -0.281   500.295    rec_adc_packet_ins/set_data_inst15/addr_reg[0]
  -------------------------------------------------------------------
                         required time                        500.295    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                496.278    

Slack (MET) :             496.278ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst15/addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.302ns (12.037%)  route 2.207ns (87.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.643ns = ( 500.643 - 500.000 ) 
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.508     1.508    rec_adc_packet_ins/set_data_inst15/CLK
    SLICE_X74Y152        FDRE                                         r  rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y152        FDRE (Prop_fdre_C_Q)         0.259     1.767 f  rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/Q
                         net (fo=7, routed)           1.355     3.122    rec_adc_packet_ins/set_data_inst15/header[4]
    SLICE_X75Y152        LUT6 (Prop_lut6_I2_O)        0.043     3.165 r  rec_adc_packet_ins/set_data_inst15/footer[4]_i_1/O
                         net (fo=6, routed)           0.852     4.017    rec_adc_packet_ins/set_data_inst15/footer[9]
    SLICE_X104Y152       FDRE                                         r  rec_adc_packet_ins/set_data_inst15/addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.643   500.643    rec_adc_packet_ins/set_data_inst15/CLK
    SLICE_X104Y152       FDRE                                         r  rec_adc_packet_ins/set_data_inst15/addr_reg[1]/C
                         clock pessimism              0.000   500.643    
                         clock uncertainty           -0.066   500.576    
    SLICE_X104Y152       FDRE (Setup_fdre_C_R)       -0.281   500.295    rec_adc_packet_ins/set_data_inst15/addr_reg[1]
  -------------------------------------------------------------------
                         required time                        500.295    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                496.278    

Slack (MET) :             496.278ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst15/addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.302ns (12.037%)  route 2.207ns (87.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.643ns = ( 500.643 - 500.000 ) 
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.508     1.508    rec_adc_packet_ins/set_data_inst15/CLK
    SLICE_X74Y152        FDRE                                         r  rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y152        FDRE (Prop_fdre_C_Q)         0.259     1.767 f  rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/Q
                         net (fo=7, routed)           1.355     3.122    rec_adc_packet_ins/set_data_inst15/header[4]
    SLICE_X75Y152        LUT6 (Prop_lut6_I2_O)        0.043     3.165 r  rec_adc_packet_ins/set_data_inst15/footer[4]_i_1/O
                         net (fo=6, routed)           0.852     4.017    rec_adc_packet_ins/set_data_inst15/footer[9]
    SLICE_X104Y152       FDRE                                         r  rec_adc_packet_ins/set_data_inst15/addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.643   500.643    rec_adc_packet_ins/set_data_inst15/CLK
    SLICE_X104Y152       FDRE                                         r  rec_adc_packet_ins/set_data_inst15/addr_reg[2]/C
                         clock pessimism              0.000   500.643    
                         clock uncertainty           -0.066   500.576    
    SLICE_X104Y152       FDRE (Setup_fdre_C_R)       -0.281   500.295    rec_adc_packet_ins/set_data_inst15/addr_reg[2]
  -------------------------------------------------------------------
                         required time                        500.295    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                496.278    

Slack (MET) :             496.278ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst15/addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.302ns (12.037%)  route 2.207ns (87.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.643ns = ( 500.643 - 500.000 ) 
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.508     1.508    rec_adc_packet_ins/set_data_inst15/CLK
    SLICE_X74Y152        FDRE                                         r  rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y152        FDRE (Prop_fdre_C_Q)         0.259     1.767 f  rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/Q
                         net (fo=7, routed)           1.355     3.122    rec_adc_packet_ins/set_data_inst15/header[4]
    SLICE_X75Y152        LUT6 (Prop_lut6_I2_O)        0.043     3.165 r  rec_adc_packet_ins/set_data_inst15/footer[4]_i_1/O
                         net (fo=6, routed)           0.852     4.017    rec_adc_packet_ins/set_data_inst15/footer[9]
    SLICE_X104Y152       FDRE                                         r  rec_adc_packet_ins/set_data_inst15/addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.643   500.643    rec_adc_packet_ins/set_data_inst15/CLK
    SLICE_X104Y152       FDRE                                         r  rec_adc_packet_ins/set_data_inst15/addr_reg[3]/C
                         clock pessimism              0.000   500.643    
                         clock uncertainty           -0.066   500.576    
    SLICE_X104Y152       FDRE (Setup_fdre_C_R)       -0.281   500.295    rec_adc_packet_ins/set_data_inst15/addr_reg[3]
  -------------------------------------------------------------------
                         required time                        500.295    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                496.278    

Slack (MET) :             496.278ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst15/addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.302ns (12.037%)  route 2.207ns (87.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.643ns = ( 500.643 - 500.000 ) 
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.508     1.508    rec_adc_packet_ins/set_data_inst15/CLK
    SLICE_X74Y152        FDRE                                         r  rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y152        FDRE (Prop_fdre_C_Q)         0.259     1.767 f  rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/Q
                         net (fo=7, routed)           1.355     3.122    rec_adc_packet_ins/set_data_inst15/header[4]
    SLICE_X75Y152        LUT6 (Prop_lut6_I2_O)        0.043     3.165 r  rec_adc_packet_ins/set_data_inst15/footer[4]_i_1/O
                         net (fo=6, routed)           0.852     4.017    rec_adc_packet_ins/set_data_inst15/footer[9]
    SLICE_X104Y152       FDRE                                         r  rec_adc_packet_ins/set_data_inst15/addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.643   500.643    rec_adc_packet_ins/set_data_inst15/CLK
    SLICE_X104Y152       FDRE                                         r  rec_adc_packet_ins/set_data_inst15/addr_reg[4]/C
                         clock pessimism              0.000   500.643    
                         clock uncertainty           -0.066   500.576    
    SLICE_X104Y152       FDRE (Setup_fdre_C_R)       -0.281   500.295    rec_adc_packet_ins/set_data_inst15/addr_reg[4]
  -------------------------------------------------------------------
                         required time                        500.295    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                496.278    

Slack (MET) :             496.278ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst15/addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 0.302ns (12.037%)  route 2.207ns (87.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.643ns = ( 500.643 - 500.000 ) 
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.508     1.508    rec_adc_packet_ins/set_data_inst15/CLK
    SLICE_X74Y152        FDRE                                         r  rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y152        FDRE (Prop_fdre_C_Q)         0.259     1.767 f  rec_adc_packet_ins/set_data_inst15/cnt_reg[0]/Q
                         net (fo=7, routed)           1.355     3.122    rec_adc_packet_ins/set_data_inst15/header[4]
    SLICE_X75Y152        LUT6 (Prop_lut6_I2_O)        0.043     3.165 r  rec_adc_packet_ins/set_data_inst15/footer[4]_i_1/O
                         net (fo=6, routed)           0.852     4.017    rec_adc_packet_ins/set_data_inst15/footer[9]
    SLICE_X104Y152       FDRE                                         r  rec_adc_packet_ins/set_data_inst15/addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.643   500.643    rec_adc_packet_ins/set_data_inst15/CLK
    SLICE_X104Y152       FDRE                                         r  rec_adc_packet_ins/set_data_inst15/addr_reg[5]/C
                         clock pessimism              0.000   500.643    
                         clock uncertainty           -0.066   500.576    
    SLICE_X104Y152       FDRE (Setup_fdre_C_R)       -0.281   500.295    rec_adc_packet_ins/set_data_inst15/addr_reg[5]
  -------------------------------------------------------------------
                         required time                        500.295    
                         arrival time                          -4.017    
  -------------------------------------------------------------------
                         slack                                496.278    

Slack (MET) :             496.483ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst13/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst13/addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.266ns (9.778%)  route 2.454ns (90.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.339ns = ( 501.339 - 500.000 ) 
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.782     1.782    rec_adc_packet_ins/set_data_inst13/CLK
    SLICE_X53Y149        FDRE                                         r  rec_adc_packet_ins/set_data_inst13/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.223     2.005 f  rec_adc_packet_ins/set_data_inst13/cnt_reg[0]/Q
                         net (fo=7, routed)           1.557     3.561    rec_adc_packet_ins/set_data_inst13/header[4]
    SLICE_X53Y150        LUT6 (Prop_lut6_I2_O)        0.043     3.604 r  rec_adc_packet_ins/set_data_inst13/footer[4]_i_1/O
                         net (fo=6, routed)           0.898     4.502    rec_adc_packet_ins/set_data_inst13/footer[9]
    SLICE_X47Y155        FDRE                                         r  rec_adc_packet_ins/set_data_inst13/addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.339   501.339    rec_adc_packet_ins/set_data_inst13/CLK
    SLICE_X47Y155        FDRE                                         r  rec_adc_packet_ins/set_data_inst13/addr_reg[0]/C
                         clock pessimism              0.016   501.355    
                         clock uncertainty           -0.066   501.289    
    SLICE_X47Y155        FDRE (Setup_fdre_C_R)       -0.304   500.985    rec_adc_packet_ins/set_data_inst13/addr_reg[0]
  -------------------------------------------------------------------
                         required time                        500.985    
                         arrival time                          -4.502    
  -------------------------------------------------------------------
                         slack                                496.483    

Slack (MET) :             496.483ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst13/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst13/addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.266ns (9.778%)  route 2.454ns (90.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.339ns = ( 501.339 - 500.000 ) 
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.782     1.782    rec_adc_packet_ins/set_data_inst13/CLK
    SLICE_X53Y149        FDRE                                         r  rec_adc_packet_ins/set_data_inst13/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.223     2.005 f  rec_adc_packet_ins/set_data_inst13/cnt_reg[0]/Q
                         net (fo=7, routed)           1.557     3.561    rec_adc_packet_ins/set_data_inst13/header[4]
    SLICE_X53Y150        LUT6 (Prop_lut6_I2_O)        0.043     3.604 r  rec_adc_packet_ins/set_data_inst13/footer[4]_i_1/O
                         net (fo=6, routed)           0.898     4.502    rec_adc_packet_ins/set_data_inst13/footer[9]
    SLICE_X47Y155        FDRE                                         r  rec_adc_packet_ins/set_data_inst13/addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.339   501.339    rec_adc_packet_ins/set_data_inst13/CLK
    SLICE_X47Y155        FDRE                                         r  rec_adc_packet_ins/set_data_inst13/addr_reg[1]/C
                         clock pessimism              0.016   501.355    
                         clock uncertainty           -0.066   501.289    
    SLICE_X47Y155        FDRE (Setup_fdre_C_R)       -0.304   500.985    rec_adc_packet_ins/set_data_inst13/addr_reg[1]
  -------------------------------------------------------------------
                         required time                        500.985    
                         arrival time                          -4.502    
  -------------------------------------------------------------------
                         slack                                496.483    

Slack (MET) :             496.483ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst13/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst13/addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.266ns (9.778%)  route 2.454ns (90.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.339ns = ( 501.339 - 500.000 ) 
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.782     1.782    rec_adc_packet_ins/set_data_inst13/CLK
    SLICE_X53Y149        FDRE                                         r  rec_adc_packet_ins/set_data_inst13/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.223     2.005 f  rec_adc_packet_ins/set_data_inst13/cnt_reg[0]/Q
                         net (fo=7, routed)           1.557     3.561    rec_adc_packet_ins/set_data_inst13/header[4]
    SLICE_X53Y150        LUT6 (Prop_lut6_I2_O)        0.043     3.604 r  rec_adc_packet_ins/set_data_inst13/footer[4]_i_1/O
                         net (fo=6, routed)           0.898     4.502    rec_adc_packet_ins/set_data_inst13/footer[9]
    SLICE_X47Y155        FDRE                                         r  rec_adc_packet_ins/set_data_inst13/addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.339   501.339    rec_adc_packet_ins/set_data_inst13/CLK
    SLICE_X47Y155        FDRE                                         r  rec_adc_packet_ins/set_data_inst13/addr_reg[2]/C
                         clock pessimism              0.016   501.355    
                         clock uncertainty           -0.066   501.289    
    SLICE_X47Y155        FDRE (Setup_fdre_C_R)       -0.304   500.985    rec_adc_packet_ins/set_data_inst13/addr_reg[2]
  -------------------------------------------------------------------
                         required time                        500.985    
                         arrival time                          -4.502    
  -------------------------------------------------------------------
                         slack                                496.483    

Slack (MET) :             496.483ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst13/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst13/addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk2M_1 rise@500.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.266ns (9.778%)  route 2.454ns (90.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.339ns = ( 501.339 - 500.000 ) 
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.782     1.782    rec_adc_packet_ins/set_data_inst13/CLK
    SLICE_X53Y149        FDRE                                         r  rec_adc_packet_ins/set_data_inst13/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y149        FDRE (Prop_fdre_C_Q)         0.223     2.005 f  rec_adc_packet_ins/set_data_inst13/cnt_reg[0]/Q
                         net (fo=7, routed)           1.557     3.561    rec_adc_packet_ins/set_data_inst13/header[4]
    SLICE_X53Y150        LUT6 (Prop_lut6_I2_O)        0.043     3.604 r  rec_adc_packet_ins/set_data_inst13/footer[4]_i_1/O
                         net (fo=6, routed)           0.898     4.502    rec_adc_packet_ins/set_data_inst13/footer[9]
    SLICE_X47Y155        FDRE                                         r  rec_adc_packet_ins/set_data_inst13/addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.339   501.339    rec_adc_packet_ins/set_data_inst13/CLK
    SLICE_X47Y155        FDRE                                         r  rec_adc_packet_ins/set_data_inst13/addr_reg[3]/C
                         clock pessimism              0.016   501.355    
                         clock uncertainty           -0.066   501.289    
    SLICE_X47Y155        FDRE (Setup_fdre_C_R)       -0.304   500.985    rec_adc_packet_ins/set_data_inst13/addr_reg[3]
  -------------------------------------------------------------------
                         required time                        500.985    
                         arrival time                          -4.502    
  -------------------------------------------------------------------
                         slack                                496.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst04/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst04/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.531%)  route 0.196ns (60.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.304ns
    Source Clock Delay      (SCD):    0.175ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.175     0.175    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X115Y149       FDRE                                         r  rec_adc_packet_ins/set_data_inst04/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y149       FDRE (Prop_fdre_C_Q)         0.100     0.275 r  rec_adc_packet_ins/set_data_inst04/cnt_reg[1]/Q
                         net (fo=6, routed)           0.196     0.471    rec_adc_packet_ins/set_data_inst04/header[5]
    SLICE_X115Y148       LUT6 (Prop_lut6_I2_O)        0.028     0.499 r  rec_adc_packet_ins/set_data_inst04/cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     0.499    rec_adc_packet_ins/set_data_inst04/cnt[5]
    SLICE_X115Y148       FDRE                                         r  rec_adc_packet_ins/set_data_inst04/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.304     0.304    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X115Y148       FDRE                                         r  rec_adc_packet_ins/set_data_inst04/cnt_reg[5]/C
                         clock pessimism              0.000     0.304    
    SLICE_X115Y148       FDRE (Hold_fdre_C_D)         0.060     0.364    rec_adc_packet_ins/set_data_inst04/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst04/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst04/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.128ns (39.288%)  route 0.198ns (60.712%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.304ns
    Source Clock Delay      (SCD):    0.175ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.175     0.175    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X115Y149       FDRE                                         r  rec_adc_packet_ins/set_data_inst04/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y149       FDRE (Prop_fdre_C_Q)         0.100     0.275 r  rec_adc_packet_ins/set_data_inst04/cnt_reg[1]/Q
                         net (fo=6, routed)           0.198     0.473    rec_adc_packet_ins/set_data_inst04/header[5]
    SLICE_X115Y148       LUT4 (Prop_lut4_I1_O)        0.028     0.501 r  rec_adc_packet_ins/set_data_inst04/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.501    rec_adc_packet_ins/set_data_inst04/cnt[3]
    SLICE_X115Y148       FDRE                                         r  rec_adc_packet_ins/set_data_inst04/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.304     0.304    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X115Y148       FDRE                                         r  rec_adc_packet_ins/set_data_inst04/cnt_reg[3]/C
                         clock pessimism              0.000     0.304    
    SLICE_X115Y148       FDRE (Hold_fdre_C_D)         0.060     0.364    rec_adc_packet_ins/set_data_inst04/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst04/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.700%)  route 0.231ns (64.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.304ns
    Source Clock Delay      (SCD):    0.175ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.175     0.175    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X115Y149       FDRE                                         r  rec_adc_packet_ins/set_data_inst04/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y149       FDRE (Prop_fdre_C_Q)         0.100     0.275 r  rec_adc_packet_ins/set_data_inst04/cnt_reg[0]/Q
                         net (fo=7, routed)           0.231     0.506    rec_adc_packet_ins/set_data_inst04/header[4]
    SLICE_X115Y148       LUT6 (Prop_lut6_I3_O)        0.028     0.534 r  rec_adc_packet_ins/set_data_inst04/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.534    rec_adc_packet_ins/set_data_inst04/cnt[4]
    SLICE_X115Y148       FDRE                                         r  rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.304     0.304    rec_adc_packet_ins/set_data_inst04/CLK
    SLICE_X115Y148       FDRE                                         r  rec_adc_packet_ins/set_data_inst04/cnt_reg[4]/C
                         clock pessimism              0.000     0.304    
    SLICE_X115Y148       FDRE (Hold_fdre_C_D)         0.061     0.365    rec_adc_packet_ins/set_data_inst04/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.365    
                         arrival time                           0.534    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[13]_srl32___delay_data_inst_gen_d_ff_r_171/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[13]_srl14___delay_data_inst_gen_d_ff_r_185/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.702ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.702     0.702    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X78Y163        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[13]_srl32___delay_data_inst_gen_d_ff_r_171/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y163        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     0.978 r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[13]_srl32___delay_data_inst_gen_d_ff_r_171/Q31
                         net (fo=1, routed)           0.000     0.978    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[13]
    SLICE_X78Y163        SRL16E                                       r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[13]_srl14___delay_data_inst_gen_d_ff_r_185/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.831     0.831    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X78Y163        SRL16E                                       r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[13]_srl14___delay_data_inst_gen_d_ff_r_185/CLK
                         clock pessimism             -0.129     0.702    
    SLICE_X78Y163        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.804    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[13]_srl14___delay_data_inst_gen_d_ff_r_185
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_171/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_185/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.672     0.672    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X102Y159       SRLC32E                                      r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_171/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y159       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     0.948 r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_171/Q31
                         net (fo=1, routed)           0.000     0.948    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[3]
    SLICE_X102Y159       SRL16E                                       r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_185/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.792     0.792    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X102Y159       SRL16E                                       r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_185/CLK
                         clock pessimism             -0.120     0.672    
    SLICE_X102Y159       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.774    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_185
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[5]_srl32___delay_data_inst_gen_d_ff_r_171/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[5]_srl14___delay_data_inst_gen_d_ff_r_185/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.739ns
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.739     0.739    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X74Y168        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[5]_srl32___delay_data_inst_gen_d_ff_r_171/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y168        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.015 r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[5]_srl32___delay_data_inst_gen_d_ff_r_171/Q31
                         net (fo=1, routed)           0.000     1.015    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[5]
    SLICE_X74Y168        SRL16E                                       r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[5]_srl14___delay_data_inst_gen_d_ff_r_185/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.875     0.875    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X74Y168        SRL16E                                       r  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[5]_srl14___delay_data_inst_gen_d_ff_r_185/CLK
                         clock pessimism             -0.136     0.739    
    SLICE_X74Y168        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.841    rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[5]_srl14___delay_data_inst_gen_d_ff_r_185
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[2]_srl32___delay_data_inst_gen_d_ff_r_218/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[2]_srl14___delay_data_inst_gen_d_ff_r_232/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.979ns
    Source Clock Delay      (SCD):    0.828ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.828     0.828    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X82Y133        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[2]_srl32___delay_data_inst_gen_d_ff_r_218/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y133        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.104 r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[2]_srl32___delay_data_inst_gen_d_ff_r_218/Q31
                         net (fo=1, routed)           0.000     1.104    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[2]
    SLICE_X82Y133        SRL16E                                       r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[2]_srl14___delay_data_inst_gen_d_ff_r_232/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.979     0.979    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X82Y133        SRL16E                                       r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[2]_srl14___delay_data_inst_gen_d_ff_r_232/CLK
                         clock pessimism             -0.151     0.828    
    SLICE_X82Y133        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.930    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[2]_srl14___delay_data_inst_gen_d_ff_r_232
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[8]_srl32___delay_data_inst_gen_d_ff_r_218/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[8]_srl14___delay_data_inst_gen_d_ff_r_232/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.936ns
    Source Clock Delay      (SCD):    0.789ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.789     0.789    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X82Y136        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[8]_srl32___delay_data_inst_gen_d_ff_r_218/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.065 r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[8]_srl32___delay_data_inst_gen_d_ff_r_218/Q31
                         net (fo=1, routed)           0.000     1.065    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[8]
    SLICE_X82Y136        SRL16E                                       r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[8]_srl14___delay_data_inst_gen_d_ff_r_232/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.936     0.936    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X82Y136        SRL16E                                       r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[8]_srl14___delay_data_inst_gen_d_ff_r_232/CLK
                         clock pessimism             -0.147     0.789    
    SLICE_X82Y136        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.891    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[8]_srl14___delay_data_inst_gen_d_ff_r_232
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst05/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_312/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst05/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_326/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.059ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.886     0.886    rec_adc_packet_ins/set_data_inst05/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X62Y141        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst05/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_312/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y141        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.162 r  rec_adc_packet_ins/set_data_inst05/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_312/Q31
                         net (fo=1, routed)           0.000     1.162    rec_adc_packet_ins/set_data_inst05/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[3]
    SLICE_X62Y141        SRL16E                                       r  rec_adc_packet_ins/set_data_inst05/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_326/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.059     1.059    rec_adc_packet_ins/set_data_inst05/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X62Y141        SRL16E                                       r  rec_adc_packet_ins/set_data_inst05/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_326/CLK
                         clock pessimism             -0.173     0.886    
    SLICE_X62Y141        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.988    rec_adc_packet_ins/set_data_inst05/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_326
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[2]_srl32___delay_data_inst_gen_d_ff_r_406/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[2]_srl14___delay_data_inst_gen_d_ff_r_420/D
                            (rising edge-triggered cell SRL16E clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.971ns
    Source Clock Delay      (SCD):    0.818ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.818     0.818    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/CLK
    SLICE_X42Y144        SRLC32E                                      r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[2]_srl32___delay_data_inst_gen_d_ff_r_406/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y144        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.094 r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[2]_srl32___delay_data_inst_gen_d_ff_r_406/Q31
                         net (fo=1, routed)           0.000     1.094    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_in_dff_reg[2]
    SLICE_X42Y144        SRL16E                                       r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[2]_srl14___delay_data_inst_gen_d_ff_r_420/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.971     0.971    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/CLK
    SLICE_X42Y144        SRL16E                                       r  rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[2]_srl14___delay_data_inst_gen_d_ff_r_420/CLK
                         clock pessimism             -0.153     0.818    
    SLICE_X42Y144        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.920    rec_adc_packet_ins/set_data_inst07/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[2]_srl14___delay_data_inst_gen_d_ff_r_420
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2M_1
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y60    rec_adc_packet_ins/buffer_mem16_inst0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y56    rec_adc_packet_ins/buffer_mem16_inst1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y62    rec_adc_packet_ins/buffer_mem16_inst10/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y57    rec_adc_packet_ins/buffer_mem16_inst11/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y54    rec_adc_packet_ins/buffer_mem16_inst12/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X2Y62    rec_adc_packet_ins/buffer_mem16_inst13/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X4Y56    rec_adc_packet_ins/buffer_mem16_inst14/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X3Y61    rec_adc_packet_ins/buffer_mem16_inst15/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X4Y54    rec_adc_packet_ins/buffer_mem16_inst16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         500.000     498.161    RAMB18_X4Y55    rec_adc_packet_ins/buffer_mem16_inst17/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X98Y138   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[0]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X86Y145   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[10]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X98Y138   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[1]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X86Y145   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[4]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X86Y154   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[6]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         250.000     249.358    SLICE_X98Y138   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[0]_srl14___delay_data_inst_gen_d_ff_r_138/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         250.000     249.358    SLICE_X86Y145   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[10]_srl14___delay_data_inst_gen_d_ff_r_138/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         250.000     249.358    SLICE_X98Y138   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[1]_srl14___delay_data_inst_gen_d_ff_r_138/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         250.000     249.358    SLICE_X86Y145   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[4]_srl14___delay_data_inst_gen_d_ff_r_138/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         250.000     249.358    SLICE_X86Y154   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[6]_srl14___delay_data_inst_gen_d_ff_r_138/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X102Y159  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[11]_srl32___delay_data_inst_gen_d_ff_r_171/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X102Y159  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[3]_srl32___delay_data_inst_gen_d_ff_r_171/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         250.000     249.358    SLICE_X102Y159  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[11]_srl14___delay_data_inst_gen_d_ff_r_185/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         250.000     249.358    SLICE_X102Y159  rec_adc_packet_ins/set_data_inst02/delay_data_inst/gen_d_ff[45].u_d_ff/data_reg_reg[3]_srl14___delay_data_inst_gen_d_ff_r_185/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X98Y138   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[0]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X98Y138   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[0]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X86Y145   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[10]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X86Y145   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[10]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X86Y146   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[11]_srl32___delay_data_inst_gen_d_ff_r_124/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.642         250.000     249.358    SLICE_X86Y146   rec_adc_packet_ins/set_data_inst01/delay_data_inst/gen_d_ff[31].u_d_ff/data_reg_reg[11]_srl32___delay_data_inst_gen_d_ff_r_124/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cnvclk
  To Clock:  cnvclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       99.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cnvclk
Waveform(ns):       { 0.000 100.000 }
Period(ns):         500.000
Sources:            { CPS_ReadOut/cnvclk_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X88Y162   CPS_ReadOut/DATA10_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X88Y142   CPS_ReadOut/DATA12_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X88Y142   CPS_ReadOut/DATA12_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X88Y142   CPS_ReadOut/DATA12_reg[5]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X88Y142   CPS_ReadOut/DATA12_reg[8]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X118Y146  CPS_ReadOut/DATA14_reg[9]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X72Y156   CPS_ReadOut/DATA15_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X72Y156   CPS_ReadOut/DATA15_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X72Y156   CPS_ReadOut/DATA15_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.750         500.000     499.250    SLICE_X72Y156   CPS_ReadOut/DATA15_reg[8]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X72Y156   CPS_ReadOut/DATA15_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X72Y156   CPS_ReadOut/DATA15_reg[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X72Y156   CPS_ReadOut/DATA15_reg[3]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X72Y156   CPS_ReadOut/DATA15_reg[8]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X122Y154  CPS_ReadOut/DATA4_reg[8]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X112Y157  CPS_ReadOut/DATA8_reg[7]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X112Y157  CPS_ReadOut/DATA8_reg[8]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X88Y162   CPS_ReadOut/DATA10_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X88Y142   CPS_ReadOut/DATA12_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.400         400.000     399.600    SLICE_X88Y142   CPS_ReadOut/DATA12_reg[1]/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         100.000     99.600     SLICE_X84Y148   CPS_ReadOut/deserializer1/bit_index_reg[0]/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         100.000     99.600     SLICE_X84Y148   CPS_ReadOut/deserializer1/bit_index_reg[0]/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X82Y150   CPS_ReadOut/deserializer1/bit_index_reg[10]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X82Y150   CPS_ReadOut/deserializer1/bit_index_reg[10]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X82Y150   CPS_ReadOut/deserializer1/bit_index_reg[11]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X82Y150   CPS_ReadOut/deserializer1/bit_index_reg[11]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X82Y150   CPS_ReadOut/deserializer1/bit_index_reg[12]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X82Y150   CPS_ReadOut/deserializer1/bit_index_reg[12]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X82Y151   CPS_ReadOut/deserializer1/bit_index_reg[13]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         100.000     99.600     SLICE_X82Y151   CPS_ReadOut/deserializer1/bit_index_reg[13]/CLR



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.575ns (14.409%)  route 3.416ns (85.591%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 36.809 - 33.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.635     4.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.223     4.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.693     6.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I3_O)        0.043     6.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.467     6.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.043     7.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.682     7.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.043     7.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.573     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.043     8.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.556    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[2]_i_1_n_0
    SLICE_X37Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.326    36.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]/C
                         clock pessimism              0.462    37.271    
                         clock uncertainty           -0.035    37.236    
    SLICE_X37Y100        FDRE (Setup_fdre_C_D)        0.033    37.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.269    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                 28.713    

Slack (MET) :             28.714ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.575ns (14.409%)  route 3.416ns (85.591%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 36.809 - 33.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.635     4.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.223     4.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.693     6.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I3_O)        0.043     6.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.467     6.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.043     7.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.682     7.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.043     7.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.573     8.513    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.043     8.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.556    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[1]_i_1_n_0
    SLICE_X37Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.326    36.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/C
                         clock pessimism              0.462    37.271    
                         clock uncertainty           -0.035    37.236    
    SLICE_X37Y100        FDRE (Setup_fdre_C_D)        0.034    37.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.270    
                         arrival time                          -8.556    
  -------------------------------------------------------------------
                         slack                                 28.714    

Slack (MET) :             28.904ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.575ns (15.129%)  route 3.226ns (84.871%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 36.809 - 33.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.635     4.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.223     4.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.693     6.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I3_O)        0.043     6.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.467     6.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.043     7.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.593     7.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.043     7.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.472     8.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I1_O)        0.043     8.366 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.366    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X36Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.326    36.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.462    37.271    
                         clock uncertainty           -0.035    37.236    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)        0.034    37.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.270    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                 28.904    

Slack (MET) :             28.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.797ns  (logic 0.575ns (15.145%)  route 3.222ns (84.855%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 36.809 - 33.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.635     4.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.223     4.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.693     6.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I3_O)        0.043     6.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.467     6.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.043     7.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.593     7.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.043     7.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.468     8.319    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.043     8.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X37Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.326    36.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.462    37.271    
                         clock uncertainty           -0.035    37.236    
    SLICE_X37Y100        FDRE (Setup_fdre_C_D)        0.034    37.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.270    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                 28.908    

Slack (MET) :             28.909ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.575ns (15.149%)  route 3.221ns (84.851%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.809ns = ( 36.809 - 33.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.635     4.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.223     4.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.693     6.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I3_O)        0.043     6.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.467     6.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.043     7.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.593     7.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.043     7.851 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.467     8.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y100        LUT3 (Prop_lut3_I1_O)        0.043     8.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.361    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X37Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.326    36.809    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.462    37.271    
                         clock uncertainty           -0.035    37.236    
    SLICE_X37Y100        FDRE (Setup_fdre_C_D)        0.034    37.270    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.270    
                         arrival time                          -8.361    
  -------------------------------------------------------------------
                         slack                                 28.909    

Slack (MET) :             28.949ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.575ns (14.288%)  route 3.449ns (85.712%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 36.982 - 33.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.635     4.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.223     4.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.693     6.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I3_O)        0.043     6.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.467     6.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.043     7.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.682     7.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.043     7.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.607     8.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X34Y99         LUT3 (Prop_lut3_I1_O)        0.043     8.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.589    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[4]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.499    36.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]/C
                         clock pessimism              0.558    37.540    
                         clock uncertainty           -0.035    37.505    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.034    37.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.539    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                 28.949    

Slack (MET) :             28.953ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.575ns (14.307%)  route 3.444ns (85.693%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 36.982 - 33.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.635     4.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.223     4.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.693     6.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I3_O)        0.043     6.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.467     6.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.043     7.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.682     7.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.043     7.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.601     8.541    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X34Y99         LUT3 (Prop_lut3_I1_O)        0.043     8.584 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.584    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[5]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.499    36.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]/C
                         clock pessimism              0.558    37.540    
                         clock uncertainty           -0.035    37.505    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.033    37.538    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.538    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 28.953    

Slack (MET) :             29.041ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.575ns (14.710%)  route 3.334ns (85.290%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 36.979 - 33.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.635     4.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.223     4.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.693     6.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I3_O)        0.043     6.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.467     6.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.043     7.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.682     7.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.043     7.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.491     8.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X36Y99         LUT3 (Prop_lut3_I1_O)        0.043     8.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.474    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[0]_i_1_n_0
    SLICE_X36Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.496    36.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/C
                         clock pessimism              0.537    37.516    
                         clock uncertainty           -0.035    37.481    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.034    37.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                          -8.474    
  -------------------------------------------------------------------
                         slack                                 29.041    

Slack (MET) :             29.081ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 0.575ns (14.864%)  route 3.293ns (85.136%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 36.979 - 33.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.635     4.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.223     4.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.693     6.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I3_O)        0.043     6.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.467     6.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.043     7.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.215 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.593     7.808    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y99         LUT5 (Prop_lut5_I3_O)        0.043     7.851 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.540     8.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X37Y98         LUT6 (Prop_lut6_I2_O)        0.043     8.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.433    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X37Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.496    36.979    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X37Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.537    37.516    
                         clock uncertainty           -0.035    37.481    
    SLICE_X37Y98         FDRE (Setup_fdre_C_D)        0.034    37.515    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.515    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                 29.081    

Slack (MET) :             29.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.575ns (15.079%)  route 3.238ns (84.921%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 36.982 - 33.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.635     4.565    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X35Y98         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.223     4.788 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=51, routed)          1.693     6.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X40Y100        LUT4 (Prop_lut4_I3_O)        0.043     6.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_2/O
                         net (fo=2, routed)           0.467     6.992    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[30]
    SLICE_X42Y100        LUT6 (Prop_lut6_I3_O)        0.043     7.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5/O
                         net (fo=1, routed)           0.000     7.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_5_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     7.215 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=3, routed)           0.682     7.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.043     7.940 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2/O
                         net (fo=8, routed)           0.395     8.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[7]_i_2_n_0
    SLICE_X34Y99         LUT3 (Prop_lut3_I1_O)        0.043     8.378 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.378    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[6]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.499    36.982    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X34Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]/C
                         clock pessimism              0.558    37.540    
                         clock uncertainty           -0.035    37.505    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.034    37.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         37.539    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                 29.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.672     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDCE (Prop_fdce_C_Q)         0.100     2.302 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.102     2.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X46Y79         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.908     2.706    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y79         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.493     2.213    
    SLICE_X46Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.068%)  route 0.156ns (60.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.685     2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.100     2.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/Q
                         net (fo=2, routed)           0.156     2.471    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]
    SLICE_X36Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.854     2.652    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                         clock pessimism             -0.296     2.356    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.047     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.403    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.497%)  route 0.278ns (68.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.631     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.100     2.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[27]/Q
                         net (fo=3, routed)           0.278     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[27]
    SLICE_X43Y99         LUT5 (Prop_lut5_I2_O)        0.028     2.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[26]_i_1/O
                         net (fo=1, routed)           0.000     2.567    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[26]_i_1_n_0
    SLICE_X43Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.922     2.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X43Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]/C
                         clock pessimism             -0.296     2.424    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.061     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.075%)  route 0.284ns (68.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.631     2.161    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.100     2.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/Q
                         net (fo=3, routed)           0.284     2.545    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[20]
    SLICE_X44Y99         LUT5 (Prop_lut5_I2_O)        0.028     2.573 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000     2.573    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[19]_i_1_n_0
    SLICE_X44Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.922     2.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X44Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/C
                         clock pessimism             -0.296     2.424    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.060     2.484    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.091ns (44.648%)  route 0.113ns (55.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.202ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.672     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDCE (Prop_fdce_C_Q)         0.091     2.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.113     2.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X46Y80         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.909     2.707    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y80         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.494     2.213    
    SLICE_X46Y80         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.683     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.100     2.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.055     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X27Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.921     2.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.506     2.213    
    SLICE_X27Y81         FDRE (Hold_fdre_C_D)         0.047     2.260    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.677     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X39Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.100     2.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X39Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.914     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X39Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.505     2.207    
    SLICE_X39Y81         FDCE (Hold_fdce_C_D)         0.047     2.254    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.679ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.644     2.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X51Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.100     2.274 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X51Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.881     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X51Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.505     2.174    
    SLICE_X51Y84         FDPE (Hold_fdpe_C_D)         0.047     2.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.683     2.213    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y81         FDRE (Prop_fdre_C_Q)         0.100     2.313 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.055     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X27Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.921     2.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X27Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -0.506     2.213    
    SLICE_X27Y81         FDRE (Hold_fdre_C_D)         0.044     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.207ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.677     2.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X39Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.100     2.307 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X39Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.914     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X39Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.505     2.207    
    SLICE_X39Y81         FDCE (Hold_fdce_C_D)         0.044     2.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y4  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X41Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X43Y82   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X41Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X42Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X42Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X42Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X50Y85   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X46Y79   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.060ns = ( 12.060 - 10.000 ) 
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.287     2.263    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y238       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y238       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.263 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     3.263    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y238       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.147    12.060    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y238       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.203    12.263    
                         clock uncertainty           -0.035    12.228    
    SLICE_X142Y238       FDRE (Setup_fdre_C_D)        0.064    12.292    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.292    
                         arrival time                          -3.263    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns = ( 12.055 - 10.000 ) 
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.280     2.256    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y231       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y231       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.256 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     3.256    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y231       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.142    12.055    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y231       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.201    12.256    
                         clock uncertainty           -0.035    12.221    
    SLICE_X142Y231       FDRE (Setup_fdre_C_D)        0.064    12.285    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 12.058 - 10.000 ) 
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.283     2.259    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y215       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y215       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.259 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.259    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y215       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.145    12.058    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y215       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.201    12.259    
                         clock uncertainty           -0.035    12.224    
    SLICE_X142Y215       FDRE (Setup_fdre_C_D)        0.064    12.288    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.288    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns = ( 12.056 - 10.000 ) 
    Source Clock Delay      (SCD):    2.257ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.281     2.257    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y217       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y217       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.257 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     3.257    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y217       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.143    12.056    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y217       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.201    12.257    
                         clock uncertainty           -0.035    12.222    
    SLICE_X142Y217       FDRE (Setup_fdre_C_D)        0.064    12.286    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 12.064 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.291     2.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y205       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y205       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.267 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y205       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.151    12.064    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y205       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.203    12.267    
                         clock uncertainty           -0.035    12.232    
    SLICE_X142Y205       FDRE (Setup_fdre_C_D)        0.064    12.296    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 12.064 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.291     2.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y202       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y202       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.267 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     3.267    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y202       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.151    12.064    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y202       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.203    12.267    
                         clock uncertainty           -0.035    12.232    
    SLICE_X142Y202       FDRE (Setup_fdre_C_D)        0.064    12.296    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.078ns = ( 12.078 - 10.000 ) 
    Source Clock Delay      (SCD):    2.274ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.298     2.274    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y191       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y191       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.274 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.274    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y191       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.165    12.078    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y191       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.196    12.274    
                         clock uncertainty           -0.035    12.239    
    SLICE_X142Y191       FDRE (Setup_fdre_C_D)        0.064    12.303    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.303    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.075ns = ( 12.075 - 10.000 ) 
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.293     2.269    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y185       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y185       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.269 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.269    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y185       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.162    12.075    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y185       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.194    12.269    
                         clock uncertainty           -0.035    12.234    
    SLICE_X142Y185       FDRE (Setup_fdre_C_D)        0.064    12.298    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.298    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 12.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.292     2.268    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y184       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y184       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.268 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     3.268    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X142Y184       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.161    12.074    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y184       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.194    12.268    
                         clock uncertainty           -0.035    12.233    
    SLICE_X142Y184       FDRE (Setup_fdre_C_D)        0.064    12.297    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.074ns = ( 12.074 - 10.000 ) 
    Source Clock Delay      (SCD):    2.268ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.883     0.883    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     0.976 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.292     2.268    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y165       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y165       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     3.268 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     3.268    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X142Y165       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000    10.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.830    10.830    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083    10.913 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.161    12.074    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y165       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.194    12.268    
                         clock uncertainty           -0.035    12.233    
    SLICE_X142Y165       FDRE (Setup_fdre_C_D)        0.064    12.297    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  9.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.942ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.571     0.942    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y217       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y217       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.213 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y217       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.775     1.187    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y217       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.245     0.942    
    SLICE_X142Y217       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.041    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.576     0.947    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y241       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y241       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.218 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.218    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y241       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.782     1.194    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y241       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.247     0.947    
    SLICE_X142Y241       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.046    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.575     0.946    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y238       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y238       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.217 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.217    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y238       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.781     1.193    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y238       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.247     0.946    
    SLICE_X142Y238       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.045    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.045    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.564     0.935    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y225       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y225       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.206 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.206    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X138Y225       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.767     1.179    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X138Y225       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.244     0.935    
    SLICE_X138Y225       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.034    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.570     0.941    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y231       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y231       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.212 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.212    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y231       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.774     1.186    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y231       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.245     0.941    
    SLICE_X142Y231       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.040    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.573     0.944    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y215       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y215       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.215 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.215    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y215       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.777     1.189    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y215       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.245     0.944    
    SLICE_X142Y215       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.043    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.578     0.949    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y202       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y202       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.220 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.220    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y202       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.784     1.196    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y202       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.247     0.949    
    SLICE_X142Y202       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.048    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.590     0.961    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y191       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y191       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.232 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.232    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X142Y191       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.791     1.203    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y191       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.242     0.961    
    SLICE_X142Y191       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.060    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.590     0.961    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y192       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y192       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.232 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.232    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y192       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.791     1.203    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y192       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.242     0.961    
    SLICE_X142Y192       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.060    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.345     0.345    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.371 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.585     0.956    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y167       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y167       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.227 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.227    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X142Y167       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X0Y1     IBUFDS_GTE2                  0.000     0.000 r  xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.382     0.382    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.412 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.784     1.196    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X142Y167       SRLC32E                                      r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.240     0.956    
    SLICE_X142Y167       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.055    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_ins/pcieclk_ibuf/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y1  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y0  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y7  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y6  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y5  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y4  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y3  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y2  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y1   xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y0   xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y167      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y167      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y167      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y167      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y238      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y238      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y238      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y238      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y165      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y165      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y165      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y165      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y165      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y155      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y155      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y155      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y154      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y154      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y154      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X142Y154      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y5  CPS_ReadOut/BUFG_inst1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_x0y0
  To Clock:  txoutclk_x0y0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_x0y0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X0Y7  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         10.000      8.592      BUFGCTRL_X0Y20      xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.204ns (4.197%)  route 4.657ns (95.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 13.083 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X139Y199       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y199       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.657    10.192    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X150Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.393    13.083    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X150Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[10]/C
                         clock pessimism              0.354    13.437    
                         clock uncertainty           -0.071    13.366    
    SLICE_X150Y149       FDRE (Setup_fdre_C_R)       -0.387    12.979    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.204ns (4.197%)  route 4.657ns (95.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 13.083 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X139Y199       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y199       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.657    10.192    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X150Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.393    13.083    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X150Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[13]/C
                         clock pessimism              0.354    13.437    
                         clock uncertainty           -0.071    13.366    
    SLICE_X150Y149       FDRE (Setup_fdre_C_R)       -0.387    12.979    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.204ns (4.197%)  route 4.657ns (95.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 13.083 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X139Y199       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y199       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.657    10.192    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X150Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.393    13.083    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X150Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[10]/C
                         clock pessimism              0.354    13.437    
                         clock uncertainty           -0.071    13.366    
    SLICE_X150Y149       FDRE (Setup_fdre_C_R)       -0.387    12.979    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.204ns (4.197%)  route 4.657ns (95.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.083ns = ( 13.083 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X139Y199       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y199       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.657    10.192    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X150Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.393    13.083    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X150Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[13]/C
                         clock pessimism              0.354    13.437    
                         clock uncertainty           -0.071    13.366    
    SLICE_X150Y149       FDRE (Setup_fdre_C_R)       -0.387    12.979    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         12.979    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.204ns (4.214%)  route 4.637ns (95.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X139Y199       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y199       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.637    10.172    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X149Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X149Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[10]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X149Y149       FDRE (Setup_fdre_C_R)       -0.387    12.977    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.204ns (4.214%)  route 4.637ns (95.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X139Y199       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y199       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.637    10.172    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X149Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X149Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[13]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X149Y149       FDRE (Setup_fdre_C_R)       -0.387    12.977    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.204ns (4.214%)  route 4.637ns (95.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X139Y199       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y199       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.637    10.172    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X149Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X149Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[15]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X149Y149       FDRE (Setup_fdre_C_R)       -0.387    12.977    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.204ns (4.214%)  route 4.637ns (95.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X139Y199       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y199       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.637    10.172    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X148Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[15]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.364    13.000    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg1_reg[15]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.204ns (4.214%)  route 4.637ns (95.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X139Y199       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y199       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.637    10.172    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X148Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[15]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.364    13.000    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             2.918ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.204ns (4.294%)  route 4.547ns (95.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.081ns = ( 13.081 - 8.000 ) 
    Source Clock Delay      (SCD):    5.331ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.300     5.331    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X139Y199       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y199       FDRE (Prop_fdre_C_Q)         0.204     5.535 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         4.547    10.082    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X148Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.391    13.081    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X148Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]/C
                         clock pessimism              0.354    13.435    
                         clock uncertainty           -0.071    13.364    
    SLICE_X148Y148       FDRE (Setup_fdre_C_R)       -0.364    13.000    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.000    
                         arrival time                         -10.082    
  -------------------------------------------------------------------
                         slack                                  2.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.222ns (53.439%)  route 0.193ns (46.561%))
  Logic Levels:           2  (LUT4=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.592     2.218    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X142Y150       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y150       FDRE (Prop_fdre_C_Q)         0.107     2.325 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[11]/Q
                         net (fo=4, routed)           0.193     2.518    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2[11]
    SLICE_X141Y148       LUT4 (Prop_lut4_I2_O)        0.064     2.582 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[11]_i_3__6/O
                         net (fo=1, routed)           0.000     2.582    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[11]_i_3__6_n_0
    SLICE_X141Y148       MUXF7 (Prop_muxf7_I1_O)      0.051     2.633 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[11]_i_1__6/O
                         net (fo=1, routed)           0.000     2.633    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[11]
    SLICE_X141Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.866     2.813    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X141Y148       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[11]/C
                         clock pessimism             -0.329     2.484    
    SLICE_X141Y148       FDRE (Hold_fdre_C_D)         0.070     2.554    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.091ns (35.765%)  route 0.163ns (64.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.321ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.592     2.218    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_dclk_in
    SLICE_X139Y199       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y199       FDRE (Prop_fdre_C_Q)         0.091     2.309 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=744, routed)         0.163     2.472    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X138Y200       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.784     2.731    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X138Y200       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[4]/C
                         clock pessimism             -0.321     2.410    
    SLICE_X138Y200       FDRE (Hold_fdre_C_R)        -0.032     2.378    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.588     2.214    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X145Y162       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y162       FDRE (Prop_fdre_C_Q)         0.100     2.314 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16x20_mode_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.369    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16x20_mode_reg1
    SLICE_X145Y162       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.788     2.735    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X145Y162       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg/C
                         clock pessimism             -0.521     2.214    
    SLICE_X145Y162       FDRE (Hold_fdre_C_D)         0.049     2.263    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/x16x20_mode_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.588     2.214    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X143Y187       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y187       FDRE (Prop_fdre_C_Q)         0.100     2.314 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.369    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1
    SLICE_X143Y187       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.788     2.735    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X143Y187       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/C
                         clock pessimism             -0.521     2.214    
    SLICE_X143Y187       FDRE (Hold_fdre_C_D)         0.047     2.261    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.588     2.214    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X145Y162       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y162       FDRE (Prop_fdre_C_Q)         0.100     2.314 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg1_reg[12]/Q
                         net (fo=1, routed)           0.055     2.369    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg1[12]
    SLICE_X145Y162       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.788     2.735    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X145Y162       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg2_reg[12]/C
                         clock pessimism             -0.521     2.214    
    SLICE_X145Y162       FDRE (Hold_fdre_C_D)         0.047     2.261    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.588     2.214    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X145Y162       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y162       FDRE (Prop_fdre_C_Q)         0.100     2.314 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg1_reg[15]/Q
                         net (fo=1, routed)           0.055     2.369    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg1[15]
    SLICE_X145Y162       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.788     2.735    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X145Y162       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg2_reg[15]/C
                         clock pessimism             -0.521     2.214    
    SLICE_X145Y162       FDRE (Hold_fdre_C_D)         0.047     2.261    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg2_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.215ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.589     2.215    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X143Y161       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y161       FDRE (Prop_fdre_C_Q)         0.100     2.315 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg1_reg[4]/Q
                         net (fo=1, routed)           0.055     2.370    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg1[4]
    SLICE_X143Y161       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.790     2.737    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X143Y161       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg2_reg[4]/C
                         clock pessimism             -0.522     2.215    
    SLICE_X143Y161       FDRE (Hold_fdre_C_D)         0.047     2.262    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/do_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.575     2.201    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X139Y238       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y238       FDRE (Prop_fdre_C_Q)         0.100     2.301 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.356    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg1
    SLICE_X139Y238       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.781     2.728    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X139Y238       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg/C
                         clock pessimism             -0.527     2.201    
    SLICE_X139Y238       FDRE (Hold_fdre_C_D)         0.047     2.248    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.728ns
    Source Clock Delay      (SCD):    2.201ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.575     2.201    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X137Y239       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y239       FDRE (Prop_fdre_C_Q)         0.100     2.301 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.356    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg1
    SLICE_X137Y239       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.781     2.728    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X137Y239       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg/C
                         clock pessimism             -0.527     2.201    
    SLICE_X137Y239       FDRE (Hold_fdre_C_D)         0.047     2.248    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/x16_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.740ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.592     2.218    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X141Y198       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y198       FDRE (Prop_fdre_C_Q)         0.100     2.318 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.373    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg1
    SLICE_X141Y198       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.793     2.740    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/pipe_dclk_in
    SLICE_X141Y198       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg/C
                         clock pessimism             -0.522     2.218    
    SLICE_X141Y198       FDRE (Hold_fdre_C_D)         0.047     2.265    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/start_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y1  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y0  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y7  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y1   xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y6  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y5  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y4  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y3  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X0Y0   xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y2  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.902ns (28.786%)  route 2.231ns (71.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.231     8.628    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.368    
                         clock uncertainty           -0.065     9.304    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303     9.001    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.902ns (29.680%)  route 2.137ns (70.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.137     8.534    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.368    
                         clock uncertainty           -0.065     9.304    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.303     9.001    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.902ns (29.800%)  route 2.125ns (70.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.125     8.521    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.360    
                         clock uncertainty           -0.065     9.296    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.303     8.993    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.902ns (30.110%)  route 2.094ns (69.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           2.094     8.490    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.368    
                         clock uncertainty           -0.065     9.304    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.303     9.001    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.902ns (30.208%)  route 2.084ns (69.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.084     8.480    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.368    
                         clock uncertainty           -0.065     9.304    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303     9.001    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.902ns (30.468%)  route 2.058ns (69.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.058     8.455    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.360    
                         clock uncertainty           -0.065     9.296    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303     8.993    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.902ns (30.619%)  route 2.044ns (69.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           2.044     8.440    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.360    
                         clock uncertainty           -0.065     9.296    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303     8.993    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.902ns (30.848%)  route 2.022ns (69.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           2.022     8.419    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.368    
                         clock uncertainty           -0.065     9.304    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303     9.001    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          9.001    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.902ns (31.037%)  route 2.004ns (68.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.004     8.401    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.360    
                         clock uncertainty           -0.065     9.296    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303     8.993    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.902ns (32.024%)  route 1.915ns (67.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           1.915     8.311    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.341     9.360    
                         clock uncertainty           -0.065     9.296    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.303     8.993    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.993    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                  0.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.392ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.392     2.663 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/Q
                         net (fo=1, routed)           0.000     2.663    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/C
                         clock pessimism             -0.541     2.271    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.096     2.367    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.666 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/Q
                         net (fo=1, routed)           0.000     2.666    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/C
                         clock pessimism             -0.541     2.271    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.096     2.367    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.387     2.658 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/Q
                         net (fo=1, routed)           0.000     2.658    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/C
                         clock pessimism             -0.541     2.271    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.087     2.358    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.661 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000     2.661    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/C
                         clock pessimism             -0.541     2.271    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.087     2.358    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.391     2.662 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/Q
                         net (fo=1, routed)           0.000     2.662    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/C
                         clock pessimism             -0.541     2.271    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.087     2.358    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.795%)  route 0.275ns (68.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.568     2.194    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X135Y220       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y220       FDRE (Prop_fdre_C_Q)         0.100     2.294 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/Q
                         net (fo=13, routed)          0.275     2.569    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/fsm_rx[1]
    SLICE_X137Y219       LUT6 (Prop_lut6_I2_O)        0.028     2.597 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.597    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt[2]
    SLICE_X137Y219       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.773     2.720    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X137Y219       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/C
                         clock pessimism             -0.494     2.226    
    SLICE_X137Y219       FDRE (Hold_fdre_C_D)         0.060     2.286    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.669 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/Q
                         net (fo=1, routed)           0.000     2.669    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/C
                         clock pessimism             -0.541     2.271    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.087     2.358    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.758%)  route 0.275ns (68.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.571     2.197    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X139Y217       FDSE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y217       FDSE (Prop_fdse_C_Q)         0.100     2.297 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[15]/Q
                         net (fo=1, routed)           0.275     2.572    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[15]
    SLICE_X143Y217       LUT4 (Prop_lut4_I1_O)        0.028     2.600 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[15]_i_1__1/O
                         net (fo=1, routed)           0.000     2.600    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[15]_i_1__1_n_0
    SLICE_X143Y217       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.775     2.722    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X143Y217       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                         clock pessimism             -0.494     2.228    
    SLICE_X143Y217       FDRE (Hold_fdre_C_D)         0.061     2.289    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.182%)  route 0.282ns (68.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.573     2.199    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X141Y234       FDSE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y234       FDSE (Prop_fdse_C_Q)         0.100     2.299 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/Q
                         net (fo=1, routed)           0.282     2.581    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[11]
    SLICE_X142Y234       LUT5 (Prop_lut5_I1_O)        0.028     2.609 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.609    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1__0_n_0
    SLICE_X142Y234       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.777     2.724    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X142Y234       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
                         clock pessimism             -0.513     2.211    
    SLICE_X142Y234       FDRE (Hold_fdre_C_D)         0.087     2.298    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.298    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.146ns (35.961%)  route 0.260ns (64.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.585     2.211    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X122Y190       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y190       FDRE (Prop_fdre_C_Q)         0.118     2.329 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/Q
                         net (fo=5, routed)           0.260     2.589    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeqscan_new_txcoeff_done
    SLICE_X124Y192       LUT5 (Prop_lut5_I0_O)        0.028     2.617 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_sequential_fsm_rx[1]_i_1__5/O
                         net (fo=1, routed)           0.000     2.617    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i_n_1
    SLICE_X124Y192       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.786     2.733    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X124Y192       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/C
                         clock pessimism             -0.489     2.244    
    SLICE_X124Y192       FDRE (Hold_fdre_C_D)         0.061     2.305    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_2_1/PIPECLK         n/a            4.000         4.000       0.000      PCIE_X0Y0           xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y1  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y1  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y1  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y1  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y0  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y0  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y0  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y0  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         4.000       0.970      GTXE2_CHANNEL_X0Y7  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3     xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         2.000       1.358      SLICE_X134Y149      xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.204ns (7.394%)  route 2.555ns (92.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 8.843 - 4.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.470     5.501    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X131Y149       FDPE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y149       FDPE (Prop_fdpe_C_Q)         0.204     5.705 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/Q
                         net (fo=256, routed)         2.555     8.260    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/SR[0]
    SLICE_X124Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.153     8.843    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X124Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[20]/C
                         clock pessimism              0.354     9.197    
                         clock uncertainty           -0.065     9.132    
    SLICE_X124Y169       FDRE (Setup_fdre_C_R)       -0.387     8.745    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[20]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.204ns (7.394%)  route 2.555ns (92.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 8.843 - 4.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.470     5.501    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X131Y149       FDPE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y149       FDPE (Prop_fdpe_C_Q)         0.204     5.705 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/Q
                         net (fo=256, routed)         2.555     8.260    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/SR[0]
    SLICE_X124Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.153     8.843    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X124Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[22]/C
                         clock pessimism              0.354     9.197    
                         clock uncertainty           -0.065     9.132    
    SLICE_X124Y169       FDRE (Setup_fdre_C_R)       -0.387     8.745    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[22]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.204ns (7.394%)  route 2.555ns (92.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 8.843 - 4.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.470     5.501    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X131Y149       FDPE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y149       FDPE (Prop_fdpe_C_Q)         0.204     5.705 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/Q
                         net (fo=256, routed)         2.555     8.260    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/SR[0]
    SLICE_X124Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.153     8.843    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X124Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[38]/C
                         clock pessimism              0.354     9.197    
                         clock uncertainty           -0.065     9.132    
    SLICE_X124Y169       FDRE (Setup_fdre_C_R)       -0.387     8.745    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[38]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/bus_rst_n_pre/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.204ns (7.394%)  route 2.555ns (92.605%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 8.843 - 4.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.470     5.501    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X131Y149       FDPE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y149       FDPE (Prop_fdpe_C_Q)         0.204     5.705 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/Q
                         net (fo=256, routed)         2.555     8.260    xillybus_ins/xillybus_core_ins/trn_reset_n_w_inv
    SLICE_X124Y169       FDRE                                         r  xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/bus_rst_n_pre/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.153     8.843    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X124Y169       FDRE                                         r  xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/bus_rst_n_pre/C
                         clock pessimism              0.354     9.197    
                         clock uncertainty           -0.065     9.132    
    SLICE_X124Y169       FDRE (Setup_fdre_C_R)       -0.387     8.745    xillybus_ins/xillybus_core_ins/pcie_k7_request_ins/bus_rst_n_pre
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.204ns (7.400%)  route 2.553ns (92.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 8.843 - 4.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.470     5.501    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X131Y149       FDPE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y149       FDPE (Prop_fdpe_C_Q)         0.204     5.705 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/Q
                         net (fo=256, routed)         2.553     8.258    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/SR[0]
    SLICE_X125Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.153     8.843    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X125Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[17]/C
                         clock pessimism              0.354     9.197    
                         clock uncertainty           -0.065     9.132    
    SLICE_X125Y169       FDRE (Setup_fdre_C_R)       -0.387     8.745    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[17]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.204ns (7.400%)  route 2.553ns (92.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 8.843 - 4.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.470     5.501    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X131Y149       FDPE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y149       FDPE (Prop_fdpe_C_Q)         0.204     5.705 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/Q
                         net (fo=256, routed)         2.553     8.258    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/SR[0]
    SLICE_X125Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.153     8.843    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X125Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]/C
                         clock pessimism              0.354     9.197    
                         clock uncertainty           -0.065     9.132    
    SLICE_X125Y169       FDRE (Setup_fdre_C_R)       -0.387     8.745    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[19]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.204ns (7.400%)  route 2.553ns (92.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 8.843 - 4.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.470     5.501    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X131Y149       FDPE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y149       FDPE (Prop_fdpe_C_Q)         0.204     5.705 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/Q
                         net (fo=256, routed)         2.553     8.258    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/SR[0]
    SLICE_X125Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.153     8.843    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X125Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[21]/C
                         clock pessimism              0.354     9.197    
                         clock uncertainty           -0.065     9.132    
    SLICE_X125Y169       FDRE (Setup_fdre_C_R)       -0.387     8.745    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[21]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.204ns (7.400%)  route 2.553ns (92.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 8.843 - 4.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.470     5.501    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X131Y149       FDPE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y149       FDPE (Prop_fdpe_C_Q)         0.204     5.705 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/Q
                         net (fo=256, routed)         2.553     8.258    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/SR[0]
    SLICE_X125Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.153     8.843    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X125Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[23]/C
                         clock pessimism              0.354     9.197    
                         clock uncertainty           -0.065     9.132    
    SLICE_X125Y169       FDRE (Setup_fdre_C_R)       -0.387     8.745    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[23]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.204ns (7.400%)  route 2.553ns (92.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 8.843 - 4.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.470     5.501    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X131Y149       FDPE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y149       FDPE (Prop_fdpe_C_Q)         0.204     5.705 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/Q
                         net (fo=256, routed)         2.553     8.258    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/SR[0]
    SLICE_X125Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.153     8.843    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X125Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[24]/C
                         clock pessimism              0.354     9.197    
                         clock uncertainty           -0.065     9.132    
    SLICE_X125Y169       FDRE (Setup_fdre_C_R)       -0.387     8.745    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[24]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.204ns (7.400%)  route 2.553ns (92.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 8.843 - 4.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.470     5.501    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X131Y149       FDPE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y149       FDPE (Prop_fdpe_C_Q)         0.204     5.705 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/Q
                         net (fo=256, routed)         2.553     8.258    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/SR[0]
    SLICE_X125Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.153     8.843    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/pipe_userclk2_in
    SLICE_X125Y169       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[27]/C
                         clock pessimism              0.354     9.197    
                         clock uncertainty           -0.065     9.132    
    SLICE_X125Y169       FDRE (Setup_fdre_C_R)       -0.387     8.745    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/axi_basic_top/tx_inst/tx_pipeline_inst/throttle_ctl_pipeline.reg_tdata_reg[27]
  -------------------------------------------------------------------
                         required time                          8.745    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  0.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[1]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.138ns (22.816%)  route 0.467ns (77.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.338ns
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     0.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     0.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     2.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     2.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     3.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.161     4.851    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[17])
                                                      0.138     4.989 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[17]
                         net (fo=1, routed)           0.467     5.456    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_stages_1.pipe_rx_chanisaligned_q_reg[17]
    RAMB36_X4Y34         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[1]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.307     5.338    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y34         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.427     4.911    
    RAMB36_X4Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[1])
                                                      0.527     5.438    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -5.438    
                         arrival time                           5.456    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.026ns (7.093%)  route 0.341ns (92.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.754ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWDATA[5])
                                                      0.026     2.239 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWDATA[5]
                         net (fo=1, routed)           0.341     2.579    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/wdata[5]
    RAMB36_X4Y33         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.807     2.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y33         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.265    
    RAMB36_X4Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296     2.561    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.045ns (12.241%)  route 0.323ns (87.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[24])
                                                      0.045     2.258 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[24]
                         net (fo=1, routed)           0.323     2.580    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_stages_1.pipe_rx_chanisaligned_q_reg[6]
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.804     2.751    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.262    
    RAMB36_X4Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.558    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.047ns (12.755%)  route 0.321ns (87.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[28])
                                                      0.047     2.260 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[28]
                         net (fo=1, routed)           0.321     2.581    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_stages_1.pipe_rx_chanisaligned_q_reg[10]
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.804     2.751    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.262    
    RAMB36_X4Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     2.558    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.036ns (9.440%)  route 0.345ns (90.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[18])
                                                      0.036     2.249 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[18]
                         net (fo=1, routed)           0.345     2.594    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_stages_1.pipe_rx_chanisaligned_q_reg[0]
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.804     2.751    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.262    
    RAMB36_X4Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.558    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.021ns (7.479%)  route 0.260ns (92.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[2])
                                                      0.021     2.234 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[2]
                         net (fo=4, routed)           0.260     2.493    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXRADDR[2]
    RAMB36_X4Y31         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.816     2.763    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y31         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.489     2.274    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     2.457    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.043ns (11.228%)  route 0.340ns (88.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[26])
                                                      0.043     2.256 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[26]
                         net (fo=1, routed)           0.340     2.596    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_stages_1.pipe_rx_chanisaligned_q_reg[8]
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.804     2.751    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y35         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.262    
    RAMB36_X4Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296     2.558    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.046ns (11.757%)  route 0.345ns (88.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[49])
                                                      0.046     2.259 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[49]
                         net (fo=1, routed)           0.345     2.604    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_stages_1.pipe_rx_chanisaligned_q_reg[13]
    RAMB36_X4Y36         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.809     2.756    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y36         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.267    
    RAMB36_X4Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     2.563    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.029ns (10.134%)  route 0.257ns (89.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.762ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[10])
                                                      0.029     2.242 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[10]
                         net (fo=4, routed)           0.257     2.499    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXWADDR[10]
    RAMB36_X4Y31         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.815     2.762    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y31         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.273    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.456    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.036ns (9.108%)  route 0.359ns (90.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.213ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.587     2.213    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X0Y0            PCIE_2_1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X0Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMRXWDATA[47])
                                                      0.036     2.249 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMRXWDATA[47]
                         net (fo=1, routed)           0.359     2.608    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_stages_1.pipe_rx_chanisaligned_q_reg[11]
    RAMB36_X4Y36         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.809     2.756    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X4Y36         RAMB36E1                                     r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.489     2.267    
    RAMB36_X4Y36         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     2.563    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a                4.000         4.000       0.000      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     PCIE_2_1/USERCLK    n/a                2.000         4.000       2.000      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X2Y43     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X2Y37     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y31     xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y31     xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X3Y44     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X3Y36     clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y30     xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a                1.839         4.000       2.161      RAMB36_X4Y30     xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       4.000       209.360    MMCME2_ADV_X0Y3  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X108Y178   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address22/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X108Y178   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address22/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X116Y174   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address4/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X116Y174   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address4/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X116Y174   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address4/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X116Y174   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address4/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X116Y175   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X116Y175   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X116Y175   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X116Y175   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address5/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X108Y180   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address12/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X108Y180   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address12/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X108Y180   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address12/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X108Y180   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address12/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X110Y180   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X110Y180   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X110Y180   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X110Y180   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X116Y179   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address15/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X116Y179   xillybus_ins/xillybus_core_ins/pcie_send_dma_ins/Mram_dma_address15/RAMB/CLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.456       0.104      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.450       0.110      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.445       0.195      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.439       0.201      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.011       0.549      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.021       0.619      PCIE_X0Y0        xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk200M

Setup :            0  Failing Endpoints,  Worst Slack        3.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 set_chip_addr_ins/rd_en_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.259ns (19.707%)  route 1.055ns (80.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 6.363 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.474     1.476    set_chip_addr_ins/CLK
    SLICE_X132Y142       FDRE                                         r  set_chip_addr_ins/rd_en_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y142       FDRE (Prop_fdre_C_Q)         0.259     1.735 r  set_chip_addr_ins/rd_en_mem_reg/Q
                         net (fo=2, routed)           1.055     2.790    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X5Y56         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.363     6.363    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y56         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     6.363    
                         clock uncertainty           -0.156     6.207    
    RAMB18_X5Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.328     5.879    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.879    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.174ns  (required time - arrival time)
  Source:                 set_chip_addr_ins/rd_en_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@5.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.259ns (19.707%)  route 1.055ns (80.293%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns = ( 6.363 - 5.000 ) 
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.474     1.476    set_chip_addr_ins/CLK
    SLICE_X132Y142       FDRE                                         r  set_chip_addr_ins/rd_en_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y142       FDRE (Prop_fdre_C_Q)         0.259     1.735 r  set_chip_addr_ins/rd_en_mem_reg/Q
                         net (fo=2, routed)           1.055     2.790    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X5Y56         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    5.000     5.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.363     6.363    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y56         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     6.363    
                         clock uncertainty           -0.156     6.207    
    RAMB18_X5Y56         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.243     5.964    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          5.964    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                  3.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 set_chip_addr_ins/rd_en_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.118ns (16.361%)  route 0.603ns (83.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.644     0.646    set_chip_addr_ins/CLK
    SLICE_X132Y142       FDRE                                         r  set_chip_addr_ins/rd_en_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y142       FDRE (Prop_fdre_C_Q)         0.118     0.764 r  set_chip_addr_ins/rd_en_mem_reg/Q
                         net (fo=2, routed)           0.603     1.367    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X5Y56         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.894     0.894    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y56         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.156     1.050    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.146    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 set_chip_addr_ins/rd_en_mem_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.118ns (16.361%)  route 0.603ns (83.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.644     0.646    set_chip_addr_ins/CLK
    SLICE_X132Y142       FDRE                                         r  set_chip_addr_ins/rd_en_mem_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y142       FDRE (Prop_fdre_C_Q)         0.118     0.764 r  set_chip_addr_ins/rd_en_mem_reg/Q
                         net (fo=2, routed)           0.603     1.367    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X5Y56         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.894     0.894    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X5Y56         RAMB18E1                                     r  set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.894    
                         clock uncertainty            0.156     1.050    
    RAMB18_X5Y56         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     1.119    set_chip_addr_ins/clk_crossing_mem8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.249    





---------------------------------------------------------------------------------------------------
From Clock:  cnvclk
  To Clock:  clk200M

Setup :            0  Failing Endpoints,  Worst Slack        4.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 CPS_ReadOut/cnvclk_reg/Q
                            (clock source 'cnvclk'  {rise@0.000ns fall@100.000ns period=500.000ns})
  Destination:            CPS_ReadOut/cnvclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200M rise@105.000ns - cnvclk fall@100.000ns)
  Data Path Delay:        2.067ns  (logic 0.043ns (2.080%)  route 2.024ns (97.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 106.136 - 105.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cnvclk fall edge)   100.000   100.000 f  
    SLICE_X42Y201        FDRE                         0.000   100.000 f  CPS_ReadOut/cnvclk_reg/Q
                         net (fo=1027, routed)        2.024   102.024    CPS_ReadOut/CNV
    SLICE_X42Y201        LUT5 (Prop_lut5_I0_O)        0.043   102.067 f  CPS_ReadOut/cnvclk_i_1/O
                         net (fo=1, routed)           0.000   102.067    CPS_ReadOut/cnvclk_i_1_n_0
    SLICE_X42Y201        FDRE                                         f  CPS_ReadOut/cnvclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)  105.000   105.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   105.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.136   106.136    CPS_ReadOut/clk
    SLICE_X42Y201        FDRE                                         r  CPS_ReadOut/cnvclk_reg/C
                         clock pessimism              0.000   106.136    
                         clock uncertainty           -0.035   106.101    
    SLICE_X42Y201        FDRE (Setup_fdre_C_D)        0.064   106.165    CPS_ReadOut/cnvclk_reg
  -------------------------------------------------------------------
                         required time                        106.165    
                         arrival time                        -102.067    
  -------------------------------------------------------------------
                         slack                                  4.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 CPS_ReadOut/cnvclk_reg/Q
                            (clock source 'cnvclk'  {rise@0.000ns fall@100.000ns period=500.000ns})
  Destination:            CPS_ReadOut/cnvclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200M rise@100.000ns - cnvclk fall@100.000ns)
  Data Path Delay:        1.136ns  (logic 0.028ns (2.464%)  route 1.108ns (97.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns = ( 100.769 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cnvclk fall edge)   100.000   100.000 f  
    SLICE_X42Y201        FDRE                         0.000   100.000 f  CPS_ReadOut/cnvclk_reg/Q
                         net (fo=1027, routed)        1.108   101.108    CPS_ReadOut/CNV
    SLICE_X42Y201        LUT5 (Prop_lut5_I0_O)        0.028   101.136 f  CPS_ReadOut/cnvclk_i_1/O
                         net (fo=1, routed)           0.000   101.136    CPS_ReadOut/cnvclk_i_1_n_0
    SLICE_X42Y201        FDRE                                         f  CPS_ReadOut/cnvclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200M rise edge)  100.000   100.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   100.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.769   100.769    CPS_ReadOut/clk
    SLICE_X42Y201        FDRE                                         r  CPS_ReadOut/cnvclk_reg/C
                         clock pessimism              0.000   100.769    
                         clock uncertainty            0.035   100.804    
    SLICE_X42Y201        FDRE (Hold_fdre_C_D)         0.087   100.891    CPS_ReadOut/cnvclk_reg
  -------------------------------------------------------------------
                         required time                       -100.891    
                         arrival time                         101.136    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
From Clock:  clk2M_1
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        8.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.134ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.302ns (22.147%)  route 1.062ns (77.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.733     1.733    rec_adc_packet_ins/set_data_inst05/CLK
    SLICE_X56Y139        FDRE                                         r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y139        FDRE (Prop_fdre_C_Q)         0.259     1.992 r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/Q
                         net (fo=2, routed)           1.062     3.054    rec_adc_packet_ins/data_selector_inst/MEM_RD_FLAG
    SLICE_X65Y142        LUT2 (Prop_lut2_I0_O)        0.043     3.097 r  rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_i_1/O
                         net (fo=1, routed)           0.000     3.097    rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_i_1_n_0
    SLICE_X65Y142        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.261    11.263    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X65Y142        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg/C
                         clock pessimism              0.000    11.263    
                         clock uncertainty           -0.066    11.197    
    SLICE_X65Y142        FDRE (Setup_fdre_C_D)        0.034    11.231    rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  8.134    

Slack (MET) :             8.260ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/data_selector_inst/flag_already_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.259ns (21.857%)  route 0.926ns (78.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 11.263 - 10.000 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.733     1.733    rec_adc_packet_ins/set_data_inst05/CLK
    SLICE_X56Y139        FDRE                                         r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y139        FDRE (Prop_fdre_C_Q)         0.259     1.992 r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/Q
                         net (fo=2, routed)           0.926     2.918    rec_adc_packet_ins/data_selector_inst/MEM_RD_FLAG
    SLICE_X65Y142        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/flag_already_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.261    11.263    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X65Y142        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/flag_already_start_reg/C
                         clock pessimism              0.000    11.263    
                         clock uncertainty           -0.066    11.197    
    SLICE_X65Y142        FDRE (Setup_fdre_C_D)       -0.019    11.178    rec_adc_packet_ins/data_selector_inst/flag_already_start_reg
  -------------------------------------------------------------------
                         required time                         11.178    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                  8.260    

Slack (MET) :             9.153ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                            (clock source 'clk2M_1'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@260.000ns - clk2M_1 fall@250.000ns)
  Data Path Delay:        1.964ns  (logic 0.043ns (2.189%)  route 1.921ns (97.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.119ns = ( 261.119 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 250.000 - 250.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 fall edge)  250.000   250.000 f  
    SLICE_X114Y150       FDRE                         0.000   250.000 f  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.921   251.921    rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT
    SLICE_X114Y150       LUT6 (Prop_lut6_I5_O)        0.043   251.964 f  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_i_1/O
                         net (fo=1, routed)           0.000   251.964    rec_adc_packet_ins/regen_ctrl_sig/clk_2M_i_1_n_0
    SLICE_X114Y150       FDRE                                         f  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                    260.000   260.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   260.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510   261.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376   258.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785   259.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   260.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.117   261.119    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X114Y150       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/C
                         clock pessimism              0.000   261.119    
                         clock uncertainty           -0.066   261.053    
    SLICE_X114Y150       FDRE (Setup_fdre_C_D)        0.064   261.117    rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg
  -------------------------------------------------------------------
                         required time                        261.117    
                         arrival time                        -251.964    
  -------------------------------------------------------------------
                         slack                                  9.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                            (clock source 'clk2M_1'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@250.000ns - clk2M_1 fall@250.000ns)
  Data Path Delay:        1.031ns  (logic 0.028ns (2.716%)  route 1.003ns (97.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.763ns = ( 250.763 - 250.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 250.000 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 fall edge)  250.000   250.000 f  
    SLICE_X114Y150       FDRE                         0.000   250.000 f  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.003   251.003    rec_adc_packet_ins/regen_ctrl_sig/CLK2M_OUT
    SLICE_X114Y150       LUT6 (Prop_lut6_I5_O)        0.028   251.031 f  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_i_1/O
                         net (fo=1, routed)           0.000   251.031    rec_adc_packet_ins/regen_ctrl_sig/clk_2M_i_1_n_0
    SLICE_X114Y150       FDRE                                         f  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   250.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005   251.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070   248.935 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037   249.972    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030   250.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.761   250.763    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X114Y150       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/C
                         clock pessimism              0.000   250.763    
                         clock uncertainty            0.066   250.829    
    SLICE_X114Y150       FDRE (Hold_fdre_C_D)         0.087   250.916    rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg
  -------------------------------------------------------------------
                         required time                       -250.916    
                         arrival time                         251.031    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/data_selector_inst/flag_already_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.118ns (19.505%)  route 0.487ns (80.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.926     0.926    rec_adc_packet_ins/set_data_inst05/CLK
    SLICE_X56Y139        FDRE                                         r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y139        FDRE (Prop_fdre_C_Q)         0.118     1.044 r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/Q
                         net (fo=2, routed)           0.487     1.531    rec_adc_packet_ins/data_selector_inst/MEM_RD_FLAG
    SLICE_X65Y142        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/flag_already_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.814     0.816    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X65Y142        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/flag_already_start_reg/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.066     0.882    
    SLICE_X65Y142        FDRE (Hold_fdre_C_D)         0.041     0.923    rec_adc_packet_ins/data_selector_inst/flag_already_start_reg
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk2M_1 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.146ns (20.575%)  route 0.564ns (79.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.926     0.926    rec_adc_packet_ins/set_data_inst05/CLK
    SLICE_X56Y139        FDRE                                         r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y139        FDRE (Prop_fdre_C_Q)         0.118     1.044 r  rec_adc_packet_ins/set_data_inst05/first_row_flag_reg_reg/Q
                         net (fo=2, routed)           0.564     1.608    rec_adc_packet_ins/data_selector_inst/MEM_RD_FLAG
    SLICE_X65Y142        LUT2 (Prop_lut2_I0_O)        0.028     1.636 r  rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.636    rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_i_1_n_0
    SLICE_X65Y142        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.814     0.816    rec_adc_packet_ins/data_selector_inst/CLK
    SLICE_X65Y142        FDRE                                         r  rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg/C
                         clock pessimism              0.000     0.816    
                         clock uncertainty            0.066     0.882    
    SLICE_X65Y142        FDRE (Hold_fdre_C_D)         0.060     0.942    rec_adc_packet_ins/data_selector_inst/mem_write_finish_pulse_reg
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.693    





---------------------------------------------------------------------------------------------------
From Clock:  cnvclk
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        8.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.609ns  (required time - arrival time)
  Source:                 CPS_ReadOut/cnvclk_reg/Q
                            (clock source 'cnvclk'  {rise@0.000ns fall@100.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - cnvclk rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.000ns (0.000%)  route 2.505ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 11.289 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cnvclk rise edge)     0.000     0.000 r  
    SLICE_X42Y201        FDRE                         0.000     0.000 r  CPS_ReadOut/cnvclk_reg/Q
                         net (fo=1027, routed)        2.505     2.505    rec_adc_packet_ins/regen_ctrl_sig/CNVCLK_IN
    SLICE_X112Y145       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.287    11.289    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X112Y145       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg/C
                         clock pessimism              0.000    11.289    
                         clock uncertainty           -0.156    11.133    
    SLICE_X112Y145       FDRE (Setup_fdre_C_D)       -0.019    11.114    rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                  8.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 CPS_ReadOut/cnvclk_reg/Q
                            (clock source 'cnvclk'  {rise@0.000ns fall@100.000ns period=500.000ns})
  Destination:            rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@100.000ns - cnvclk fall@100.000ns)
  Data Path Delay:        1.315ns  (logic 0.000ns (0.000%)  route 1.315ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns = ( 100.834 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 100.000 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cnvclk fall edge)   100.000   100.000 f  
    SLICE_X42Y201        FDRE                         0.000   100.000 f  CPS_ReadOut/cnvclk_reg/Q
                         net (fo=1027, routed)        1.315   101.315    rec_adc_packet_ins/regen_ctrl_sig/CNVCLK_IN
    SLICE_X112Y145       FDRE                                         f  rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   100.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005   101.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    98.935 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    99.972    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030   100.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.832   100.834    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X112Y145       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg/C
                         clock pessimism              0.000   100.834    
                         clock uncertainty            0.156   100.990    
    SLICE_X112Y145       FDRE (Hold_fdre_C_D)         0.041   101.031    rec_adc_packet_ins/regen_ctrl_sig/cnvclk_dff1_reg
  -------------------------------------------------------------------
                         required time                       -101.031    
                         arrival time                         101.315    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        3.341ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.341ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.566ns  (logic 0.204ns (36.018%)  route 0.362ns (63.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192                                     0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X88Y192        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.362     0.566    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X89Y192        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X89Y192        FDCE (Setup_fdce_C_D)       -0.093     3.907    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.907    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  3.341    

Slack (MET) :             3.342ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.567ns  (logic 0.204ns (35.951%)  route 0.363ns (64.049%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192                                     0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/C
    SLICE_X88Y192        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[7]/Q
                         net (fo=1, routed)           0.363     0.567    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[7]
    SLICE_X89Y192        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X89Y192        FDCE (Setup_fdce_C_D)       -0.091     3.909    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  3.342    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.621ns  (logic 0.223ns (35.883%)  route 0.398ns (64.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192                                     0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X88Y192        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.398     0.621    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X89Y192        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X89Y192        FDCE (Setup_fdce_C_D)       -0.009     3.991    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.567ns  (logic 0.204ns (35.993%)  route 0.363ns (64.007%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y196                                     0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/C
    SLICE_X87Y196        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[9]/Q
                         net (fo=1, routed)           0.363     0.567    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[9]
    SLICE_X86Y195        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X86Y195        FDCE (Setup_fdce_C_D)       -0.057     3.943    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          3.943    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.637ns  (logic 0.223ns (34.990%)  route 0.414ns (65.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192                                     0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/C
    SLICE_X88Y192        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[4]/Q
                         net (fo=1, routed)           0.414     0.637    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[4]
    SLICE_X86Y191        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X86Y191        FDCE (Setup_fdce_C_D)        0.022     4.022    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  3.385    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.478ns  (logic 0.204ns (42.640%)  route 0.274ns (57.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192                                     0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X88Y192        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.274     0.478    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X88Y191        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X88Y191        FDCE (Setup_fdce_C_D)       -0.089     3.911    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.911    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.436ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.537%)  route 0.299ns (59.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y195                                     0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
    SLICE_X87Y195        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.299     0.503    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[11]
    SLICE_X86Y195        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X86Y195        FDCE (Setup_fdce_C_D)       -0.061     3.939    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  3.436    

Slack (MET) :             3.437ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.585ns  (logic 0.223ns (38.089%)  route 0.362ns (61.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y196                                     0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/C
    SLICE_X87Y196        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[8]/Q
                         net (fo=1, routed)           0.362     0.585    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[8]
    SLICE_X86Y196        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X86Y196        FDCE (Setup_fdce_C_D)        0.022     4.022    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.022    
                         arrival time                          -0.585    
  -------------------------------------------------------------------
                         slack                                  3.437    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.545ns  (logic 0.223ns (40.952%)  route 0.322ns (59.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192                                     0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X88Y192        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.322     0.545    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X89Y192        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X89Y192        FDCE (Setup_fdce_C_D)       -0.009     3.991    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.991    
                         arrival time                          -0.545    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.488ns  (logic 0.204ns (41.765%)  route 0.284ns (58.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192                                     0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/C
    SLICE_X88Y192        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.284     0.488    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[5]
    SLICE_X86Y192        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X86Y192        FDCE (Setup_fdce_C_D)       -0.060     3.940    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          3.940    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  3.452    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk_out3_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        7.221ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.486ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/clk_2M_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.259ns (11.036%)  route 2.088ns (88.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 11.425 - 10.000 ) 
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.224     1.226    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.259     1.485 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          2.088     3.573    gen_user_clock_ins/RST_IN
    SLICE_X54Y79         FDRE                                         r  gen_user_clock_ins/clk_2M_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.423    11.425    gen_user_clock_ins/CLK_IN
    SLICE_X54Y79         FDRE                                         r  gen_user_clock_ins/clk_2M_reg/C
                         clock pessimism             -0.164    11.261    
                         clock uncertainty           -0.186    11.075    
    SLICE_X54Y79         FDRE (Setup_fdre_C_R)       -0.281    10.794    gen_user_clock_ins/clk_2M_reg
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                          -3.573    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.347ns  (logic 0.259ns (11.036%)  route 2.088ns (88.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 11.425 - 10.000 ) 
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.224     1.226    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.259     1.485 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          2.088     3.573    gen_user_clock_ins/RST_IN
    SLICE_X54Y79         FDRE                                         r  gen_user_clock_ins/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.423    11.425    gen_user_clock_ins/CLK_IN
    SLICE_X54Y79         FDRE                                         r  gen_user_clock_ins/cnt_reg[0]/C
                         clock pessimism             -0.164    11.261    
                         clock uncertainty           -0.186    11.075    
    SLICE_X54Y79         FDRE (Setup_fdre_C_R)       -0.281    10.794    gen_user_clock_ins/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                          -3.573    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.259ns (11.447%)  route 2.004ns (88.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 11.426 - 10.000 ) 
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.224     1.226    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.259     1.485 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          2.004     3.489    gen_user_clock_ins/RST_IN
    SLICE_X55Y80         FDRE                                         r  gen_user_clock_ins/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.424    11.426    gen_user_clock_ins/CLK_IN
    SLICE_X55Y80         FDRE                                         r  gen_user_clock_ins/cnt_reg[1]/C
                         clock pessimism             -0.164    11.262    
                         clock uncertainty           -0.186    11.076    
    SLICE_X55Y80         FDRE (Setup_fdre_C_R)       -0.304    10.772    gen_user_clock_ins/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.259ns (11.447%)  route 2.004ns (88.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 11.426 - 10.000 ) 
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.224     1.226    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.259     1.485 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          2.004     3.489    gen_user_clock_ins/RST_IN
    SLICE_X55Y80         FDRE                                         r  gen_user_clock_ins/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.424    11.426    gen_user_clock_ins/CLK_IN
    SLICE_X55Y80         FDRE                                         r  gen_user_clock_ins/cnt_reg[3]/C
                         clock pessimism             -0.164    11.262    
                         clock uncertainty           -0.186    11.076    
    SLICE_X55Y80         FDRE (Setup_fdre_C_R)       -0.304    10.772    gen_user_clock_ins/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.259ns (11.447%)  route 2.004ns (88.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 11.426 - 10.000 ) 
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.224     1.226    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.259     1.485 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          2.004     3.489    gen_user_clock_ins/RST_IN
    SLICE_X55Y80         FDRE                                         r  gen_user_clock_ins/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.424    11.426    gen_user_clock_ins/CLK_IN
    SLICE_X55Y80         FDRE                                         r  gen_user_clock_ins/cnt_reg[4]/C
                         clock pessimism             -0.164    11.262    
                         clock uncertainty           -0.186    11.076    
    SLICE_X55Y80         FDRE (Setup_fdre_C_R)       -0.304    10.772    gen_user_clock_ins/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.259ns (11.447%)  route 2.004ns (88.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 11.426 - 10.000 ) 
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.224     1.226    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.259     1.485 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          2.004     3.489    gen_user_clock_ins/RST_IN
    SLICE_X55Y80         FDRE                                         r  gen_user_clock_ins/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.424    11.426    gen_user_clock_ins/CLK_IN
    SLICE_X55Y80         FDRE                                         r  gen_user_clock_ins/cnt_reg[5]/C
                         clock pessimism             -0.164    11.262    
                         clock uncertainty           -0.186    11.076    
    SLICE_X55Y80         FDRE (Setup_fdre_C_R)       -0.304    10.772    gen_user_clock_ins/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         10.772    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.306ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.259ns (11.447%)  route 2.004ns (88.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 11.426 - 10.000 ) 
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.224     1.226    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.259     1.485 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          2.004     3.489    gen_user_clock_ins/RST_IN
    SLICE_X54Y80         FDRE                                         r  gen_user_clock_ins/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.424    11.426    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDRE                                         r  gen_user_clock_ins/cnt_reg[2]/C
                         clock pessimism             -0.164    11.262    
                         clock uncertainty           -0.186    11.076    
    SLICE_X54Y80         FDRE (Setup_fdre_C_R)       -0.281    10.795    gen_user_clock_ins/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  7.306    

Slack (MET) :             7.306ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.259ns (11.447%)  route 2.004ns (88.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 11.426 - 10.000 ) 
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.224     1.226    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.259     1.485 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          2.004     3.489    gen_user_clock_ins/RST_IN
    SLICE_X54Y80         FDRE                                         r  gen_user_clock_ins/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.424    11.426    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDRE                                         r  gen_user_clock_ins/cnt_reg[6]/C
                         clock pessimism             -0.164    11.262    
                         clock uncertainty           -0.186    11.076    
    SLICE_X54Y80         FDRE (Setup_fdre_C_R)       -0.281    10.795    gen_user_clock_ins/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  7.306    

Slack (MET) :             7.306ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.259ns (11.447%)  route 2.004ns (88.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 11.426 - 10.000 ) 
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.224     1.226    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.259     1.485 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          2.004     3.489    gen_user_clock_ins/RST_IN
    SLICE_X54Y80         FDRE                                         r  gen_user_clock_ins/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.424    11.426    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDRE                                         r  gen_user_clock_ins/cnt_reg[7]/C
                         clock pessimism             -0.164    11.262    
                         clock uncertainty           -0.186    11.076    
    SLICE_X54Y80         FDRE (Setup_fdre_C_R)       -0.281    10.795    gen_user_clock_ins/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  7.306    

Slack (MET) :             7.306ns  (required time - arrival time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_2M_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.259ns (11.447%)  route 2.004ns (88.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.426ns = ( 11.426 - 10.000 ) 
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.224     1.226    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.259     1.485 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          2.004     3.489    gen_user_clock_ins/RST_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.424    11.426    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
                         clock pessimism             -0.164    11.262    
                         clock uncertainty           -0.186    11.076    
    SLICE_X54Y80         FDSE (Setup_fdse_C_S)       -0.281    10.795    gen_user_clock_ins/rst_2M_reg
  -------------------------------------------------------------------
                         required time                         10.795    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  7.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.118ns (10.801%)  route 0.975ns (89.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.542     0.544    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.118     0.662 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          0.975     1.637    gen_user_clock_ins/RST_IN
    SLICE_X54Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.883     0.885    gen_user_clock_ins/CLK_IN
    SLICE_X54Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[6]/C
                         clock pessimism              0.073     0.958    
                         clock uncertainty            0.186     1.144    
    SLICE_X54Y86         FDRE (Hold_fdre_C_R)         0.006     1.150    gen_user_clock_ins/rst_cnt_2M_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.118ns (10.801%)  route 0.975ns (89.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.542     0.544    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.118     0.662 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          0.975     1.637    gen_user_clock_ins/RST_IN
    SLICE_X54Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.883     0.885    gen_user_clock_ins/CLK_IN
    SLICE_X54Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[7]/C
                         clock pessimism              0.073     0.958    
                         clock uncertainty            0.186     1.144    
    SLICE_X54Y86         FDRE (Hold_fdre_C_R)         0.006     1.150    gen_user_clock_ins/rst_cnt_2M_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.486ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.118ns (10.801%)  route 0.975ns (89.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.542     0.544    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.118     0.662 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          0.975     1.637    gen_user_clock_ins/RST_IN
    SLICE_X54Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.883     0.885    gen_user_clock_ins/CLK_IN
    SLICE_X54Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[8]/C
                         clock pessimism              0.073     0.958    
                         clock uncertainty            0.186     1.144    
    SLICE_X54Y86         FDRE (Hold_fdre_C_R)         0.006     1.150    gen_user_clock_ins/rst_cnt_2M_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.486    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.118ns (10.678%)  route 0.987ns (89.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.542     0.544    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.118     0.662 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          0.987     1.649    gen_user_clock_ins/RST_IN
    SLICE_X56Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.883     0.885    gen_user_clock_ins/CLK_IN
    SLICE_X56Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[0]/C
                         clock pessimism              0.073     0.958    
                         clock uncertainty            0.186     1.144    
    SLICE_X56Y86         FDRE (Hold_fdre_C_R)         0.006     1.150    gen_user_clock_ins/rst_cnt_2M_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.118ns (10.678%)  route 0.987ns (89.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.542     0.544    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.118     0.662 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          0.987     1.649    gen_user_clock_ins/RST_IN
    SLICE_X56Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.883     0.885    gen_user_clock_ins/CLK_IN
    SLICE_X56Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[9]/C
                         clock pessimism              0.073     0.958    
                         clock uncertainty            0.186     1.144    
    SLICE_X56Y86         FDRE (Hold_fdre_C_R)         0.006     1.150    gen_user_clock_ins/rst_cnt_2M_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.118ns (10.801%)  route 0.975ns (89.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.542     0.544    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.118     0.662 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          0.975     1.637    gen_user_clock_ins/RST_IN
    SLICE_X55Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.883     0.885    gen_user_clock_ins/CLK_IN
    SLICE_X55Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[1]/C
                         clock pessimism              0.073     0.958    
                         clock uncertainty            0.186     1.144    
    SLICE_X55Y86         FDRE (Hold_fdre_C_R)        -0.014     1.130    gen_user_clock_ins/rst_cnt_2M_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.118ns (10.801%)  route 0.975ns (89.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.542     0.544    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.118     0.662 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          0.975     1.637    gen_user_clock_ins/RST_IN
    SLICE_X55Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.883     0.885    gen_user_clock_ins/CLK_IN
    SLICE_X55Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[2]/C
                         clock pessimism              0.073     0.958    
                         clock uncertainty            0.186     1.144    
    SLICE_X55Y86         FDRE (Hold_fdre_C_R)        -0.014     1.130    gen_user_clock_ins/rst_cnt_2M_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.118ns (10.801%)  route 0.975ns (89.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.542     0.544    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.118     0.662 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          0.975     1.637    gen_user_clock_ins/RST_IN
    SLICE_X55Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.883     0.885    gen_user_clock_ins/CLK_IN
    SLICE_X55Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[3]/C
                         clock pessimism              0.073     0.958    
                         clock uncertainty            0.186     1.144    
    SLICE_X55Y86         FDRE (Hold_fdre_C_R)        -0.014     1.130    gen_user_clock_ins/rst_cnt_2M_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.118ns (10.801%)  route 0.975ns (89.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.542     0.544    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.118     0.662 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          0.975     1.637    gen_user_clock_ins/RST_IN
    SLICE_X55Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.883     0.885    gen_user_clock_ins/CLK_IN
    SLICE_X55Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[4]/C
                         clock pessimism              0.073     0.958    
                         clock uncertainty            0.186     1.144    
    SLICE_X55Y86         FDRE (Hold_fdre_C_R)        -0.014     1.130    gen_user_clock_ins/rst_cnt_2M_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 state_control_ins/rst_command_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_user_clock_ins/rst_cnt_2M_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.118ns (10.801%)  route 0.975ns (89.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.542     0.544    state_control_ins/CLK
    SLICE_X86Y166        FDRE                                         r  state_control_ins/rst_command_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y166        FDRE (Prop_fdre_C_Q)         0.118     0.662 r  state_control_ins/rst_command_reg/Q
                         net (fo=85, routed)          0.975     1.637    gen_user_clock_ins/RST_IN
    SLICE_X55Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.883     0.885    gen_user_clock_ins/CLK_IN
    SLICE_X55Y86         FDRE                                         r  gen_user_clock_ins/rst_cnt_2M_reg[5]/C
                         clock pessimism              0.073     0.958    
                         clock uncertainty            0.186     1.144    
    SLICE_X55Y86         FDRE (Hold_fdre_C_R)        -0.014     1.130    gen_user_clock_ins/rst_cnt_2M_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.130    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.506    





---------------------------------------------------------------------------------------------------
From Clock:  clk2M
  To Clock:  clk_out3_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        7.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.987ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/TLU_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.277ns (11.262%)  route 2.183ns (88.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.852     0.852    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.223     1.075 r  tlu_handshake_inst/TLU_STATE_reg[0]/Q
                         net (fo=6, routed)           1.025     2.100    tlu_handshake_inst/TLU_STATE[0]
    SLICE_X41Y66         LUT2 (Prop_lut2_I0_O)        0.054     2.154 r  tlu_handshake_inst/TRIGGER_VALID_INST_0/O
                         net (fo=2, routed)           1.157     3.312    u_ila_0/inst/ila_core_inst/probe7[0]
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.493    11.495    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.066    11.429    
    SLICE_X42Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.130    11.299    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                         11.299    
                         arrival time                          -3.312    
  -------------------------------------------------------------------
                         slack                                  7.987    

Slack (MET) :             8.058ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 0.266ns (10.625%)  route 2.238ns (89.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.852     0.852    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.223     1.075 r  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.032     2.107    tlu_handshake_inst/trigger_clock_en
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     2.150 r  tlu_handshake_inst/trigger_clock_inferred_i_1/O
                         net (fo=3, routed)           1.205     3.355    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[0]
    SLICE_X39Y64         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.491    11.493    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X39Y64         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.493    
                         clock uncertainty           -0.066    11.427    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)       -0.013    11.414    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.414    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                  8.058    

Slack (MET) :             8.154ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/TLU_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 0.266ns (11.098%)  route 2.131ns (88.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.852     0.852    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.223     1.075 r  tlu_handshake_inst/TLU_STATE_reg[0]/Q
                         net (fo=6, routed)           1.025     2.100    tlu_handshake_inst/TLU_STATE[0]
    SLICE_X41Y66         LUT3 (Prop_lut3_I1_O)        0.043     2.143 r  tlu_handshake_inst/TRIGGER_CNT_VALID_INST_0/O
                         net (fo=18, routed)          1.105     3.249    u_ila_0/inst/ila_core_inst/probe6[0]
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.493    11.495    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.066    11.429    
    SLICE_X42Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026    11.403    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  8.154    

Slack (MET) :             8.299ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/TLU_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.266ns (11.751%)  route 1.998ns (88.249%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.852     0.852    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.223     1.075 r  tlu_handshake_inst/TLU_STATE_reg[0]/Q
                         net (fo=6, routed)           1.025     2.100    tlu_handshake_inst/TLU_STATE[0]
    SLICE_X41Y66         LUT3 (Prop_lut3_I1_O)        0.043     2.143 r  tlu_handshake_inst/TRIGGER_CNT_VALID_INST_0/O
                         net (fo=18, routed)          0.972     3.116    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[0]
    SLICE_X39Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.486    11.488    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X39Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.488    
                         clock uncertainty           -0.066    11.422    
    SLICE_X39Y70         FDRE (Setup_fdre_C_D)       -0.007    11.415    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.415    
                         arrival time                          -3.116    
  -------------------------------------------------------------------
                         slack                                  8.299    

Slack (MET) :             8.332ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.266ns (12.029%)  route 1.945ns (87.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.852     0.852    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.223     1.075 r  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.032     2.107    tlu_handshake_inst/trigger_clock_en
    SLICE_X40Y58         LUT2 (Prop_lut2_I0_O)        0.043     2.150 r  tlu_handshake_inst/trigger_clock_inferred_i_1/O
                         net (fo=3, routed)           0.913     3.063    u_ila_0/inst/ila_core_inst/probe4[0]
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.493    11.495    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.066    11.429    
    SLICE_X42Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034    11.395    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8
  -------------------------------------------------------------------
                         required time                         11.395    
                         arrival time                          -3.063    
  -------------------------------------------------------------------
                         slack                                  8.332    

Slack (MET) :             8.409ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/TLU_STATE_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.277ns (13.525%)  route 1.771ns (86.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.852     0.852    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.223     1.075 r  tlu_handshake_inst/TLU_STATE_reg[0]/Q
                         net (fo=6, routed)           1.025     2.100    tlu_handshake_inst/TLU_STATE[0]
    SLICE_X41Y66         LUT2 (Prop_lut2_I0_O)        0.054     2.154 r  tlu_handshake_inst/TRIGGER_VALID_INST_0/O
                         net (fo=2, routed)           0.746     2.900    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[0]
    SLICE_X40Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.489    11.491    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X40Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.491    
                         clock uncertainty           -0.066    11.425    
    SLICE_X40Y66         FDRE (Setup_fdre_C_D)       -0.116    11.309    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.309    
                         arrival time                          -2.900    
  -------------------------------------------------------------------
                         slack                                  8.409    

Slack (MET) :             8.536ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/clk_2M_reg/Q
                            (clock source 'clk2M'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            gen_user_clock_ins/clk_2M_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.043ns (1.490%)  route 2.843ns (98.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 11.425 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          2.843     2.843    gen_user_clock_ins/CLK_2M_OUT
    SLICE_X54Y79         LUT5 (Prop_lut5_I4_O)        0.043     2.886 r  gen_user_clock_ins/clk_2M_i_1/O
                         net (fo=1, routed)           0.000     2.886    gen_user_clock_ins/clk_2M_i_1_n_0
    SLICE_X54Y79         FDRE                                         r  gen_user_clock_ins/clk_2M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.423    11.425    gen_user_clock_ins/CLK_IN
    SLICE_X54Y79         FDRE                                         r  gen_user_clock_ins/clk_2M_reg/C
                         clock pessimism              0.000    11.425    
                         clock uncertainty           -0.066    11.359    
    SLICE_X54Y79         FDRE (Setup_fdre_C_D)        0.064    11.423    gen_user_clock_ins/clk_2M_reg
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.658ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.223ns (11.757%)  route 1.674ns (88.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.852     0.852    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.223     1.075 r  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.674     2.749    u_ila_0/inst/ila_core_inst/probe5[0]
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.493    11.495    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.066    11.429    
    SLICE_X42Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022    11.407    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8
  -------------------------------------------------------------------
                         required time                         11.407    
                         arrival time                          -2.749    
  -------------------------------------------------------------------
                         slack                                  8.658    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.739ns  (logic 0.223ns (12.822%)  route 1.516ns (87.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.852     0.852    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.223     1.075 r  tlu_handshake_inst/busy_reg/Q
                         net (fo=4, routed)           1.516     2.591    u_ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.493    11.495    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism              0.000    11.495    
                         clock uncertainty           -0.066    11.429    
    SLICE_X42Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031    11.398    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                         11.398    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.223ns (13.598%)  route 1.417ns (86.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.852     0.852    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.223     1.075 r  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.417     2.492    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[0]
    SLICE_X39Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.486    11.488    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X39Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    11.488    
                         clock uncertainty           -0.066    11.422    
    SLICE_X39Y70         FDRE (Setup_fdre_C_D)       -0.013    11.409    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.409    
                         arrival time                          -2.492    
  -------------------------------------------------------------------
                         slack                                  8.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/clk_2M_reg/Q
                            (clock source 'clk2M'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.000ns (0.000%)  route 1.965ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.632ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          1.965     1.965    u_ila_0/inst/ila_core_inst/probe2[0]
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.630     1.632    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
                         clock pessimism              0.000     1.632    
                         clock uncertainty            0.066     1.698    
    SLICE_X42Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.165     1.863    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/clk_2M_reg/Q
                            (clock source 'clk2M'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@250.000ns - clk2M fall@250.000ns)
  Data Path Delay:        2.021ns  (logic 0.000ns (0.000%)  route 2.021ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.617ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.617ns = ( 251.617 - 250.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 250.000 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          2.021   252.021    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe2[0]
    SLICE_X39Y73         FDRE                                         f  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   250.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   251.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   247.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   249.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   250.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.615   251.617    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X39Y73         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000   251.617    
                         clock uncertainty            0.066   251.683    
    SLICE_X39Y73         FDRE (Hold_fdre_C_D)         0.118   251.801    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                       -251.801    
                         arrival time                         252.021    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.100ns (11.247%)  route 0.789ns (88.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.474     0.474    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.100     0.574 r  tlu_handshake_inst/busy_reg/Q
                         net (fo=4, routed)           0.789     1.363    u_ila_0/inst/ila_core_inst/probe1[0]
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.923     0.925    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism              0.000     0.925    
                         clock uncertainty            0.066     0.991    
    SLICE_X42Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.083    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/busy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.373ns  (logic 0.178ns (12.968%)  route 1.195ns (87.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.722     0.722    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.178     0.900 r  tlu_handshake_inst/busy_reg/Q
                         net (fo=4, routed)           1.195     2.095    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[0]
    SLICE_X39Y64         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.626     1.628    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X39Y64         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.628    
                         clock uncertainty            0.066     1.694    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.119     1.813    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.178ns (12.955%)  route 1.196ns (87.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.722     0.722    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.178     0.900 r  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          1.196     2.096    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[0]
    SLICE_X39Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.620     1.622    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X39Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     1.622    
                         clock uncertainty            0.066     1.688    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.114     1.802    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/trigger_clock_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.100ns (9.992%)  route 0.901ns (90.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.474     0.474    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.100     0.574 r  tlu_handshake_inst/trigger_clock_en_reg/Q
                         net (fo=16, routed)          0.901     1.475    u_ila_0/inst/ila_core_inst/probe5[0]
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.923     0.925    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
                         clock pessimism              0.000     0.925    
                         clock uncertainty            0.066     0.991    
    SLICE_X42Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.093    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/clk_2M_reg/Q
                            (clock source 'clk2M'  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@250.000ns - clk2M fall@250.000ns)
  Data Path Delay:        1.543ns  (logic 0.028ns (1.815%)  route 1.515ns (98.186%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.925ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns = ( 250.925 - 250.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 250.000 - 250.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M fall edge)    250.000   250.000 f  
    SLICE_X54Y79         FDRE                         0.000   250.000 f  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          1.046   251.046    tlu_handshake_inst/CLK
    SLICE_X40Y58         LUT2 (Prop_lut2_I1_O)        0.028   251.074 f  tlu_handshake_inst/trigger_clock_inferred_i_1/O
                         net (fo=3, routed)           0.468   251.543    u_ila_0/inst/ila_core_inst/probe4[0]
    SLICE_X42Y56         SRL16E                                       f  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                    250.000   250.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   250.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005   251.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070   248.935 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037   249.972    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030   250.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.923   250.925    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
                         clock pessimism              0.000   250.925    
                         clock uncertainty            0.066   250.991    
    SLICE_X42Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.095   251.086    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8
  -------------------------------------------------------------------
                         required time                       -251.086    
                         arrival time                         251.543    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/cnt_16_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.128ns (12.027%)  route 0.936ns (87.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.446     0.446    tlu_handshake_inst/CLK
    SLICE_X41Y70         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.100     0.546 r  tlu_handshake_inst/cnt_16_reg[4]/Q
                         net (fo=26, routed)          0.424     0.970    tlu_handshake_inst/cnt_16_reg__0[4]
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.028     0.998 r  tlu_handshake_inst/TRIGGER_CNT_VALID_INST_0/O
                         net (fo=18, routed)          0.512     1.510    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe6[0]
    SLICE_X39Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.914     0.916    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X39Y70         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.066     0.982    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.041     1.023    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/cnt_16_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.128ns (11.272%)  route 1.008ns (88.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.446     0.446    tlu_handshake_inst/CLK
    SLICE_X41Y70         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.100     0.546 r  tlu_handshake_inst/cnt_16_reg[4]/Q
                         net (fo=26, routed)          0.424     0.970    tlu_handshake_inst/cnt_16_reg__0[4]
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.028     0.998 r  tlu_handshake_inst/TRIGGER_CNT_VALID_INST_0/O
                         net (fo=18, routed)          0.583     1.581    u_ila_0/inst/ila_core_inst/probe6[0]
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.923     0.925    u_ila_0/inst/ila_core_inst/out
    SLICE_X42Y56         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism              0.000     0.925    
                         clock uncertainty            0.066     0.991    
    SLICE_X42Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     1.090    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 tlu_handshake_inst/TLU_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_coregen_sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk2M rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.133ns (13.094%)  route 0.883ns (86.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.461     0.461    tlu_handshake_inst/CLK
    SLICE_X44Y66         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDCE (Prop_fdce_C_Q)         0.100     0.561 r  tlu_handshake_inst/TLU_STATE_reg[1]/Q
                         net (fo=6, routed)           0.495     1.056    tlu_handshake_inst/TLU_STATE[1]
    SLICE_X41Y66         LUT2 (Prop_lut2_I1_O)        0.033     1.089 r  tlu_handshake_inst/TRIGGER_VALID_INST_0/O
                         net (fo=2, routed)           0.388     1.476    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[0]
    SLICE_X40Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.918     0.920    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X40Y66         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     0.920    
                         clock uncertainty            0.066     0.986    
    SLICE_X40Y66         FDRE (Hold_fdre_C_D)        -0.001     0.985    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.491    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk2M_1

Setup :            0  Failing Endpoints,  Worst Slack        4.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst09/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        5.194ns  (logic 0.266ns (5.122%)  route 4.928ns (94.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 501.297 - 500.000 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 491.251 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.249   491.251    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.223   491.474 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        4.173   495.647    rec_adc_packet_ins/set_data_inst09/RST
    SLICE_X72Y140        LUT2 (Prop_lut2_I1_O)        0.043   495.690 r  rec_adc_packet_ins/set_data_inst09/cnt[5]_i_1/O
                         net (fo=6, routed)           0.754   496.445    rec_adc_packet_ins/set_data_inst09/cnt[5]_i_1_n_0
    SLICE_X68Y137        FDRE                                         r  rec_adc_packet_ins/set_data_inst09/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.297   501.297    rec_adc_packet_ins/set_data_inst09/CLK
    SLICE_X68Y137        FDRE                                         r  rec_adc_packet_ins/set_data_inst09/cnt_reg[3]/C
                         clock pessimism              0.000   501.297    
                         clock uncertainty           -0.066   501.231    
    SLICE_X68Y137        FDRE (Setup_fdre_C_R)       -0.304   500.927    rec_adc_packet_ins/set_data_inst09/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        500.927    
                         arrival time                        -496.445    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst09/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        5.194ns  (logic 0.266ns (5.122%)  route 4.928ns (94.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 501.297 - 500.000 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 491.251 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.249   491.251    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.223   491.474 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        4.173   495.647    rec_adc_packet_ins/set_data_inst09/RST
    SLICE_X72Y140        LUT2 (Prop_lut2_I1_O)        0.043   495.690 r  rec_adc_packet_ins/set_data_inst09/cnt[5]_i_1/O
                         net (fo=6, routed)           0.754   496.445    rec_adc_packet_ins/set_data_inst09/cnt[5]_i_1_n_0
    SLICE_X68Y137        FDRE                                         r  rec_adc_packet_ins/set_data_inst09/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.297   501.297    rec_adc_packet_ins/set_data_inst09/CLK
    SLICE_X68Y137        FDRE                                         r  rec_adc_packet_ins/set_data_inst09/cnt_reg[4]/C
                         clock pessimism              0.000   501.297    
                         clock uncertainty           -0.066   501.231    
    SLICE_X68Y137        FDRE (Setup_fdre_C_R)       -0.304   500.927    rec_adc_packet_ins/set_data_inst09/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        500.927    
                         arrival time                        -496.445    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst09/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        5.194ns  (logic 0.266ns (5.122%)  route 4.928ns (94.878%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 501.297 - 500.000 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 491.251 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.249   491.251    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.223   491.474 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        4.173   495.647    rec_adc_packet_ins/set_data_inst09/RST
    SLICE_X72Y140        LUT2 (Prop_lut2_I1_O)        0.043   495.690 r  rec_adc_packet_ins/set_data_inst09/cnt[5]_i_1/O
                         net (fo=6, routed)           0.754   496.445    rec_adc_packet_ins/set_data_inst09/cnt[5]_i_1_n_0
    SLICE_X68Y137        FDRE                                         r  rec_adc_packet_ins/set_data_inst09/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.297   501.297    rec_adc_packet_ins/set_data_inst09/CLK
    SLICE_X68Y137        FDRE                                         r  rec_adc_packet_ins/set_data_inst09/cnt_reg[5]/C
                         clock pessimism              0.000   501.297    
                         clock uncertainty           -0.066   501.231    
    SLICE_X68Y137        FDRE (Setup_fdre_C_R)       -0.304   500.927    rec_adc_packet_ins/set_data_inst09/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        500.927    
                         arrival time                        -496.445    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst09/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        5.192ns  (logic 0.266ns (5.124%)  route 4.926ns (94.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 501.297 - 500.000 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 491.251 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.249   491.251    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.223   491.474 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        4.173   495.647    rec_adc_packet_ins/set_data_inst09/RST
    SLICE_X72Y140        LUT2 (Prop_lut2_I1_O)        0.043   495.690 r  rec_adc_packet_ins/set_data_inst09/cnt[5]_i_1/O
                         net (fo=6, routed)           0.752   496.443    rec_adc_packet_ins/set_data_inst09/cnt[5]_i_1_n_0
    SLICE_X69Y137        FDRE                                         r  rec_adc_packet_ins/set_data_inst09/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.297   501.297    rec_adc_packet_ins/set_data_inst09/CLK
    SLICE_X69Y137        FDRE                                         r  rec_adc_packet_ins/set_data_inst09/cnt_reg[0]/C
                         clock pessimism              0.000   501.297    
                         clock uncertainty           -0.066   501.231    
    SLICE_X69Y137        FDRE (Setup_fdre_C_R)       -0.304   500.927    rec_adc_packet_ins/set_data_inst09/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        500.927    
                         arrival time                        -496.443    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst09/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        5.192ns  (logic 0.266ns (5.124%)  route 4.926ns (94.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 501.297 - 500.000 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 491.251 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.249   491.251    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.223   491.474 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        4.173   495.647    rec_adc_packet_ins/set_data_inst09/RST
    SLICE_X72Y140        LUT2 (Prop_lut2_I1_O)        0.043   495.690 r  rec_adc_packet_ins/set_data_inst09/cnt[5]_i_1/O
                         net (fo=6, routed)           0.752   496.443    rec_adc_packet_ins/set_data_inst09/cnt[5]_i_1_n_0
    SLICE_X69Y137        FDRE                                         r  rec_adc_packet_ins/set_data_inst09/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.297   501.297    rec_adc_packet_ins/set_data_inst09/CLK
    SLICE_X69Y137        FDRE                                         r  rec_adc_packet_ins/set_data_inst09/cnt_reg[1]/C
                         clock pessimism              0.000   501.297    
                         clock uncertainty           -0.066   501.231    
    SLICE_X69Y137        FDRE (Setup_fdre_C_R)       -0.304   500.927    rec_adc_packet_ins/set_data_inst09/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        500.927    
                         arrival time                        -496.443    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst09/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        5.192ns  (logic 0.266ns (5.124%)  route 4.926ns (94.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 501.297 - 500.000 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 491.251 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.249   491.251    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.223   491.474 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        4.173   495.647    rec_adc_packet_ins/set_data_inst09/RST
    SLICE_X72Y140        LUT2 (Prop_lut2_I1_O)        0.043   495.690 r  rec_adc_packet_ins/set_data_inst09/cnt[5]_i_1/O
                         net (fo=6, routed)           0.752   496.443    rec_adc_packet_ins/set_data_inst09/cnt[5]_i_1_n_0
    SLICE_X69Y137        FDRE                                         r  rec_adc_packet_ins/set_data_inst09/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.297   501.297    rec_adc_packet_ins/set_data_inst09/CLK
    SLICE_X69Y137        FDRE                                         r  rec_adc_packet_ins/set_data_inst09/cnt_reg[2]/C
                         clock pessimism              0.000   501.297    
                         clock uncertainty           -0.066   501.231    
    SLICE_X69Y137        FDRE (Setup_fdre_C_R)       -0.304   500.927    rec_adc_packet_ins/set_data_inst09/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        500.927    
                         arrival time                        -496.443    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_222/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        4.764ns  (logic 0.223ns (4.681%)  route 4.541ns (95.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.048ns = ( 501.048 - 500.000 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 491.251 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.249   491.251    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.223   491.474 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        4.541   496.015    rec_adc_packet_ins/set_data_inst03/delay_data_inst/RST
    SLICE_X79Y145        FDRE                                         r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_222/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.048   501.048    rec_adc_packet_ins/set_data_inst03/delay_data_inst/CLK
    SLICE_X79Y145        FDRE                                         r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_222/C
                         clock pessimism              0.000   501.048    
                         clock uncertainty           -0.066   500.982    
    SLICE_X79Y145        FDRE (Setup_fdre_C_R)       -0.304   500.678    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_222
  -------------------------------------------------------------------
                         required time                        500.678    
                         arrival time                        -496.015    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_223/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        4.764ns  (logic 0.223ns (4.681%)  route 4.541ns (95.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.048ns = ( 501.048 - 500.000 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 491.251 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.249   491.251    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.223   491.474 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        4.541   496.015    rec_adc_packet_ins/set_data_inst03/delay_data_inst/RST
    SLICE_X79Y145        FDRE                                         r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_223/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.048   501.048    rec_adc_packet_ins/set_data_inst03/delay_data_inst/CLK
    SLICE_X79Y145        FDRE                                         r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_223/C
                         clock pessimism              0.000   501.048    
                         clock uncertainty           -0.066   500.982    
    SLICE_X79Y145        FDRE (Setup_fdre_C_R)       -0.304   500.678    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_223
  -------------------------------------------------------------------
                         required time                        500.678    
                         arrival time                        -496.015    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_224/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        4.764ns  (logic 0.223ns (4.681%)  route 4.541ns (95.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.048ns = ( 501.048 - 500.000 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 491.251 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.249   491.251    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.223   491.474 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        4.541   496.015    rec_adc_packet_ins/set_data_inst03/delay_data_inst/RST
    SLICE_X78Y145        FDRE                                         r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_224/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.048   501.048    rec_adc_packet_ins/set_data_inst03/delay_data_inst/CLK
    SLICE_X78Y145        FDRE                                         r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_224/C
                         clock pessimism              0.000   501.048    
                         clock uncertainty           -0.066   500.982    
    SLICE_X78Y145        FDRE (Setup_fdre_C_R)       -0.281   500.701    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_224
  -------------------------------------------------------------------
                         required time                        500.701    
                         arrival time                        -496.015    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_225/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M_1 rise@500.000ns - clk_out1_coregen_sysclk rise@490.000ns)
  Data Path Delay:        4.764ns  (logic 0.223ns (4.681%)  route 4.541ns (95.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.048ns = ( 501.048 - 500.000 ) 
    Source Clock Delay      (SCD):    1.251ns = ( 491.251 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.249   491.251    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.223   491.474 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        4.541   496.015    rec_adc_packet_ins/set_data_inst03/delay_data_inst/RST
    SLICE_X78Y145        FDRE                                         r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_225/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)  500.000   500.000 r  
    SLICE_X114Y150       FDRE                         0.000   500.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        1.048   501.048    rec_adc_packet_ins/set_data_inst03/delay_data_inst/CLK
    SLICE_X78Y145        FDRE                                         r  rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_225/C
                         clock pessimism              0.000   501.048    
                         clock uncertainty           -0.066   500.982    
    SLICE_X78Y145        FDRE (Setup_fdre_C_R)       -0.281   500.701    rec_adc_packet_ins/set_data_inst03/delay_data_inst/gen_d_ff_r_225
  -------------------------------------------------------------------
                         required time                        500.701    
                         arrival time                        -496.015    
  -------------------------------------------------------------------
                         slack                                  4.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.981%)  route 0.213ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.560     0.562    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.100     0.662 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.213     0.875    rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[47].u_d_ff/RST
    SLICE_X108Y156       FDRE                                         r  rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.618     0.618    rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[47].u_d_ff/CLK
    SLICE_X108Y156       FDRE                                         r  rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[6]/C
                         clock pessimism              0.000     0.618    
                         clock uncertainty            0.066     0.684    
    SLICE_X108Y156       FDRE (Hold_fdre_C_R)         0.006     0.690    rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.981%)  route 0.213ns (68.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.618ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.560     0.562    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.100     0.662 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.213     0.875    rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[47].u_d_ff/RST
    SLICE_X108Y156       FDRE                                         r  rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.618     0.618    rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[47].u_d_ff/CLK
    SLICE_X108Y156       FDRE                                         r  rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[7]/C
                         clock pessimism              0.000     0.618    
                         clock uncertainty            0.066     0.684    
    SLICE_X108Y156       FDRE (Hold_fdre_C_R)         0.006     0.690    rec_adc_packet_ins/set_data_inst08/delay_data_inst/gen_d_ff[47].u_d_ff/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_729/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.834%)  route 0.171ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.560     0.562    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.100     0.662 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.171     0.833    rec_adc_packet_ins/set_data_inst14/delay_data_inst/RST
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_729/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.544     0.544    rec_adc_packet_ins/set_data_inst14/delay_data_inst/CLK
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_729/C
                         clock pessimism              0.000     0.544    
                         clock uncertainty            0.066     0.610    
    SLICE_X109Y154       FDRE (Hold_fdre_C_R)        -0.014     0.596    rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_729
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_730/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.834%)  route 0.171ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.560     0.562    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.100     0.662 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.171     0.833    rec_adc_packet_ins/set_data_inst14/delay_data_inst/RST
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_730/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.544     0.544    rec_adc_packet_ins/set_data_inst14/delay_data_inst/CLK
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_730/C
                         clock pessimism              0.000     0.544    
                         clock uncertainty            0.066     0.610    
    SLICE_X109Y154       FDRE (Hold_fdre_C_R)        -0.014     0.596    rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_730
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_731/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.834%)  route 0.171ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.560     0.562    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.100     0.662 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.171     0.833    rec_adc_packet_ins/set_data_inst14/delay_data_inst/RST
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_731/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.544     0.544    rec_adc_packet_ins/set_data_inst14/delay_data_inst/CLK
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_731/C
                         clock pessimism              0.000     0.544    
                         clock uncertainty            0.066     0.610    
    SLICE_X109Y154       FDRE (Hold_fdre_C_R)        -0.014     0.596    rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_731
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_732/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.834%)  route 0.171ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.560     0.562    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.100     0.662 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.171     0.833    rec_adc_packet_ins/set_data_inst14/delay_data_inst/RST
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_732/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.544     0.544    rec_adc_packet_ins/set_data_inst14/delay_data_inst/CLK
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_732/C
                         clock pessimism              0.000     0.544    
                         clock uncertainty            0.066     0.610    
    SLICE_X109Y154       FDRE (Hold_fdre_C_R)        -0.014     0.596    rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_732
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_733/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.834%)  route 0.171ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.560     0.562    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.100     0.662 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.171     0.833    rec_adc_packet_ins/set_data_inst14/delay_data_inst/RST
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_733/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.544     0.544    rec_adc_packet_ins/set_data_inst14/delay_data_inst/CLK
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_733/C
                         clock pessimism              0.000     0.544    
                         clock uncertainty            0.066     0.610    
    SLICE_X109Y154       FDRE (Hold_fdre_C_R)        -0.014     0.596    rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_733
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_734/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.834%)  route 0.171ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.560     0.562    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.100     0.662 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.171     0.833    rec_adc_packet_ins/set_data_inst14/delay_data_inst/RST
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_734/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.544     0.544    rec_adc_packet_ins/set_data_inst14/delay_data_inst/CLK
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_734/C
                         clock pessimism              0.000     0.544    
                         clock uncertainty            0.066     0.610    
    SLICE_X109Y154       FDRE (Hold_fdre_C_R)        -0.014     0.596    rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_734
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_735/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.834%)  route 0.171ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.560     0.562    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.100     0.662 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.171     0.833    rec_adc_packet_ins/set_data_inst14/delay_data_inst/RST
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_735/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.544     0.544    rec_adc_packet_ins/set_data_inst14/delay_data_inst/CLK
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_735/C
                         clock pessimism              0.000     0.544    
                         clock uncertainty            0.066     0.610    
    SLICE_X109Y154       FDRE (Hold_fdre_C_R)        -0.014     0.596    rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_735
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_736/R
                            (rising edge-triggered cell FDRE clocked by clk2M_1  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk2M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M_1 rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.834%)  route 0.171ns (63.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.544ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.560     0.562    rec_adc_packet_ins/regen_ctrl_sig/CLK_IN
    SLICE_X115Y154       FDRE                                         r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y154       FDRE (Prop_fdre_C_Q)         0.100     0.662 r  rec_adc_packet_ins/regen_ctrl_sig/rst_2M_reg/Q
                         net (fo=1059, routed)        0.171     0.833    rec_adc_packet_ins/set_data_inst14/delay_data_inst/RST
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_736/R
  -------------------------------------------------------------------    -------------------

                         (clock clk2M_1 rise edge)    0.000     0.000 r  
    SLICE_X114Y150       FDRE                         0.000     0.000 r  rec_adc_packet_ins/regen_ctrl_sig/clk_2M_reg/Q
                         net (fo=3936, routed)        0.544     0.544    rec_adc_packet_ins/set_data_inst14/delay_data_inst/CLK
    SLICE_X109Y154       FDRE                                         r  rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_736/C
                         clock pessimism              0.000     0.544    
                         clock uncertainty            0.066     0.610    
    SLICE_X109Y154       FDRE (Hold_fdre_C_R)        -0.014     0.596    rec_adc_packet_ins/set_data_inst14/delay_data_inst/gen_d_ff_r_736
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.238    





---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.133ns  (logic 0.902ns (28.786%)  route 2.231ns (71.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 13.027 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.231    12.628    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337    13.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.248    
                         clock uncertainty           -0.191    13.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303    12.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.628    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.039ns  (logic 0.902ns (29.680%)  route 2.137ns (70.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 13.027 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.137    12.534    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337    13.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.248    
                         clock uncertainty           -0.191    13.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.303    12.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        3.027ns  (logic 0.902ns (29.800%)  route 2.125ns (70.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.125    12.521    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329    13.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.240    
                         clock uncertainty           -0.191    13.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.303    12.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.521    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.996ns  (logic 0.902ns (30.110%)  route 2.094ns (69.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 13.027 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           2.094    12.490    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337    13.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.248    
                         clock uncertainty           -0.191    13.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.303    12.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.986ns  (logic 0.902ns (30.208%)  route 2.084ns (69.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 13.027 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.084    12.480    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337    13.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.248    
                         clock uncertainty           -0.191    13.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303    12.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.960ns  (logic 0.902ns (30.468%)  route 2.058ns (69.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.058    12.455    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329    13.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.240    
                         clock uncertainty           -0.191    13.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303    12.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.946ns  (logic 0.902ns (30.619%)  route 2.044ns (69.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           2.044    12.440    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329    13.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.240    
                         clock uncertainty           -0.191    13.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303    12.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.924ns  (logic 0.902ns (30.848%)  route 2.022ns (69.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 13.027 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           2.022    12.419    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337    13.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.248    
                         clock uncertainty           -0.191    13.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303    12.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.754    
                         arrival time                         -12.419    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.906ns  (logic 0.902ns (31.037%)  route 2.004ns (68.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.004    12.401    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329    13.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.240    
                         clock uncertainty           -0.191    13.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303    12.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.401    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125mhz rise@8.000ns - clk_250mhz rise@4.000ns)
  Data Path Delay:        2.817ns  (logic 0.902ns (32.024%)  route 1.915ns (67.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 13.019 - 8.000 ) 
    Source Clock Delay      (SCD):    5.494ns = ( 9.494 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     4.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     4.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     6.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.465     7.938    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     8.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     9.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902    10.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           1.915    12.311    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     8.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     8.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     8.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267    10.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.355    11.607    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    11.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329    13.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221    13.240    
                         clock uncertainty           -0.191    13.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.303    12.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  0.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.392ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.392     2.663 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/Q
                         net (fo=1, routed)           0.000     2.663    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.096     2.625    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.666 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/Q
                         net (fo=1, routed)           0.000     2.666    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.096     2.625    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.387     2.658 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/Q
                         net (fo=1, routed)           0.000     2.658    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.661 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000     2.661    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.391     2.662 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/Q
                         net (fo=1, routed)           0.000     2.662    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.795%)  route 0.275ns (68.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.568     2.194    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X135Y220       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y220       FDRE (Prop_fdre_C_Q)         0.100     2.294 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/Q
                         net (fo=13, routed)          0.275     2.569    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/fsm_rx[1]
    SLICE_X137Y219       LUT6 (Prop_lut6_I2_O)        0.028     2.597 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.597    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt[2]
    SLICE_X137Y219       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.773     2.720    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X137Y219       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/C
                         clock pessimism             -0.427     2.293    
                         clock uncertainty            0.191     2.484    
    SLICE_X137Y219       FDRE (Hold_fdre_C_D)         0.060     2.544    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.669 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/Q
                         net (fo=1, routed)           0.000     2.669    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.758%)  route 0.275ns (68.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.571     2.197    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X139Y217       FDSE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y217       FDSE (Prop_fdse_C_Q)         0.100     2.297 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[15]/Q
                         net (fo=1, routed)           0.275     2.572    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[15]
    SLICE_X143Y217       LUT4 (Prop_lut4_I1_O)        0.028     2.600 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[15]_i_1__1/O
                         net (fo=1, routed)           0.000     2.600    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[15]_i_1__1_n_0
    SLICE_X143Y217       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.775     2.722    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X143Y217       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                         clock pessimism             -0.427     2.295    
                         clock uncertainty            0.191     2.486    
    SLICE_X143Y217       FDRE (Hold_fdre_C_D)         0.061     2.547    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.182%)  route 0.282ns (68.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.573     2.199    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X141Y234       FDSE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y234       FDSE (Prop_fdse_C_Q)         0.100     2.299 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/Q
                         net (fo=1, routed)           0.282     2.581    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[11]
    SLICE_X142Y234       LUT5 (Prop_lut5_I1_O)        0.028     2.609 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.609    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1__0_n_0
    SLICE_X142Y234       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.777     2.724    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X142Y234       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
                         clock pessimism             -0.446     2.278    
                         clock uncertainty            0.191     2.469    
    SLICE_X142Y234       FDRE (Hold_fdre_C_D)         0.087     2.556    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_250mhz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.146ns (35.961%)  route 0.260ns (64.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.585     2.211    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X122Y190       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y190       FDRE (Prop_fdre_C_Q)         0.118     2.329 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/Q
                         net (fo=5, routed)           0.260     2.589    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeqscan_new_txcoeff_done
    SLICE_X124Y192       LUT5 (Prop_lut5_I0_O)        0.028     2.617 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_sequential_fsm_rx[1]_i_1__5/O
                         net (fo=1, routed)           0.000     2.617    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i_n_1
    SLICE_X124Y192       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.786     2.733    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X124Y192       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/C
                         clock pessimism             -0.422     2.311    
                         clock uncertainty            0.191     2.502    
    SLICE_X124Y192       FDRE (Hold_fdre_C_D)         0.061     2.563    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_250mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.902ns (28.786%)  route 2.231ns (71.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.231     8.628    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.248    
                         clock uncertainty           -0.191     9.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303     8.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.902ns (29.680%)  route 2.137ns (70.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.137     8.534    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.248    
                         clock uncertainty           -0.191     9.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.303     8.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 0.902ns (29.800%)  route 2.125ns (70.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[1])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[1]
                         net (fo=7, routed)           2.125     8.521    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[1]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.240    
                         clock uncertainty           -0.191     9.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[1])
                                                     -0.303     8.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.902ns (30.110%)  route 2.094ns (69.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           2.094     8.490    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.248    
                         clock uncertainty           -0.191     9.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.303     8.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.490    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 0.902ns (30.208%)  route 2.084ns (69.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.084     8.480    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.248    
                         clock uncertainty           -0.191     9.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303     8.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.902ns (30.468%)  route 2.058ns (69.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[0])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[0]
                         net (fo=7, routed)           2.058     8.455    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[0]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.240    
                         clock uncertainty           -0.191     9.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[0])
                                                     -0.303     8.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.902ns (30.619%)  route 2.044ns (69.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           2.044     8.440    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.240    
                         clock uncertainty           -0.191     9.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303     8.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.902ns (30.848%)  route 2.022ns (69.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 9.027 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[3])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[3]
                         net (fo=7, routed)           2.022     8.419    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/RXCHBONDO[3]
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.337     9.027    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.248    
                         clock uncertainty           -0.191     9.057    
    GTXE2_CHANNEL_X0Y0   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[3])
                                                     -0.303     8.754    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.754    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.902ns (31.037%)  route 2.004ns (68.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[4])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[4]
                         net (fo=7, routed)           2.004     8.401    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[4]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.240    
                         clock uncertainty           -0.191     9.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[4])
                                                     -0.303     8.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_250mhz rise@4.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.902ns (32.024%)  route 1.915ns (67.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 9.019 - 4.000 ) 
    Source Clock Delay      (SCD):    5.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.463     5.494    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXCHBONDO[2])
                                                      0.902     6.396 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDO[2]
                         net (fo=7, routed)           1.915     8.311    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/RXCHBONDO[2]
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXCHBONDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        1.329     9.019    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/pipe_rxusrclk_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
                         clock pessimism              0.221     9.240    
                         clock uncertainty           -0.191     9.049    
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Setup_gtxe2_channel_RXUSRCLK2_RXCHBONDI[2])
                                                     -0.303     8.746    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
  -------------------------------------------------------------------
                         required time                          8.746    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                  0.435    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.392ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.392     2.663 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2/Q
                         net (fo=1, routed)           0.000     2.663    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[5]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.096     2.625    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.666 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2/Q
                         net (fo=1, routed)           0.000     2.666    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[4]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.096     2.625    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.625    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.387     2.658 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2/Q
                         net (fo=1, routed)           0.000     2.658    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[2]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.390     2.661 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2/Q
                         net (fo=1, routed)           0.000     2.661    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[1]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.391ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.391     2.662 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2/Q
                         net (fo=1, routed)           0.000     2.662    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[3]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.795%)  route 0.275ns (68.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.568     2.194    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X135Y220       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y220       FDRE (Prop_fdre_C_Q)         0.100     2.294 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/Q
                         net (fo=13, routed)          0.275     2.569    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/fsm_rx[1]
    SLICE_X137Y219       LUT6 (Prop_lut6_I2_O)        0.028     2.597 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.597    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt[2]
    SLICE_X137Y219       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.773     2.720    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X137Y219       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]/C
                         clock pessimism             -0.427     2.293    
                         clock uncertainty            0.191     2.484    
    SLICE_X137Y219       FDRE (Hold_fdre_C_D)         0.060     2.544    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.544    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.812ns
    Source Clock Delay      (SCD):    2.271ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.645     2.271    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       SRL16E                                       r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y149       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.669 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2/Q
                         net (fo=1, routed)           0.000     2.669    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg1_reg[0]_srl2_n_0
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.865     2.812    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_pclk_in
    SLICE_X134Y149       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]/C
                         clock pessimism             -0.474     2.338    
                         clock uncertainty            0.191     2.529    
    SLICE_X134Y149       FDRE (Hold_fdre_C_D)         0.087     2.616    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/ltssm_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.758%)  route 0.275ns (68.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.722ns
    Source Clock Delay      (SCD):    2.197ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.571     2.197    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X139Y217       FDSE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y217       FDSE (Prop_fdse_C_Q)         0.100     2.297 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset_reg[15]/Q
                         net (fo=1, routed)           0.275     2.572    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[15]
    SLICE_X143Y217       LUT4 (Prop_lut4_I1_O)        0.028     2.600 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[15]_i_1__1/O
                         net (fo=1, routed)           0.000     2.600    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff[15]_i_1__1_n_0
    SLICE_X143Y217       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.775     2.722    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X143Y217       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]/C
                         clock pessimism             -0.427     2.295    
                         clock uncertainty            0.191     2.486    
    SLICE_X143Y217       FDRE (Hold_fdre_C_D)         0.061     2.547    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.182%)  route 0.282ns (68.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.199ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.573     2.199    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X141Y234       FDSE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y234       FDSE (Prop_fdse_C_Q)         0.100     2.299 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset_reg[11]/Q
                         net (fo=1, routed)           0.282     2.581    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[11]
    SLICE_X142Y234       LUT5 (Prop_lut5_I1_O)        0.028     2.609 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.609    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff[11]_i_1__0_n_0
    SLICE_X142Y234       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.777     2.724    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X142Y234       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]/C
                         clock pessimism             -0.446     2.278    
                         clock uncertainty            0.191     2.469    
    SLICE_X142Y234       FDRE (Hold_fdre_C_D)         0.087     2.556    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.556    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_250mhz  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_250mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_250mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.146ns (35.961%)  route 0.260ns (64.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.585     2.211    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X122Y190       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y190       FDRE (Prop_fdre_C_Q)         0.118     2.329 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_done_reg/Q
                         net (fo=5, routed)           0.260     2.589    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/rxeqscan_new_txcoeff_done
    SLICE_X124Y192       LUT5 (Prop_lut5_I0_O)        0.028     2.617 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i/FSM_sequential_fsm_rx[1]_i_1__5/O
                         net (fo=1, routed)           0.000     2.617    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/rxeq_scan_i_n_1
    SLICE_X124Y192       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_250mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/clk_250mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2543, routed)        0.786     2.733    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X124Y192       FDRE                                         r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]/C
                         clock pessimism             -0.422     2.311    
                         clock uncertainty            0.191     2.502    
    SLICE_X124Y192       FDRE (Hold_fdre_C_D)         0.061     2.563    xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_coregen_sysclk
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        9.235ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.235ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.672ns  (logic 0.236ns (35.104%)  route 0.436ns (64.896%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y194                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X102Y194       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.436     0.672    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X101Y194       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X101Y194       FDCE (Setup_fdce_C_D)       -0.093     9.907    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                  9.235    

Slack (MET) :             9.242ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.753ns  (logic 0.223ns (29.609%)  route 0.530ns (70.391%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y193                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X100Y193       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.530     0.753    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X100Y194       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X100Y194       FDCE (Setup_fdce_C_D)       -0.005     9.995    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.995    
                         arrival time                          -0.753    
  -------------------------------------------------------------------
                         slack                                  9.242    

Slack (MET) :             9.301ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.692ns  (logic 0.259ns (37.445%)  route 0.433ns (62.555%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y194                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X102Y194       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.433     0.692    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X101Y194       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X101Y194       FDCE (Setup_fdce_C_D)       -0.007     9.993    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  9.301    

Slack (MET) :             9.304ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.689ns  (logic 0.259ns (37.568%)  route 0.430ns (62.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y196                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
    SLICE_X102Y196       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/Q
                         net (fo=1, routed)           0.430     0.689    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[10]
    SLICE_X101Y196       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X101Y196       FDCE (Setup_fdce_C_D)       -0.007     9.993    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  9.304    

Slack (MET) :             9.310ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.683ns  (logic 0.223ns (32.653%)  route 0.460ns (67.347%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y198                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/C
    SLICE_X101Y198       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/Q
                         net (fo=1, routed)           0.460     0.683    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[12]
    SLICE_X100Y198       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X100Y198       FDCE (Setup_fdce_C_D)       -0.007     9.993    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                  9.310    

Slack (MET) :             9.336ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.571ns  (logic 0.204ns (35.710%)  route 0.367ns (64.290%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y198                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]/C
    SLICE_X101Y198       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]/Q
                         net (fo=1, routed)           0.367     0.571    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[13]
    SLICE_X100Y198       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X100Y198       FDCE (Setup_fdce_C_D)       -0.093     9.907    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.571    
  -------------------------------------------------------------------
                         slack                                  9.336    

Slack (MET) :             9.338ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.573ns  (logic 0.204ns (35.613%)  route 0.369ns (64.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y193                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
    SLICE_X100Y193       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/Q
                         net (fo=1, routed)           0.369     0.573    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[5]
    SLICE_X101Y193       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X101Y193       FDCE (Setup_fdce_C_D)       -0.089     9.911    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          9.911    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  9.338    

Slack (MET) :             9.340ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.568ns  (logic 0.204ns (35.891%)  route 0.364ns (64.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y193                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X100Y193       FDCE (Prop_fdce_C_Q)         0.204     0.204 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.364     0.568    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X101Y193       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X101Y193       FDCE (Setup_fdce_C_D)       -0.092     9.908    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  9.340    

Slack (MET) :             9.383ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.527ns  (logic 0.236ns (44.821%)  route 0.291ns (55.179%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y196                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
    SLICE_X102Y196       FDCE (Prop_fdce_C_Q)         0.236     0.236 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/Q
                         net (fo=1, routed)           0.291     0.527    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[11]
    SLICE_X101Y196       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X101Y196       FDCE (Setup_fdce_C_D)       -0.090     9.910    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  9.383    

Slack (MET) :             9.397ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.594ns  (logic 0.223ns (37.517%)  route 0.371ns (62.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y193                                    0.000     0.000 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
    SLICE_X100Y193       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/Q
                         net (fo=1, routed)           0.371     0.594    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[6]
    SLICE_X101Y193       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X101Y193       FDCE (Setup_fdce_C_D)       -0.009     9.991    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  9.397    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_coregen_sysclk
  To Clock:  clk2M

Setup :            0  Failing Endpoints,  Worst Slack        7.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.762ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.361ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/TLU_STATE_reg[1]/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        1.423ns  (logic 0.236ns (16.585%)  route 1.187ns (83.415%))
  Logic Levels:           0  
  Clock Path Skew:        -0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.703ns = ( 500.703 - 500.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 491.558 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.556   491.558    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.236   491.794 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          1.187   492.981    tlu_handshake_inst/RST_SYS
    SLICE_X44Y66         FDCE                                         f  tlu_handshake_inst/TLU_STATE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X54Y79         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.703   500.703    tlu_handshake_inst/CLK
    SLICE_X44Y66         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[1]/C
                         clock pessimism              0.000   500.703    
                         clock uncertainty           -0.066   500.637    
    SLICE_X44Y66         FDCE (Recov_fdce_C_CLR)     -0.295   500.342    tlu_handshake_inst/TLU_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                        500.342    
                         arrival time                        -492.981    
  -------------------------------------------------------------------
                         slack                                  7.361    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/TLU_STATE_reg[0]/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        1.327ns  (logic 0.236ns (17.790%)  route 1.091ns (82.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.722ns = ( 500.722 - 500.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 491.558 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.556   491.558    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.236   491.794 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          1.091   492.885    tlu_handshake_inst/RST_SYS
    SLICE_X41Y66         FDCE                                         f  tlu_handshake_inst/TLU_STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X54Y79         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.722   500.722    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[0]/C
                         clock pessimism              0.000   500.722    
                         clock uncertainty           -0.066   500.656    
    SLICE_X41Y66         FDCE (Recov_fdce_C_CLR)     -0.295   500.361    tlu_handshake_inst/TLU_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                        500.361    
                         arrival time                        -492.885    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/busy_reg/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        1.327ns  (logic 0.236ns (17.790%)  route 1.091ns (82.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.722ns = ( 500.722 - 500.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 491.558 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.556   491.558    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.236   491.794 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          1.091   492.885    tlu_handshake_inst/RST_SYS
    SLICE_X41Y66         FDCE                                         f  tlu_handshake_inst/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X54Y79         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.722   500.722    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/busy_reg/C
                         clock pessimism              0.000   500.722    
                         clock uncertainty           -0.066   500.656    
    SLICE_X41Y66         FDCE (Recov_fdce_C_CLR)     -0.295   500.361    tlu_handshake_inst/busy_reg
  -------------------------------------------------------------------
                         required time                        500.361    
                         arrival time                        -492.885    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.476ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/trigger_clock_en_reg/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        1.327ns  (logic 0.236ns (17.790%)  route 1.091ns (82.210%))
  Logic Levels:           0  
  Clock Path Skew:        -0.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.722ns = ( 500.722 - 500.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 491.558 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.556   491.558    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.236   491.794 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          1.091   492.885    tlu_handshake_inst/RST_SYS
    SLICE_X41Y66         FDCE                                         f  tlu_handshake_inst/trigger_clock_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X54Y79         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.722   500.722    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
                         clock pessimism              0.000   500.722    
                         clock uncertainty           -0.066   500.656    
    SLICE_X41Y66         FDCE (Recov_fdce_C_CLR)     -0.295   500.361    tlu_handshake_inst/trigger_clock_en_reg
  -------------------------------------------------------------------
                         required time                        500.361    
                         arrival time                        -492.885    
  -------------------------------------------------------------------
                         slack                                  7.476    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[0]/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        1.209ns  (logic 0.236ns (19.523%)  route 0.973ns (80.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 500.658 - 500.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 491.558 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.556   491.558    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.236   491.794 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.973   492.767    tlu_handshake_inst/RST_SYS
    SLICE_X41Y69         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X54Y79         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.658   500.658    tlu_handshake_inst/CLK
    SLICE_X41Y69         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
                         clock pessimism              0.000   500.658    
                         clock uncertainty           -0.066   500.592    
    SLICE_X41Y69         FDCE (Recov_fdce_C_CLR)     -0.295   500.297    tlu_handshake_inst/cnt_16_reg[0]
  -------------------------------------------------------------------
                         required time                        500.297    
                         arrival time                        -492.767    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.530ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[1]/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        1.209ns  (logic 0.236ns (19.523%)  route 0.973ns (80.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.658ns = ( 500.658 - 500.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 491.558 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.556   491.558    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.236   491.794 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.973   492.767    tlu_handshake_inst/RST_SYS
    SLICE_X41Y69         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X54Y79         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.658   500.658    tlu_handshake_inst/CLK
    SLICE_X41Y69         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[1]/C
                         clock pessimism              0.000   500.658    
                         clock uncertainty           -0.066   500.592    
    SLICE_X41Y69         FDCE (Recov_fdce_C_CLR)     -0.295   500.297    tlu_handshake_inst/cnt_16_reg[1]
  -------------------------------------------------------------------
                         required time                        500.297    
                         arrival time                        -492.767    
  -------------------------------------------------------------------
                         slack                                  7.530    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[3]/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        1.131ns  (logic 0.236ns (20.860%)  route 0.895ns (79.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.685ns = ( 500.685 - 500.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 491.558 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.556   491.558    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.236   491.794 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.895   492.689    tlu_handshake_inst/RST_SYS
    SLICE_X41Y70         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X54Y79         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.685   500.685    tlu_handshake_inst/CLK
    SLICE_X41Y70         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[3]/C
                         clock pessimism              0.000   500.685    
                         clock uncertainty           -0.066   500.619    
    SLICE_X41Y70         FDCE (Recov_fdce_C_CLR)     -0.295   500.324    tlu_handshake_inst/cnt_16_reg[3]
  -------------------------------------------------------------------
                         required time                        500.324    
                         arrival time                        -492.689    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             7.634ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[4]/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        1.131ns  (logic 0.236ns (20.860%)  route 0.895ns (79.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.685ns = ( 500.685 - 500.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 491.558 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.556   491.558    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.236   491.794 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.895   492.689    tlu_handshake_inst/RST_SYS
    SLICE_X41Y70         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X54Y79         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.685   500.685    tlu_handshake_inst/CLK
    SLICE_X41Y70         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[4]/C
                         clock pessimism              0.000   500.685    
                         clock uncertainty           -0.066   500.619    
    SLICE_X41Y70         FDCE (Recov_fdce_C_CLR)     -0.295   500.324    tlu_handshake_inst/cnt_16_reg[4]
  -------------------------------------------------------------------
                         required time                        500.324    
                         arrival time                        -492.689    
  -------------------------------------------------------------------
                         slack                                  7.634    

Slack (MET) :             7.651ns  (required time - arrival time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[2]/CLR
                            (recovery check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk2M rise@500.000ns - clk_out3_coregen_sysclk rise@490.000ns)
  Data Path Delay:        1.035ns  (logic 0.236ns (22.793%)  route 0.799ns (77.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.606ns = ( 500.606 - 500.000 ) 
    Source Clock Delay      (SCD):    1.558ns = ( 491.558 - 490.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                    490.000   490.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000   490.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731   491.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761   487.970 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939   489.909    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   490.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.556   491.558    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.236   491.794 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.799   492.593    tlu_handshake_inst/RST_SYS
    SLICE_X44Y70         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)    500.000   500.000 r  
    SLICE_X54Y79         FDRE                         0.000   500.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.606   500.606    tlu_handshake_inst/CLK
    SLICE_X44Y70         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[2]/C
                         clock pessimism              0.000   500.606    
                         clock uncertainty           -0.066   500.540    
    SLICE_X44Y70         FDCE (Recov_fdce_C_CLR)     -0.295   500.245    tlu_handshake_inst/cnt_16_reg[2]
  -------------------------------------------------------------------
                         required time                        500.245    
                         arrival time                        -492.593    
  -------------------------------------------------------------------
                         slack                                  7.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[3]/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.107ns (17.735%)  route 0.496ns (82.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.525ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.641     0.643    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.107     0.750 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.496     1.246    tlu_handshake_inst/RST_SYS
    SLICE_X41Y70         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.525     0.525    tlu_handshake_inst/CLK
    SLICE_X41Y70         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[3]/C
                         clock pessimism              0.000     0.525    
                         clock uncertainty            0.066     0.591    
    SLICE_X41Y70         FDCE (Remov_fdce_C_CLR)     -0.107     0.484    tlu_handshake_inst/cnt_16_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[4]/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.107ns (17.735%)  route 0.496ns (82.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.525ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.641     0.643    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.107     0.750 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.496     1.246    tlu_handshake_inst/RST_SYS
    SLICE_X41Y70         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.525     0.525    tlu_handshake_inst/CLK
    SLICE_X41Y70         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[4]/C
                         clock pessimism              0.000     0.525    
                         clock uncertainty            0.066     0.591    
    SLICE_X41Y70         FDCE (Remov_fdce_C_CLR)     -0.107     0.484    tlu_handshake_inst/cnt_16_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[2]/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.107ns (19.405%)  route 0.444ns (80.595%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.641     0.643    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.107     0.750 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.444     1.194    tlu_handshake_inst/RST_SYS
    SLICE_X44Y70         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.466     0.466    tlu_handshake_inst/CLK
    SLICE_X44Y70         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[2]/C
                         clock pessimism              0.000     0.466    
                         clock uncertainty            0.066     0.532    
    SLICE_X44Y70         FDCE (Remov_fdce_C_CLR)     -0.107     0.425    tlu_handshake_inst/cnt_16_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[0]/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.107ns (16.415%)  route 0.545ns (83.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.516ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.641     0.643    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.107     0.750 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.545     1.295    tlu_handshake_inst/RST_SYS
    SLICE_X41Y69         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.516     0.516    tlu_handshake_inst/CLK
    SLICE_X41Y69         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[0]/C
                         clock pessimism              0.000     0.516    
                         clock uncertainty            0.066     0.582    
    SLICE_X41Y69         FDCE (Remov_fdce_C_CLR)     -0.107     0.475    tlu_handshake_inst/cnt_16_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.475    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/cnt_16_reg[1]/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.107ns (16.415%)  route 0.545ns (83.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.516ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.641     0.643    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.107     0.750 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.545     1.295    tlu_handshake_inst/RST_SYS
    SLICE_X41Y69         FDCE                                         f  tlu_handshake_inst/cnt_16_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.516     0.516    tlu_handshake_inst/CLK
    SLICE_X41Y69         FDCE                                         r  tlu_handshake_inst/cnt_16_reg[1]/C
                         clock pessimism              0.000     0.516    
                         clock uncertainty            0.066     0.582    
    SLICE_X41Y69         FDCE (Remov_fdce_C_CLR)     -0.107     0.475    tlu_handshake_inst/cnt_16_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.475    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/TLU_STATE_reg[0]/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.107ns (15.100%)  route 0.602ns (84.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.641     0.643    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.107     0.750 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.602     1.352    tlu_handshake_inst/RST_SYS
    SLICE_X41Y66         FDCE                                         f  tlu_handshake_inst/TLU_STATE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.556     0.556    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[0]/C
                         clock pessimism              0.000     0.556    
                         clock uncertainty            0.066     0.622    
    SLICE_X41Y66         FDCE (Remov_fdce_C_CLR)     -0.107     0.515    tlu_handshake_inst/TLU_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/busy_reg/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.107ns (15.100%)  route 0.602ns (84.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.641     0.643    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.107     0.750 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.602     1.352    tlu_handshake_inst/RST_SYS
    SLICE_X41Y66         FDCE                                         f  tlu_handshake_inst/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.556     0.556    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/busy_reg/C
                         clock pessimism              0.000     0.556    
                         clock uncertainty            0.066     0.622    
    SLICE_X41Y66         FDCE (Remov_fdce_C_CLR)     -0.107     0.515    tlu_handshake_inst/busy_reg
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/trigger_clock_en_reg/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.107ns (15.100%)  route 0.602ns (84.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.556ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.641     0.643    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.107     0.750 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.602     1.352    tlu_handshake_inst/RST_SYS
    SLICE_X41Y66         FDCE                                         f  tlu_handshake_inst/trigger_clock_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.556     0.556    tlu_handshake_inst/CLK
    SLICE_X41Y66         FDCE                                         r  tlu_handshake_inst/trigger_clock_en_reg/C
                         clock pessimism              0.000     0.556    
                         clock uncertainty            0.066     0.622    
    SLICE_X41Y66         FDCE (Remov_fdce_C_CLR)     -0.107     0.515    tlu_handshake_inst/trigger_clock_en_reg
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 gen_user_clock_ins/rst_2M_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tlu_handshake_inst/TLU_STATE_reg[1]/CLR
                            (removal check against rising-edge clock clk2M  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2M rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.107ns (14.025%)  route 0.656ns (85.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.541ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.641     0.643    gen_user_clock_ins/CLK_IN
    SLICE_X54Y80         FDSE                                         r  gen_user_clock_ins/rst_2M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDSE (Prop_fdse_C_Q)         0.107     0.750 f  gen_user_clock_ins/rst_2M_reg/Q
                         net (fo=18, routed)          0.656     1.406    tlu_handshake_inst/RST_SYS
    SLICE_X44Y66         FDCE                                         f  tlu_handshake_inst/TLU_STATE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk2M rise edge)      0.000     0.000 r  
    SLICE_X54Y79         FDRE                         0.000     0.000 r  gen_user_clock_ins/clk_2M_reg/Q
                         net (fo=30, routed)          0.541     0.541    tlu_handshake_inst/CLK
    SLICE_X44Y66         FDCE                                         r  tlu_handshake_inst/TLU_STATE_reg[1]/C
                         clock pessimism              0.000     0.541    
                         clock uncertainty            0.066     0.607    
    SLICE_X44Y66         FDCE (Remov_fdce_C_CLR)     -0.107     0.500    tlu_handshake_inst/TLU_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.906    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_coregen_sysclk
  To Clock:  clk_out1_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        8.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.223ns (14.589%)  route 1.306ns (85.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 11.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.229     1.231    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.223     1.454 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          1.306     2.760    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X101Y198       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.109    11.111    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X101Y198       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]/C
                         clock pessimism              0.086    11.197    
                         clock uncertainty           -0.066    11.131    
    SLICE_X101Y198       FDCE (Recov_fdce_C_CLR)     -0.212    10.919    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[12]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -2.760    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.159ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.223ns (14.589%)  route 1.306ns (85.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 11.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.229     1.231    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.223     1.454 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          1.306     2.760    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X101Y198       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.109    11.111    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X101Y198       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]/C
                         clock pessimism              0.086    11.197    
                         clock uncertainty           -0.066    11.131    
    SLICE_X101Y198       FDCE (Recov_fdce_C_CLR)     -0.212    10.919    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[13]
  -------------------------------------------------------------------
                         required time                         10.919    
                         arrival time                          -2.760    
  -------------------------------------------------------------------
                         slack                                  8.159    

Slack (MET) :             8.244ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.223ns (15.185%)  route 1.246ns (84.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 11.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.229     1.231    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.223     1.454 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          1.246     2.700    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X102Y196       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.109    11.111    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X102Y196       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]/C
                         clock pessimism              0.086    11.197    
                         clock uncertainty           -0.066    11.131    
    SLICE_X102Y196       FDCE (Recov_fdce_C_CLR)     -0.187    10.944    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[11]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  8.244    

Slack (MET) :             8.244ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.223ns (15.185%)  route 1.246ns (84.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 11.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.229     1.231    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.223     1.454 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          1.246     2.700    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X102Y196       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.109    11.111    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X102Y196       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                         clock pessimism              0.086    11.197    
                         clock uncertainty           -0.066    11.131    
    SLICE_X102Y196       FDCE (Recov_fdce_C_CLR)     -0.187    10.944    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]
  -------------------------------------------------------------------
                         required time                         10.944    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  8.244    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.223ns (15.185%)  route 1.246ns (84.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 11.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.229     1.231    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.223     1.454 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          1.246     2.700    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X102Y196       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.109    11.111    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X102Y196       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]/C
                         clock pessimism              0.086    11.197    
                         clock uncertainty           -0.066    11.131    
    SLICE_X102Y196       FDCE (Recov_fdce_C_CLR)     -0.154    10.977    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[10]
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.223ns (15.185%)  route 1.246ns (84.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.111ns = ( 11.111 - 10.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.229     1.231    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.223     1.454 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          1.246     2.700    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X102Y196       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.109    11.111    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X102Y196       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                         clock pessimism              0.086    11.197    
                         clock uncertainty           -0.066    11.131    
    SLICE_X102Y196       FDCE (Recov_fdce_C_CLR)     -0.154    10.977    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]
  -------------------------------------------------------------------
                         required time                         10.977    
                         arrival time                          -2.700    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.223ns (17.539%)  route 1.048ns (82.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 11.110 - 10.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.229     1.231    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.223     1.454 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          1.048     2.502    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X100Y193       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.108    11.110    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y193       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism              0.086    11.196    
                         clock uncertainty           -0.066    11.130    
    SLICE_X100Y193       FDCE (Recov_fdce_C_CLR)     -0.212    10.918    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.223ns (17.539%)  route 1.048ns (82.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 11.110 - 10.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.229     1.231    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.223     1.454 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          1.048     2.502    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X100Y193       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.108    11.110    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y193       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.086    11.196    
                         clock uncertainty           -0.066    11.130    
    SLICE_X100Y193       FDCE (Recov_fdce_C_CLR)     -0.212    10.918    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.223ns (17.539%)  route 1.048ns (82.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 11.110 - 10.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.229     1.231    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.223     1.454 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          1.048     2.502    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X100Y193       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.108    11.110    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y193       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                         clock pessimism              0.086    11.196    
                         clock uncertainty           -0.066    11.130    
    SLICE_X100Y193       FDCE (Recov_fdce_C_CLR)     -0.212    10.918    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                  8.415    

Slack (MET) :             8.415ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_coregen_sysclk rise@10.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.271ns  (logic 0.223ns (17.539%)  route 1.048ns (82.461%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.110ns = ( 11.110 - 10.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.229     1.231    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.223     1.454 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=60, routed)          1.048     2.502    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X100Y193       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        1.108    11.110    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X100Y193       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                         clock pessimism              0.086    11.196    
                         clock uncertainty           -0.066    11.130    
    SLICE_X100Y193       FDCE (Recov_fdce_C_CLR)     -0.212    10.918    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                  8.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.126%)  route 0.162ns (61.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.544     0.546    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.100     0.646 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.162     0.808    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X85Y191        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.745     0.747    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y191        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism             -0.168     0.579    
    SLICE_X85Y191        FDCE (Remov_fdce_C_CLR)     -0.069     0.510    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.126%)  route 0.162ns (61.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.544     0.546    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.100     0.646 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.162     0.808    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X85Y191        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.745     0.747    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y191        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[6]/C
                         clock pessimism             -0.168     0.579    
    SLICE_X85Y191        FDCE (Remov_fdce_C_CLR)     -0.069     0.510    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.824%)  route 0.164ns (62.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.544     0.546    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.100     0.646 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.164     0.810    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y191        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.745     0.747    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y191        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism             -0.168     0.579    
    SLICE_X84Y191        FDCE (Remov_fdce_C_CLR)     -0.069     0.510    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.824%)  route 0.164ns (62.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.544     0.546    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.100     0.646 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.164     0.810    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y191        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.745     0.747    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y191        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                         clock pessimism             -0.168     0.579    
    SLICE_X84Y191        FDCE (Remov_fdce_C_CLR)     -0.069     0.510    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.824%)  route 0.164ns (62.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.544     0.546    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.100     0.646 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.164     0.810    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y191        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.745     0.747    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y191        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism             -0.168     0.579    
    SLICE_X84Y191        FDCE (Remov_fdce_C_CLR)     -0.069     0.510    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.824%)  route 0.164ns (62.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.544     0.546    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.100     0.646 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.164     0.810    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X84Y191        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.745     0.747    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X84Y191        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]/C
                         clock pessimism             -0.168     0.579    
    SLICE_X84Y191        FDCE (Remov_fdce_C_CLR)     -0.069     0.510    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.126%)  route 0.162ns (61.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.747ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.544     0.546    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.100     0.646 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.162     0.808    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X85Y191        FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.745     0.747    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y191        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                         clock pessimism             -0.168     0.579    
    SLICE_X85Y191        FDPE (Remov_fdpe_C_PRE)     -0.072     0.507    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.808    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.303%)  route 0.148ns (59.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.544     0.546    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.100     0.646 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.148     0.794    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X81Y191        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.743     0.745    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y191        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                         clock pessimism             -0.185     0.560    
    SLICE_X81Y191        FDCE (Remov_fdce_C_CLR)     -0.069     0.491    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.303%)  route 0.148ns (59.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.544     0.546    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.100     0.646 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.148     0.794    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X81Y191        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.743     0.745    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X81Y191        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                         clock pessimism             -0.185     0.560    
    SLICE_X81Y191        FDCE (Remov_fdce_C_CLR)     -0.069     0.491    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_coregen_sysclk rise@0.000ns - clk_out1_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.965%)  route 0.150ns (60.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.544     0.546    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X83Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y190        FDPE (Prop_fdpe_C_Q)         0.100     0.646 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.150     0.796    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X80Y191        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out1_coregen_sysclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout1_buf/O
                         net (fo=1077, routed)        0.743     0.745    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X80Y191        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism             -0.185     0.560    
    SLICE_X80Y191        FDCE (Remov_fdce_C_CLR)     -0.069     0.491    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_coregen_sysclk
  To Clock:  clk_out3_coregen_sysclk

Setup :            0  Failing Endpoints,  Worst Slack        7.274ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.223ns (9.291%)  route 2.177ns (90.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.629     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.223     1.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.177     4.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X35Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.491    11.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X35Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.090    11.583    
                         clock uncertainty           -0.066    11.517    
    SLICE_X35Y79         FDCE (Recov_fdce_C_CLR)     -0.212    11.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.223ns (10.028%)  route 2.001ns (89.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.629     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.223     1.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.001     3.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.492    11.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.090    11.584    
                         clock uncertainty           -0.066    11.518    
    SLICE_X34Y80         FDCE (Recov_fdce_C_CLR)     -0.212    11.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -3.855    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.223ns (10.472%)  route 1.906ns (89.528%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.629     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.223     1.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.906     3.760    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X30Y79         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.492    11.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X30Y79         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.090    11.584    
                         clock uncertainty           -0.066    11.518    
    SLICE_X30Y79         FDPE (Recov_fdpe_C_PRE)     -0.178    11.340    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         11.340    
                         arrival time                          -3.760    
  -------------------------------------------------------------------
                         slack                                  7.579    

Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.223ns (10.788%)  route 1.844ns (89.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.629     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.223     1.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.844     3.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.492    11.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                         clock pessimism              0.090    11.584    
                         clock uncertainty           -0.066    11.518    
    SLICE_X32Y80         FDCE (Recov_fdce_C_CLR)     -0.212    11.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                  7.608    

Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.223ns (10.788%)  route 1.844ns (89.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.629     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.223     1.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.844     3.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.492    11.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.090    11.584    
                         clock uncertainty           -0.066    11.518    
    SLICE_X32Y80         FDCE (Recov_fdce_C_CLR)     -0.212    11.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                  7.608    

Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.223ns (10.788%)  route 1.844ns (89.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.629     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.223     1.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.844     3.698    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.492    11.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.090    11.584    
                         clock uncertainty           -0.066    11.518    
    SLICE_X32Y80         FDCE (Recov_fdce_C_CLR)     -0.212    11.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                  7.608    

Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.223ns (11.396%)  route 1.734ns (88.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.629     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.223     1.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.734     3.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.493    11.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.090    11.585    
                         clock uncertainty           -0.066    11.519    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.212    11.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                          -3.588    
  -------------------------------------------------------------------
                         slack                                  7.719    

Slack (MET) :             7.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.223ns (11.396%)  route 1.734ns (88.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.629     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.223     1.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.734     3.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.493    11.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism              0.090    11.585    
                         clock uncertainty           -0.066    11.519    
    SLICE_X31Y81         FDCE (Recov_fdce_C_CLR)     -0.212    11.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.307    
                         arrival time                          -3.588    
  -------------------------------------------------------------------
                         slack                                  7.719    

Slack (MET) :             8.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.223ns (18.219%)  route 1.001ns (81.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.629     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.223     1.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.001     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.492    11.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism              0.090    11.584    
                         clock uncertainty           -0.066    11.518    
    SLICE_X32Y81         FDCE (Recov_fdce_C_CLR)     -0.212    11.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -2.855    
  -------------------------------------------------------------------
                         slack                                  8.451    

Slack (MET) :             8.451ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_coregen_sysclk rise@10.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.223ns (18.219%)  route 1.001ns (81.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.731     1.731    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.761    -2.030 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.939    -0.091    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.629     1.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X37Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.223     1.854 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.001     2.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.510    11.510    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.376     8.134 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.785     9.919    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        1.492    11.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.090    11.584    
                         clock uncertainty           -0.066    11.518    
    SLICE_X32Y81         FDCE (Recov_fdce_C_CLR)     -0.212    11.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -2.855    
  -------------------------------------------------------------------
                         slack                                  8.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.094%)  route 0.144ns (54.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.644     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y82         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDPE (Prop_fdpe_C_Q)         0.118     0.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.878     0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X50Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.225     0.655    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.050     0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.094%)  route 0.144ns (54.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.644     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y82         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDPE (Prop_fdpe_C_Q)         0.118     0.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.878     0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X50Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.225     0.655    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.050     0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.094%)  route 0.144ns (54.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.644     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y82         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDPE (Prop_fdpe_C_Q)         0.118     0.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.878     0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X50Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.225     0.655    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.050     0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.118ns (45.094%)  route 0.144ns (54.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.644     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X50Y82         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDPE (Prop_fdpe_C_Q)         0.118     0.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.144     0.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X50Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.878     0.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X50Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.225     0.655    
    SLICE_X50Y79         FDCE (Remov_fdce_C_CLR)     -0.050     0.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.605    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.124%)  route 0.156ns (60.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.684     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X30Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDCE (Prop_fdce_C_Q)         0.100     0.786 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.156     0.942    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X31Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.923     0.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X31Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.228     0.697    
    SLICE_X31Y82         FDCE (Remov_fdce_C_CLR)     -0.069     0.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.118ns (41.584%)  route 0.166ns (58.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.681     0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDPE (Prop_fdpe_C_Q)         0.118     0.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.166     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X36Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.920     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X36Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.208     0.714    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.069     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.118ns (41.584%)  route 0.166ns (58.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.681     0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDPE (Prop_fdpe_C_Q)         0.118     0.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.166     0.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X36Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.920     0.922    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X36Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.208     0.714    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.069     0.645    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.253%)  route 0.135ns (59.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.682     0.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDPE (Prop_fdpe_C_Q)         0.091     0.775 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.135     0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X39Y84         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.919     0.921    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X39Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.225     0.696    
    SLICE_X39Y84         FDPE (Remov_fdpe_C_PRE)     -0.110     0.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.792%)  route 0.151ns (56.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.681     0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDPE (Prop_fdpe_C_Q)         0.118     0.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.151     0.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X39Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.918     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/clk
    SLICE_X39Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.226     0.694    
    SLICE_X39Y83         FDCE (Remov_fdce_C_CLR)     -0.069     0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_coregen_sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_coregen_sysclk rise@0.000ns - clk_out3_coregen_sysclk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.118ns (43.792%)  route 0.151ns (56.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         0.751     0.751    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.743    -0.992 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.968    -0.024    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.681     0.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y83         FDPE (Prop_fdpe_C_Q)         0.118     0.801 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.151     0.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X39Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_coregen_sysclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  CPS_ReadOut/BUFG_inst1/O
                         net (fo=114, routed)         1.005     1.005    sysclk_ins_test/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.070    -1.065 r  sysclk_ins_test/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.037    -0.028    sysclk_ins_test/inst/clk_out3_coregen_sysclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  sysclk_ins_test/inst/clkout3_buf/O
                         net (fo=2117, routed)        0.918     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/clk
    SLICE_X39Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.226     0.694    
    SLICE_X39Y83         FDCE (Remov_fdce_C_CLR)     -0.069     0.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.327    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.413ns (16.080%)  route 2.155ns (83.920%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 36.978 - 33.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.460     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.204     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.441     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.123     5.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.578     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.043     6.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.644     6.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.495    36.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.462    37.440    
                         clock uncertainty           -0.035    37.405    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.212    37.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.193    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                 30.234    

Slack (MET) :             30.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.413ns (16.080%)  route 2.155ns (83.920%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 36.978 - 33.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.460     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.204     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.441     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.123     5.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.578     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.043     6.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.644     6.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.495    36.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.462    37.440    
                         clock uncertainty           -0.035    37.405    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.212    37.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.193    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                 30.234    

Slack (MET) :             30.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.413ns (16.080%)  route 2.155ns (83.920%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 36.978 - 33.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.460     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.204     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.441     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.123     5.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.578     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.043     6.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.644     6.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.495    36.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.462    37.440    
                         clock uncertainty           -0.035    37.405    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.212    37.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.193    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                 30.234    

Slack (MET) :             30.234ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.413ns (16.080%)  route 2.155ns (83.920%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 36.978 - 33.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.460     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.204     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.441     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.123     5.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.578     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.043     6.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.644     6.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X35Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.495    36.978    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X35Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.462    37.440    
                         clock uncertainty           -0.035    37.405    
    SLICE_X35Y88         FDCE (Recov_fdce_C_CLR)     -0.212    37.193    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.193    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                 30.234    

Slack (MET) :             30.397ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.413ns (17.187%)  route 1.990ns (82.813%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 36.975 - 33.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.460     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.204     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.441     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.123     5.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.578     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.043     6.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.479     6.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.492    36.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.462    37.437    
                         clock uncertainty           -0.035    37.402    
    SLICE_X36Y88         FDCE (Recov_fdce_C_CLR)     -0.212    37.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.190    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                 30.397    

Slack (MET) :             30.397ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.413ns (17.187%)  route 1.990ns (82.813%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 36.975 - 33.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.460     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.204     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.441     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.123     5.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.578     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.043     6.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.479     6.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.492    36.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.462    37.437    
                         clock uncertainty           -0.035    37.402    
    SLICE_X36Y88         FDCE (Recov_fdce_C_CLR)     -0.212    37.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.190    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                 30.397    

Slack (MET) :             30.397ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.413ns (17.187%)  route 1.990ns (82.813%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 36.975 - 33.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.460     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.204     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.441     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.123     5.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.578     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.043     6.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.479     6.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.492    36.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.462    37.437    
                         clock uncertainty           -0.035    37.402    
    SLICE_X36Y88         FDCE (Recov_fdce_C_CLR)     -0.212    37.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.190    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                 30.397    

Slack (MET) :             30.397ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.413ns (17.187%)  route 1.990ns (82.813%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 36.975 - 33.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.460     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.204     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.441     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.123     5.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.578     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.043     6.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.479     6.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.492    36.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.462    37.437    
                         clock uncertainty           -0.035    37.402    
    SLICE_X36Y88         FDCE (Recov_fdce_C_CLR)     -0.212    37.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.190    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                 30.397    

Slack (MET) :             30.397ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.413ns (17.187%)  route 1.990ns (82.813%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 36.975 - 33.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.460     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.204     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.441     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.123     5.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.578     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.043     6.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.479     6.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.492    36.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.462    37.437    
                         clock uncertainty           -0.035    37.402    
    SLICE_X36Y88         FDCE (Recov_fdce_C_CLR)     -0.212    37.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.190    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                 30.397    

Slack (MET) :             30.397ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.413ns (17.187%)  route 1.990ns (82.813%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 36.975 - 33.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.837     2.837    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.460     4.390    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X36Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.204     4.594 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           0.441     5.035    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.123     5.158 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.578     5.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X36Y98         LUT4 (Prop_lut4_I3_O)        0.043     5.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.492     6.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X36Y91         LUT1 (Prop_lut1_I0_O)        0.043     6.314 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.479     6.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X36Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.400    35.400    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    35.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         1.492    36.975    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X36Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.462    37.437    
                         clock uncertainty           -0.035    37.402    
    SLICE_X36Y88         FDCE (Recov_fdce_C_CLR)     -0.212    37.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.190    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                 30.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.145%)  route 0.127ns (55.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.678     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X45Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDPE (Prop_fdpe_C_Q)         0.100     2.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.914     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X40Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.476     2.236    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.069     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.145%)  route 0.127ns (55.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.678     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X45Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDPE (Prop_fdpe_C_Q)         0.100     2.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.914     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X40Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.476     2.236    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.069     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.145%)  route 0.127ns (55.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.678     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X45Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDPE (Prop_fdpe_C_Q)         0.100     2.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.914     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X40Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.476     2.236    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.069     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.145%)  route 0.127ns (55.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.678     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X45Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDPE (Prop_fdpe_C_Q)         0.100     2.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.914     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X40Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.476     2.236    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.069     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.145%)  route 0.127ns (55.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.678     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X45Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDPE (Prop_fdpe_C_Q)         0.100     2.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.914     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X40Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.476     2.236    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.069     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.145%)  route 0.127ns (55.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.476ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.678     2.208    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X45Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDPE (Prop_fdpe_C_Q)         0.100     2.308 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X40Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.914     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X40Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.476     2.236    
    SLICE_X40Y81         FDCE (Remov_fdce_C_CLR)     -0.069     2.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.644     2.174    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X51Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDPE (Prop_fdpe_C_Q)         0.091     2.265 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.092     2.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X51Y85         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.882     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X51Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.493     2.187    
    SLICE_X51Y85         FDPE (Remov_fdpe_C_PRE)     -0.110     2.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.357    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.073%)  route 0.138ns (53.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.643     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDPE (Prop_fdpe_C_Q)         0.118     2.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.138     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X50Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.878     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X50Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.493     2.183    
    SLICE_X50Y81         FDCE (Remov_fdce_C_CLR)     -0.050     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.073%)  route 0.138ns (53.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.643     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDPE (Prop_fdpe_C_Q)         0.118     2.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.138     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X50Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.878     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X50Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.493     2.183    
    SLICE_X50Y81         FDCE (Remov_fdce_C_CLR)     -0.050     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.073%)  route 0.138ns (53.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.493ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.504     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.530 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.643     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X50Y83         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDPE (Prop_fdpe_C_Q)         0.118     2.291 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.138     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X50Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.768     1.768    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.798 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=456, routed)         0.878     2.676    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X50Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.493     2.183    
    SLICE_X50Y81         FDCE (Remov_fdce_C_CLR)     -0.050     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.296    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        2.346ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.330ns (25.194%)  route 0.980ns (74.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 8.792 - 4.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.216     5.247    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X79Y190        FDRE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y190        FDRE (Prop_fdre_C_Q)         0.204     5.451 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     5.910    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X79Y190        LUT2 (Prop_lut2_I1_O)        0.126     6.036 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.521     6.557    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X88Y194        FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.102     8.792    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.354     9.146    
                         clock uncertainty           -0.065     9.081    
    SLICE_X88Y194        FDPE (Recov_fdpe_C_PRE)     -0.178     8.903    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.330ns (25.194%)  route 0.980ns (74.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 8.792 - 4.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.216     5.247    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X79Y190        FDRE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y190        FDRE (Prop_fdre_C_Q)         0.204     5.451 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     5.910    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X79Y190        LUT2 (Prop_lut2_I1_O)        0.126     6.036 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.521     6.557    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X88Y194        FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.102     8.792    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.354     9.146    
                         clock uncertainty           -0.065     9.081    
    SLICE_X88Y194        FDPE (Recov_fdpe_C_PRE)     -0.178     8.903    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.330ns (25.194%)  route 0.980ns (74.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 8.792 - 4.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.354ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.216     5.247    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X79Y190        FDRE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y190        FDRE (Prop_fdre_C_Q)         0.204     5.451 r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459     5.910    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X79Y190        LUT2 (Prop_lut2_I1_O)        0.126     6.036 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.521     6.557    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X88Y194        FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.102     8.792    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.354     9.146    
                         clock uncertainty           -0.065     9.081    
    SLICE_X88Y194        FDPE (Recov_fdpe_C_PRE)     -0.178     8.903    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.903    
                         arrival time                          -6.557    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.495ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.223ns (18.765%)  route 0.965ns (81.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 8.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.264ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.233     5.264    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.223     5.487 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.965     6.452    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X100Y198       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.107     8.797    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X100Y198       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]/C
                         clock pessimism              0.427     9.224    
                         clock uncertainty           -0.065     9.159    
    SLICE_X100Y198       FDCE (Recov_fdce_C_CLR)     -0.212     8.947    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.495ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[13]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.223ns (18.765%)  route 0.965ns (81.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 8.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.264ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.233     5.264    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.223     5.487 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.965     6.452    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X100Y198       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.107     8.797    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X100Y198       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[13]/C
                         clock pessimism              0.427     9.224    
                         clock uncertainty           -0.065     9.159    
    SLICE_X100Y198       FDCE (Recov_fdce_C_CLR)     -0.212     8.947    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.495ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.223ns (18.765%)  route 0.965ns (81.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 8.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.264ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.233     5.264    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.223     5.487 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.965     6.452    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X100Y198       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.107     8.797    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X100Y198       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]/C
                         clock pessimism              0.427     9.224    
                         clock uncertainty           -0.065     9.159    
    SLICE_X100Y198       FDCE (Recov_fdce_C_CLR)     -0.212     8.947    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.495ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[13]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.223ns (18.765%)  route 0.965ns (81.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 8.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.264ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.233     5.264    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.223     5.487 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.965     6.452    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X100Y198       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.107     8.797    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X100Y198       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[13]/C
                         clock pessimism              0.427     9.224    
                         clock uncertainty           -0.065     9.159    
    SLICE_X100Y198       FDCE (Recov_fdce_C_CLR)     -0.212     8.947    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.495ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[13]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.223ns (18.765%)  route 0.965ns (81.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 8.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.264ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.233     5.264    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.223     5.487 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.965     6.452    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X100Y198       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.107     8.797    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X100Y198       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[13]/C
                         clock pessimism              0.427     9.224    
                         clock uncertainty           -0.065     9.159    
    SLICE_X100Y198       FDCE (Recov_fdce_C_CLR)     -0.212     8.947    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[13]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  2.495    

Slack (MET) :             2.591ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.223ns (20.416%)  route 0.869ns (79.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 8.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.264ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.233     5.264    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.223     5.487 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.869     6.356    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X101Y196       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.107     8.797    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X101Y196       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]/C
                         clock pessimism              0.427     9.224    
                         clock uncertainty           -0.065     9.159    
    SLICE_X101Y196       FDCE (Recov_fdce_C_CLR)     -0.212     8.947    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                  2.591    

Slack (MET) :             2.591ns  (required time - arrival time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/CLR
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.223ns (20.416%)  route 0.869ns (79.584%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 8.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.264ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.882     0.882    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.093     0.975 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.421     2.396    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.473 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.465     3.938    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     4.031 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.233     5.264    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.223     5.487 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.869     6.356    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X101Y196       FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     4.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.829     4.829    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.083     4.912 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.267     6.179    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.252 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.355     7.607    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.690 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        1.107     8.797    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X101Y196       FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]/C
                         clock pessimism              0.427     9.224    
                         clock uncertainty           -0.065     9.159    
    SLICE_X101Y196       FDCE (Recov_fdce_C_CLR)     -0.212     8.947    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                  2.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (43.985%)  route 0.127ns (56.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.547     2.173    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.100     2.273 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.127     2.400    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X97Y194        FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.750     2.697    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X97Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.489     2.208    
    SLICE_X97Y194        FDPE (Remov_fdpe_C_PRE)     -0.072     2.136    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.536     2.162    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y189        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y189        FDPE (Prop_fdpe_C_Q)         0.107     2.269 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     2.361    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X78Y190        FDPE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.737     2.684    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X78Y190        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.507     2.177    
    SLICE_X78Y190        FDPE (Remov_fdpe_C_PRE)     -0.088     2.089    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.538%)  route 0.166ns (62.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.547     2.173    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.100     2.273 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.166     2.439    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X98Y195        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.750     2.697    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X98Y195        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.489     2.208    
    SLICE_X98Y195        FDCE (Remov_fdce_C_CLR)     -0.050     2.158    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.538%)  route 0.166ns (62.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.547     2.173    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.100     2.273 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.166     2.439    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X98Y195        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.750     2.697    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X98Y195        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.489     2.208    
    SLICE_X98Y195        FDCE (Remov_fdce_C_CLR)     -0.050     2.158    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.538%)  route 0.166ns (62.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.547     2.173    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.100     2.273 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.166     2.439    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X98Y195        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.750     2.697    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X98Y195        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.489     2.208    
    SLICE_X98Y195        FDCE (Remov_fdce_C_CLR)     -0.050     2.158    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.100ns (37.538%)  route 0.166ns (62.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.547     2.173    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.100     2.273 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=32, routed)          0.166     2.439    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][1]
    SLICE_X98Y195        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.750     2.697    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X98Y195        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism             -0.489     2.208    
    SLICE_X98Y195        FDCE (Remov_fdce_C_CLR)     -0.050     2.158    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.380%)  route 0.154ns (60.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.547     2.173    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.100     2.273 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.154     2.427    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X87Y195        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.744     2.691    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y195        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]/C
                         clock pessimism             -0.489     2.202    
    SLICE_X87Y195        FDCE (Remov_fdce_C_CLR)     -0.069     2.133    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.380%)  route 0.154ns (60.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.547     2.173    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.100     2.273 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.154     2.427    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X87Y195        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.744     2.691    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y195        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]/C
                         clock pessimism             -0.489     2.202    
    SLICE_X87Y195        FDCE (Remov_fdce_C_CLR)     -0.069     2.133    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[14]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.380%)  route 0.154ns (60.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.547     2.173    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.100     2.273 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.154     2.427    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X87Y195        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.744     2.691    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X87Y195        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[14]/C
                         clock pessimism             -0.489     2.202    
    SLICE_X87Y195        FDCE (Remov_fdce_C_CLR)     -0.069     2.133    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.982%)  route 0.144ns (59.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.344     0.344    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.370 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.606     0.976    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.026 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.574     1.600    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.626 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.547     2.173    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y194        FDPE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y194        FDPE (Prop_fdpe_C_Q)         0.100     2.273 f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=60, routed)          0.144     2.417    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y192        FDCE                                         f  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y7   GTXE2_CHANNEL                0.000     0.000 r  xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.381     0.381    xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030     0.411 r  xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.816     1.227    xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.280 r  xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.637     1.917    xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.947 r  xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=3962, routed)        0.745     2.692    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X88Y192        FDCE                                         r  clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.506     2.186    
    SLICE_X88Y192        FDCE (Remov_fdce_C_CLR)     -0.069     2.117    clk_crossing_fifo32_ins/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.300    





