INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/lab1_2/lab1_2.srcs/sources_1/new/delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/lab1_2/lab1_2.srcs/sources_1/new/one_delay_mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_delay_mod
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/SR/lab1_2/lab1_2.srcs/sim_1/new/tb_delay_line.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_delay_line
