// Seed: 1520125272
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7 = 1'b0;
  supply0 id_12 = 1;
  static id_13(
      .id_0(1),
      .id_1(id_2),
      .id_2(1),
      .id_3(1 * 1),
      .id_4(id_2 - id_5),
      .id_5(id_6),
      .id_6(1),
      .id_7(id_9),
      .id_8(""),
      .id_9(1'b0)
  );
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input wand id_2,
    input uwire id_3,
    output uwire id_4,
    output uwire id_5,
    output wire id_6,
    input uwire id_7,
    input supply0 id_8,
    output tri1 id_9,
    input wire id_10,
    input uwire id_11,
    input supply0 id_12,
    output tri0 id_13,
    input supply0 id_14,
    output tri1 id_15,
    output wire id_16
    , id_25,
    input tri1 id_17
    , id_26,
    input uwire id_18,
    output tri id_19,
    output wire id_20,
    input wand id_21,
    input wand id_22,
    input uwire id_23
);
  wire id_27;
  module_0(
      id_26, id_27, id_26, id_25, id_27, id_27, id_25, id_25, id_25, id_27, id_27
  );
endmodule
