# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do lc3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/zxt.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:14:53 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/zxt.sv 
# -- Compiling module zext
# 
# Top level modules:
# 	zext
# End time: 18:14:55 on Mar 02,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/tristate.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:14:55 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 18:14:55 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/SLC3_2.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:14:55 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 18:14:55 on Mar 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/register.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:14:55 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 18:14:56 on Mar 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/Mem2IO.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:14:56 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 18:15:01 on Mar 02,2017, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/ISDU.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:15:01 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 18:15:05 on Mar 02,2017, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/HexDriver.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:15:07 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:15:10 on Mar 02,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/bus.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:15:10 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/bus.sv 
# -- Compiling module bus
# ** Warning: E:/lab6 week2/bus.sv(16): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	bus
# End time: 18:15:14 on Mar 02,2017, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/4to1_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:15:15 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/4to1_mux.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 18:15:18 on Mar 02,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/2to1_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:15:19 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/2to1_mux.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 18:15:22 on Mar 02,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:15:23 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/alu.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:15:26 on Mar 02,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:15:27 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:15:31 on Mar 02,2017, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/sext.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:15:33 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/sext.sv 
# -- Compiling module sext
# 
# Top level modules:
# 	sext
# End time: 18:15:36 on Mar 02,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/ben.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:15:37 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/ben.sv 
# -- Compiling module ben
# 
# Top level modules:
# 	ben
# End time: 18:15:40 on Mar 02,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/benlogic.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:15:41 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/benlogic.sv 
# -- Compiling module ben_logic
# 
# Top level modules:
# 	ben_logic
# End time: 18:15:44 on Mar 02,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/test_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:15:45 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/test_memory.sv 
# -- Compiling package SLC3_2
# -- Compiling package test_memory_sv_unit
# -- Importing package SLC3_2
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 18:15:50 on Mar 02,2017, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/datapath.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:15:52 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/datapath.sv 
# -- Compiling module datapath
# ** Warning: E:/lab6 week2/datapath.sv(25): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# 
# Top level modules:
# 	datapath
# End time: 18:15:56 on Mar 02,2017, Elapsed time: 0:00:04
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/slc3.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:15:58 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 18:16:06 on Mar 02,2017, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/lab6\ week2 {E:/lab6 week2/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:16:07 on Mar 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+E:/lab6 week2" E:/lab6 week2/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:16:15 on Mar 02,2017, Elapsed time: 0:00:08
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "lc3_run_msim_rtl_verilog.do" 
# Start time: 18:16:15 on Mar 02,2017
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3
# Loading work.SLC3_2
# Loading work.test_memory_sv_unit
# Loading work.test_memory
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.ben_logic
# Loading work.ben
# Loading work.sext
# Loading work.mux2
# Loading work.ALU
# Loading work.regfile
# Loading work.zext
# Loading work.bus
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.HexDriver
# ** Warning: (vsim-3015) E:/lab6 week2/slc3.sv(75): [PCDPC] - Port size (20) does not match connection size (16) for port 'mem_address'. The port definition is at: E:/lab6 week2/datapath.sv(7).
# 
#         Region: /testbench/slc3/D0
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(130): [PCDPC] - Port size (16) does not match connection size (3) for port 'In0'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/drmux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(130): [PCDPC] - Port size (16) does not match connection size (3) for port 'In1'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/drmux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(130): [PCDPC] - Port size (16) does not match connection size (3) for port 'Out'. The port definition is at: E:/lab6 week2/2to1_mux.sv(3).
# 
#         Region: /testbench/slc3/D0/drmux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(138): [PCDPC] - Port size (16) does not match connection size (3) for port 'In0'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/sr1mux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(138): [PCDPC] - Port size (16) does not match connection size (3) for port 'In1'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/sr1mux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(138): [PCDPC] - Port size (16) does not match connection size (3) for port 'Out'. The port definition is at: E:/lab6 week2/2to1_mux.sv(3).
# 
#         Region: /testbench/slc3/D0/sr1mux
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
RUN 2000ns
# invalid command name "RUN"
run 2000ns
add wave -position end  sim:/testbench/slc3/state_controller/State
restart -f
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3
# Loading work.SLC3_2
# Loading work.test_memory_sv_unit
# Loading work.test_memory
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.ben_logic
# Loading work.ben
# Loading work.sext
# Loading work.mux2
# Loading work.ALU
# Loading work.regfile
# Loading work.zext
# Loading work.bus
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.HexDriver
# ** Warning: (vsim-3015) E:/lab6 week2/slc3.sv(75): [PCDPC] - Port size (20) does not match connection size (16) for port 'mem_address'. The port definition is at: E:/lab6 week2/datapath.sv(7).
# 
#         Region: /testbench/slc3/D0
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(130): [PCDPC] - Port size (16) does not match connection size (3) for port 'In0'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/drmux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(130): [PCDPC] - Port size (16) does not match connection size (3) for port 'In1'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/drmux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(130): [PCDPC] - Port size (16) does not match connection size (3) for port 'Out'. The port definition is at: E:/lab6 week2/2to1_mux.sv(3).
# 
#         Region: /testbench/slc3/D0/drmux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(138): [PCDPC] - Port size (16) does not match connection size (3) for port 'In0'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/sr1mux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(138): [PCDPC] - Port size (16) does not match connection size (3) for port 'In1'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/sr1mux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(138): [PCDPC] - Port size (16) does not match connection size (3) for port 'Out'. The port definition is at: E:/lab6 week2/2to1_mux.sv(3).
# 
#         Region: /testbench/slc3/D0/sr1mux
run 2000ns
add wave -position end  sim:/testbench/slc3/D0/pc_reg/out
restart -f
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3
# Loading work.SLC3_2
# Loading work.test_memory_sv_unit
# Loading work.test_memory
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.ben_logic
# Loading work.ben
# Loading work.sext
# Loading work.mux2
# Loading work.ALU
# Loading work.regfile
# Loading work.zext
# Loading work.bus
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.HexDriver
# ** Warning: (vsim-3015) E:/lab6 week2/slc3.sv(75): [PCDPC] - Port size (20) does not match connection size (16) for port 'mem_address'. The port definition is at: E:/lab6 week2/datapath.sv(7).
# 
#         Region: /testbench/slc3/D0
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(130): [PCDPC] - Port size (16) does not match connection size (3) for port 'In0'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/drmux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(130): [PCDPC] - Port size (16) does not match connection size (3) for port 'In1'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/drmux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(130): [PCDPC] - Port size (16) does not match connection size (3) for port 'Out'. The port definition is at: E:/lab6 week2/2to1_mux.sv(3).
# 
#         Region: /testbench/slc3/D0/drmux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(138): [PCDPC] - Port size (16) does not match connection size (3) for port 'In0'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/sr1mux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(138): [PCDPC] - Port size (16) does not match connection size (3) for port 'In1'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/sr1mux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(138): [PCDPC] - Port size (16) does not match connection size (3) for port 'Out'. The port definition is at: E:/lab6 week2/2to1_mux.sv(3).
# 
#         Region: /testbench/slc3/D0/sr1mux
run 2000ns
add wave -position end  sim:/testbench/slc3/D0/led/data
add wave -position end  sim:/testbench/slc3/D0/led/out
add wave -position end  sim:/testbench/slc3/D0/ir_reg/data
add wave -position end  sim:/testbench/slc3/D0/register_file/data
restart -f; run 5000ns
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3
# Loading work.SLC3_2
# Loading work.test_memory_sv_unit
# Loading work.test_memory
# Loading work.datapath
# Loading work.mux4
# Loading work.register
# Loading work.ben_logic
# Loading work.ben
# Loading work.sext
# Loading work.mux2
# Loading work.ALU
# Loading work.regfile
# Loading work.zext
# Loading work.bus
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.HexDriver
# ** Warning: (vsim-3015) E:/lab6 week2/slc3.sv(75): [PCDPC] - Port size (20) does not match connection size (16) for port 'mem_address'. The port definition is at: E:/lab6 week2/datapath.sv(7).
# 
#         Region: /testbench/slc3/D0
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(130): [PCDPC] - Port size (16) does not match connection size (3) for port 'In0'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/drmux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(130): [PCDPC] - Port size (16) does not match connection size (3) for port 'In1'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/drmux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(130): [PCDPC] - Port size (16) does not match connection size (3) for port 'Out'. The port definition is at: E:/lab6 week2/2to1_mux.sv(3).
# 
#         Region: /testbench/slc3/D0/drmux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(138): [PCDPC] - Port size (16) does not match connection size (3) for port 'In0'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/sr1mux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(138): [PCDPC] - Port size (16) does not match connection size (3) for port 'In1'. The port definition is at: E:/lab6 week2/2to1_mux.sv(2).
# 
#         Region: /testbench/slc3/D0/sr1mux
# ** Warning: (vsim-3015) E:/lab6 week2/datapath.sv(138): [PCDPC] - Port size (16) does not match connection size (3) for port 'Out'. The port definition is at: E:/lab6 week2/2to1_mux.sv(3).
# 
#         Region: /testbench/slc3/D0/sr1mux
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {E:/lab6 week2/simulation/modelsim/wave.do}
# End time: 19:55:20 on Mar 02,2017, Elapsed time: 1:39:05
# Errors: 1, Warnings: 28
