{"sha": "bdf2429be8efc162b83b173e05ea0b14c08fed6d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YmRmMjQyOWJlOGVmYzE2MmI4M2IxNzNlMDVlYTBiMTRjMDhmZWQ2ZA==", "commit": {"author": {"name": "Venkataramanan Kumar", "email": "venkataramanan.kumar@amd.com", "date": "2016-03-05T12:33:09Z"}, "committer": {"name": "Venkataramanan Kumar", "email": "vekumar@gcc.gnu.org", "date": "2016-03-05T12:33:09Z"}, "message": "Fix sseimul type attribute.\n\n2016-03-05  Venkataramanan Kumar  <Venkataramanan.kumar@amd.com>\n\n        Fix sseimul type attribute.\n        * config/i386/znver1.md\n        (znver1_sseimul, znver1_sseimul_avx256, znver1_sseimul_load,\n        znver1_sseimul_avx256_load) : Fix the type attribute.\n        (znver1_sseimul_di,\n        znver1_sseimul_load_di): Fix type attribute, pipe usage and latency.\n\nFrom-SVN: r234007", "tree": {"sha": "4378a33161ab1fee33c7dbdcdb446ac42e2f5d05", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/4378a33161ab1fee33c7dbdcdb446ac42e2f5d05"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/bdf2429be8efc162b83b173e05ea0b14c08fed6d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bdf2429be8efc162b83b173e05ea0b14c08fed6d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bdf2429be8efc162b83b173e05ea0b14c08fed6d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bdf2429be8efc162b83b173e05ea0b14c08fed6d/comments", "author": null, "committer": null, "parents": [{"sha": "4cd4d5576c7aa143152b1d4f8acce192ec8f0e8a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4cd4d5576c7aa143152b1d4f8acce192ec8f0e8a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4cd4d5576c7aa143152b1d4f8acce192ec8f0e8a"}], "stats": {"total": 29, "additions": 19, "deletions": 10}, "files": [{"sha": "d0b7dfd98a9d4a80d57dffe9fdea5fd9d6864ce6", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bdf2429be8efc162b83b173e05ea0b14c08fed6d/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bdf2429be8efc162b83b173e05ea0b14c08fed6d/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=bdf2429be8efc162b83b173e05ea0b14c08fed6d", "patch": "@@ -1,3 +1,12 @@\n+2016-03-05  Venkataramanan Kumar  <Venkataramanan.kumar@amd.com>\n+\n+\tFix sseimul type attribute.\n+\t* config/i386/znver1.md \n+\t(znver1_sseimul, znver1_sseimul_avx256, znver1_sseimul_load,\n+\tznver1_sseimul_avx256_load) : Fix the type attribute.\n+\t(znver1_sseimul_di,\n+\tznver1_sseimul_load_di): Fix type attribute, pipe usage and latency. \n+\n 2016-03-05  Jakub Jelinek  <jakub@redhat.com>\n \n \tPR c++/70084"}, {"sha": "1d28c056a15dd9c56a8716c1e03d35ca96482684", "filename": "gcc/config/i386/znver1.md", "status": "modified", "additions": 10, "deletions": 10, "changes": 20, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/bdf2429be8efc162b83b173e05ea0b14c08fed6d/gcc%2Fconfig%2Fi386%2Fznver1.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/bdf2429be8efc162b83b173e05ea0b14c08fed6d/gcc%2Fconfig%2Fi386%2Fznver1.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fznver1.md?ref=bdf2429be8efc162b83b173e05ea0b14c08fed6d", "patch": "@@ -913,44 +913,44 @@\n (define_insn_reservation \"znver1_sseimul\" 3\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"TI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssemul\")\n+\t\t\t\t   (and (eq_attr \"type\" \"sseimul\")\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-direct,znver1-fp0*3\")\n \n (define_insn_reservation \"znver1_sseimul_avx256\" 4\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"OI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssemul\")\n+\t\t\t\t   (and (eq_attr \"type\" \"sseimul\")\n \t\t\t\t\t(eq_attr \"memory\" \"none\"))))\n \t\t\t \"znver1-double,znver1-fp0*4\")\n \n (define_insn_reservation \"znver1_sseimul_load\" 7\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"TI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssemul\")\n+\t\t\t\t   (and (eq_attr \"type\" \"sseimul\")\n \t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n \t\t\t \"znver1-direct,znver1-load,znver1-fp0*3\")\n \n (define_insn_reservation \"znver1_sseimul_avx256_load\" 8\n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"OI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssemul\")\n+\t\t\t\t   (and (eq_attr \"type\" \"sseimul\")\n \t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n \t\t\t \"znver1-double,znver1-load,znver1-fp0*4\")\n \n-(define_insn_reservation \"znver1_sseimul_di\" 4\n+(define_insn_reservation \"znver1_sseimul_di\" 3 \n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"DI\")\n \t\t\t\t   (and (eq_attr \"memory\" \"none\")\n-\t\t\t\t\t(eq_attr \"type\" \"ssemul\"))))\n-\t\t\t \"znver1-direct,znver1-fp0*4\")\n+\t\t\t\t\t(eq_attr \"type\" \"sseimul\"))))\n+\t\t\t \"znver1-direct,znver1-fp0*3\")\n \n-(define_insn_reservation \"znver1_sseimul_load_di\" 8\n+(define_insn_reservation \"znver1_sseimul_load_di\" 7 \n \t\t\t (and (eq_attr \"cpu\" \"znver1\")\n \t\t\t      (and (eq_attr \"mode\" \"DI\")\n-\t\t\t\t   (and (eq_attr \"type\" \"ssemul\")\n+\t\t\t\t   (and (eq_attr \"type\" \"sseimul\")\n \t\t\t\t\t(eq_attr \"memory\" \"load\"))))\n-\t\t\t \"znver1-direct,znver1-load,znver1-fp0*4\")\n+\t\t\t \"znver1-direct,znver1-load,znver1-fp0*3\")\n \n ;; SSE compares\n (define_insn_reservation \"znver1_sse_cmp\" 1"}]}