Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 23 01:23:57 2024
| Host         : hp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file wienerfilter_control_sets_placed.rpt
| Design       : wienerfilter
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             299 |          114 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            6 |
| Yes          | No                    | No                     |              82 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------+---------------------------+------------------+----------------+
|    Clock Signal    |   Enable Signal   |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------+-------------------+---------------------------+------------------+----------------+
|  clk1_IBUF_BUFG    |                   | uut/TxD_i_1_n_0           |                1 |              1 |
|  clk1_IBUF_BUFG    |                   | in[7]_i_1_n_0             |                1 |              8 |
|  clk1_IBUF_BUFG    | enb               |                           |                3 |              8 |
|  clk1_IBUF_BUFG    | uut/rightshiftreg |                           |                3 |             10 |
|  clk1_IBUF_BUFG    |                   | uut/counter[0]_i_1_n_0    |                4 |             14 |
|  clk1_IBUF_BUFG    | uut/bitcounter    | uut/bitcounter[0]_i_1_n_0 |                4 |             16 |
|  uut/transmit_done |                   |                           |                6 |             24 |
|  clk1_IBUF_BUFG    | i                 |                           |                8 |             32 |
|  clk1_IBUF_BUFG    | hey2/CO[0]        |                           |                8 |             32 |
|  clk1_IBUF_BUFG    |                   |                           |              108 |            299 |
+--------------------+-------------------+---------------------------+------------------+----------------+


