============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/TD562/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     ’≈≤©∫≠
   Run Date =   Tue Jul  2 19:49:22 2024

   Run on =     BOBBY
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net KEY_init/bianmaqi_init4/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init4/a1
PHY-1001 : clock net ADC_init/CLK_200M will be merged with clock pll_init/clk0_buf
PHY-1001 : clock net KEY_init/bianmaqi_init3/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init3/a1
PHY-1001 : clock net KEY_init/bianmaqi_init2/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init2/a1
PHY-1001 : clock net KEY_init/bianmaqi_init1/clock1/clk1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/clock1/clk1
PHY-1001 : clock net KEY_init/bianmaqi_init1/a1_syn_4 will be merged with clock KEY_init/bianmaqi_init1/a1
PHY-1001 : eco open net = 0
PHY-1001 : 1 feed throughs used by 1 nets
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db E:/ChinaFPGAProject/WYSWD/WYSWD_Runs/phy_1/WYSWD_pr.db" in  3.088701s wall, 3.046875s user + 0.109375s system = 3.156250s CPU (102.2%)

RUN-1004 : used memory is 725 MB, reserved memory is 823 MB, peak memory is 795 MB
HDL-1007 : analyze verilog file prj/sending.v
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 14 bits in prj/sending.v(87)
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 14 bits in prj/sending.v(101)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(29)
HDL-5007 WARNING: 'READY' is not declared in prj/sending.v(29)
HDL-5007 WARNING: 'READY' is not declared in prj/sending.v(30)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(30)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(31)
HDL-5007 WARNING: 'clk_10' is not declared in prj/sending.v(32)
HDL-5007 WARNING: 'ADC1_cnt' is not declared in prj/sending.v(62)
HDL-5007 WARNING: 'ADC1_CLK' is not declared in prj/sending.v(64)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file prj/sending.v
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 14 bits in prj/sending.v(88)
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 14 bits in prj/sending.v(102)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(30)
HDL-5007 WARNING: 'READY' is not declared in prj/sending.v(30)
HDL-5007 WARNING: 'READY' is not declared in prj/sending.v(31)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(31)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(32)
HDL-5007 WARNING: 'clk_10' is not declared in prj/sending.v(33)
HDL-5007 WARNING: 'ADC1_cnt' is not declared in prj/sending.v(66)
HDL-5007 WARNING: 'signal_temp' is not declared in prj/sending.v(30)
HDL-5007 Similar messages will be suppressed.
