

================================================================
== Vitis HLS Report for 'drive_group_head_phase'
================================================================
* Date:           Thu Nov 27 09:35:06 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        drive_group_head_phase
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        7|  20.000 ns|  70.000 ns|    3|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                            |                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance          |      Module     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_run_single_head_fu_136  |run_single_head  |        3|        3|  30.000 ns|  30.000 ns|    3|    3|       no|
        +----------------------------+-----------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     118|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     117|    4549|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     132|    -|
|Register         |        -|     -|      99|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     216|    4799|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------+---------+----+-----+------+-----+
    |          Instance          |      Module     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------+-----------------+---------+----+-----+------+-----+
    |grp_run_single_head_fu_136  |run_single_head  |        0|   0|  117|  4549|    0|
    +----------------------------+-----------------+---------+----+-----+------+-----+
    |Total                       |                 |        0|   0|  117|  4549|    0|
    +----------------------------+-----------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |and_ln208_fu_249_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_condition_113                 |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op47_call_state5    |       and|   0|  0|   2|           1|           1|
    |icmp_ln199_fu_169_p2             |      icmp|   0|  0|  37|          30|           1|
    |icmp_ln203_fu_200_p2             |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln207_fu_237_p2             |      icmp|   0|  0|  15|           8|           4|
    |icmp_ln208_fu_243_p2             |      icmp|   0|  0|  15|           8|           1|
    |ap_condition_109                 |        or|   0|  0|   2|           1|           1|
    |head_ctx_ref_we0                 |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 118|          84|          44|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  31|          6|    1|          6|
    |ap_phi_mux_empty_phi_fu_128_p4      |  14|          3|    1|          3|
    |ap_phi_mux_phi_ln203_phi_fu_118_p4  |  14|          3|   51|        153|
    |head_ctx_ref_address0               |   9|          2|    2|          4|
    |head_ctx_ref_address0_local         |  14|          3|    2|          6|
    |head_ctx_ref_ce0                    |   9|          2|    1|          2|
    |head_ctx_ref_d0                     |   9|          2|   52|        104|
    |head_ctx_ref_d0_local               |  14|          3|   52|        156|
    |head_ctx_ref_we0                    |   9|          2|    1|          2|
    |phi_ln203_reg_115                   |   9|          2|   51|        102|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 132|         28|  214|        538|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and_ln208_reg_301                        |   1|   0|    1|          0|
    |ap_CS_fsm                                |   5|   0|    5|          0|
    |grp_run_single_head_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |head_ctx_ref_addr_reg_284                |   2|   0|    2|          0|
    |icmp_ln199_reg_275                       |   1|   0|    1|          0|
    |icmp_ln207_reg_297                       |   1|   0|    1|          0|
    |layer_idx_read_reg_267                   |  32|   0|   32|          0|
    |phi_ln203_reg_115                        |  51|   0|   51|          0|
    |shl_ln_reg_289                           |   2|   0|    5|          3|
    |start_r_read_reg_262                     |   1|   0|    1|          0|
    |trunc_ln202_reg_279                      |   2|   0|    2|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  99|   0|  102|          3|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|ap_return              |  out|    1|  ap_ctrl_hs|  drive_group_head_phase|  return value|
|head_ctx_ref_address0  |  out|    2|   ap_memory|            head_ctx_ref|         array|
|head_ctx_ref_ce0       |  out|    1|   ap_memory|            head_ctx_ref|         array|
|head_ctx_ref_we0       |  out|    1|   ap_memory|            head_ctx_ref|         array|
|head_ctx_ref_d0        |  out|   52|   ap_memory|            head_ctx_ref|         array|
|head_ctx_ref_q0        |   in|   52|   ap_memory|            head_ctx_ref|         array|
|group_idx              |   in|   32|     ap_none|               group_idx|        scalar|
|layer_idx              |   in|   32|     ap_none|               layer_idx|        scalar|
|start_r                |   in|    1|     ap_none|                 start_r|        scalar|
+-----------------------+-----+-----+------------+------------------------+--------------+

