<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>EHAL: ARM/NXP/include/uart_lpcxx.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../I-SYST_Logo180.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">EHAL
   &#160;<span id="projectnumber">0</span>
   </div>
   <div id="projectbrief">Embedded Hardware Abstraction Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('dd/d77/a02096_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">uart_lpcxx.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*--------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">File   : lpcuart.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">Author : Hoang Nguyen Hoan          Jan. 16, 2012</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">Desc   : LPC UART implementation</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">Copyright (c) 2011, I-SYST inc., all rights reserved</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">Permission to use, copy, modify, and distribute this software for any purpose</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">with or without fee is hereby granted, provided that the above copyright</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">notice and this permission notice appear in all copies, and none of the</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">names : I-SYST or its contributors may be used to endorse or</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">promote products derived from this software without specific prior written</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">For info or contributing contact : hnhoan at i-syst dot com</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">THIS SOFTWARE IS PROVIDED BY THE REGENTS AND CONTRIBUTORS ``AS IS&#39;&#39; AND ANY</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">DISCLAIMED. IN NO EVENT SHALL THE REGENTS OR CONTRIBUTORS BE LIABLE FOR ANY</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">----------------------------------------------------------------------------</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">Modified by          Date              Description</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">----------------------------------------------------------------------------*/</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef __LPCUART_H__</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define __LPCUART_H__</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;string.h&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;stdarg.h&gt;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef __cplusplus</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../dc/d5c/a02459.html">iopincfg.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d1/d1a/a02546.html">uart.h</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// IER interrupt enable</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define LPCUART_IER_RBR         1       // RBR Interrupt enable</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define LPCUART_IER_THRE        2       // THRE Interrupt enable</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define LPCUART_IER_RLS         4       // RX Line Status Interrupt enable</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define LPCUART_IER_MS          8       // Modem Status interrupt enable</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define LPCUART_IER_ABEO        0x10    // ABEOIntEn Enables the end of auto-baud interrupt.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define LPCUART_IER_ABTO        0x20    // ABTOIntEn Enables the auto-baud time-out interrupt.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// IIR</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define LPCUART_IIR_STATUS      1       // IntStatus Interrupt status. Note that UnIIR[0] is active low.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                        <span class="comment">// 0 At least one interrupt is pending.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                        <span class="comment">// 1 No interrupt is pending.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define LPCUART_IIR_ID_MASK     (7&lt;&lt;1)      // IntId Interrupt identification.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                        <span class="comment">// 011 1 - Receive Line Status (RLS).</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                        <span class="comment">// 010 2a - Receive Data Available (RDA).</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                        <span class="comment">// 110 2b - Character Time-out Indicator (CTI).</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                        <span class="comment">// 001 3 - THRE Interrupt</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                        <span class="comment">// 000 4 - Modem status</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define LPCUART_IIR_ID_MS       (0&lt;&lt;1)  // Modem status</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define LPCUART_IIR_ID_THRE     (1&lt;&lt;1)  // THRE Interrupt.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define LPCUART_IIR_ID_RDA      (2&lt;&lt;1)  // Receive Data Available (RDA)</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define LPCUART_IIR_ID_RLS      (3&lt;&lt;1)  // Receive Line Status (RLS).</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define LPCUART_IIR_ID_CTIMOUT  (6&lt;&lt;1)  // Character Time-out Indicator (CTI).</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define LPCUART_IIR_FIFO_MASK   0xc0    // FIFO Enable Copies of UnFCR[0].</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define LPCUART_IIR_ABEO        0x100   // End of auto-baud interrupt. True if auto-baud has finished successfully and</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                        <span class="comment">// interrupt is enabled.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define LPCUART_IIR_ABTO        0x200   // Auto-baud time-out interrupt. True if auto-baud has timed out and interrupt is</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                        <span class="comment">// enabled.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">// FCR - FIFO Control Register</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define LPCUART_FCR_FIFOEN          1   // 0 - UARTn FIFOs are disabled. Must not be used in the application.</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                        <span class="comment">// 1 Active high enable for both UARTn Rx and TX FIFOs and UnFCR[7:1] access.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                        <span class="comment">// This bit must be set for proper UART operation. Any transition on this bit will</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                        <span class="comment">// automatically clear the related UART FIFOs.</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define LPCUART_FCR_RST_RXFIFO      2   // 0 - No impact on either of UARTn FIFOs.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                        <span class="comment">// 1 - Writing a logic 1 to UnFCR[1] will clear all bytes in UARTn Rx FIFO, reset the</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                        <span class="comment">// pointer logic. This bit is self-clearing.</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define LPCUART_FCR_RST_TXFIFO      4   // 0 - No impact on either of UARTn FIFOs.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                        <span class="comment">// 1 - Writing a logic 1 to UnFCR[2] will clear all bytes in UARTn TX FIFO, reset the</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                        <span class="comment">// pointer logic. This bit is self-clearing.</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define LPCUART_FCR_DMA_MODE        8   // DMA Mode</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define LPCUART_FCR_RX_TRIG_MASK    (3&lt;&lt;6)  // RX Trigger Level. These two bits determine how many receiver UARTn FIFO characters must be</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                            <span class="comment">// written before an interrupt or DMA request is activated.</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define LPCUART_FCR_RX_TRIG1        (0&lt;&lt;6)      // 00 Trigger level 0 (1 character or 0x01)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define LPCUART_FCR_RX_TRIG4        (1&lt;&lt;6)      // 01 Trigger level 1 (4 characters or 0x04)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define LPCUART_FCR_RX_TRIG8        (2&lt;&lt;6)      // 10 Trigger level 2 (8 characters or 0x08)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define LPCUART_FCR_RX_TRIG14       (3&lt;&lt;6)      // 11 Trigger level 3 (14 characters or 0x0E)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">// LCR - Line Control Register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define LPCUART_LCR_WLEN_MASK       3       // Word Length Select</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                            <span class="comment">// 00 5-bit character length</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// 01 6-bit character length</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                            <span class="comment">// 10 7-bit character length</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// 11 8-bit character length</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define LPCUART_LCR_STOPBIT_MASK    4       // Stop Bit Select</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                            <span class="comment">// 0 : 1 stop bit. 0</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                            <span class="comment">// 1 : 2 stop bits (1.5 if UnLCR[1:0]=00).</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define LPCUART_LCR_PAR_EN          8       // Parity Enable 0 Disable parity generation and checking.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                            <span class="comment">// 1 Enable parity generation and checking.</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define LPCUART_LCR_PAR_MASK        0x30    // Parity Select</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                            <span class="comment">// 00 Odd parity. Number of 1s in the transmitted character and the attached</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                            <span class="comment">// parity bit will be odd.</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                            <span class="comment">// 01 Even Parity. Number of 1s in the transmitted character and the attached</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                            <span class="comment">// parity bit will be even.</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="comment">// 10 Forced &quot;1&quot; stick parity.</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                            <span class="comment">// 11 Forced &quot;0&quot; stick parity.</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define LPCUART_LCR_BRK             0x40    // Disable break transmission.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                            <span class="comment">// 1 Enable break transmission. Output pin UARTn TXD is forced to logic 0</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                            <span class="comment">// when UnLCR[6] is active high.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define LPCUART_LCR_DLAB            0x80    // Divisor Latch Access Bit (DLAB)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                            <span class="comment">// 0 - Disable access to Divisor Latches.</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                            <span class="comment">// 1 - Enable access to Divisor Latches.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// MCR - Modem control register</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define LPCUART_MCR_DTRCTRL         (1&lt;&lt;0)  // Source for modem output pin DTR. This bit reads as 0 when modem loopback</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                            <span class="comment">// mode is active</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define LPCUART_MCR_RTSCTRL         (1&lt;&lt;1)  // Source for modem output pin RTS. This bit reads as 0 when modem loopback</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                            <span class="comment">// mode is active.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define LPCUART_MCR_LMS             (1&lt;&lt;4)  // Loopback Mode Select.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define LPCUART_MCR_RTSEN           (1&lt;&lt;6)  // RTS enable</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define LPCUART_MCR_CTSEN           (1&lt;&lt;7)  // CTS enable</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">// LSR - Line Status Register</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define LPCUART_LSR_RDR             1       // Receiver Data Ready (RDR)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                            <span class="comment">// UnLSR0 is set when the UnRBR holds an unread character and is cleared when</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                            <span class="comment">// the UARTn RBR FIFO is empty.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                            <span class="comment">// 0 The UARTn receiver FIFO is empty.</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                            <span class="comment">// 1 The UARTn receiver FIFO is not empty.</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define LPCUART_LSR_OE              2       // Overrun Error (OE)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                            <span class="comment">// The overrun error condition is set as soon as it occurs. An UnLSR read clears</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                            <span class="comment">// UnLSR1. UnLSR1 is set when UARTn RSR has a new character assembled and</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                                            <span class="comment">// the UARTn RBR FIFO is full. In this case, the UARTn RBR FIFO will not be</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                            <span class="comment">// overwritten and the character in the UARTn RSR will be lost.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                            <span class="comment">// 0 Overrun error status is inactive.</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                            <span class="comment">// 1 Overrun error status is active.</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define LPCUART_LSR_PE              4       // Parity Error (PE)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                            <span class="comment">// Note: A parity error is associated with the character at the top of the UARTn RBR FIFO.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                            <span class="comment">// 0 Parity error status is inactive.</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                            <span class="comment">// 1 Parity error status is active.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define LPCUART_LSR_FE              8       // Framing Error (FE)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                            <span class="comment">// 0 Framing error status is inactive.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                            <span class="comment">// 1 Framing error status is active.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define LPCUART_LSR_BI              0x10    // Break Interrupt (BI)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                            <span class="comment">// 0 Break interrupt status is inactive.</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                            <span class="comment">// 1 Break interrupt status is active.</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define LPCUART_LSR_THRE            0x20    // Transmitter Holding Register Empty (THRE))</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                                            <span class="comment">// 0 UnTHR contains valid data.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                            <span class="comment">// 1 UnTHR is empty.</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define LPCUART_LSR_TEMT            0x40    // Transmitter Empty (TEMT)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                            <span class="comment">// 0 UnTHR and/or the UnTSR contains valid data.</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                            <span class="comment">// 1 UnTHR and the UnTSR are empty.</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define LPCUART_LSR_RXFE            0x80    // Error in RX FIFO (RXFE)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                            <span class="comment">// 0 UnRBR contains no UARTn RX errors or UnFCR[0]=0.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                            <span class="comment">// 1 UARTn RBR contains at least one UARTn RX error.</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define LPCUART_MSR_DCTS            1       // Delta CTS. 0 Set upon state change of input CTS. Cleared on an MSR read.</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                            <span class="comment">//  0 - No change detected on modem input, CTS.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                            <span class="comment">//  1 - State change detected on modem input, CTS.</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define LPCUART_MSR_DDSR            2       // Delta DSR. 0 Set upon state change of input DSR. Cleared on an MSR read.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                            <span class="comment">//  0 - No change detected on modem input, DSR.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                            <span class="comment">//  1 - State change detected on modem input, DSR.</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define LPCUART_MSR_TERI            4       // Trailing Edge RI. 0 Set upon low to high transition of input RI. Cleared on an</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                            <span class="comment">// MSR read.</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                            <span class="comment">//  0 - No change detected on modem input, RI.</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                            <span class="comment">//  1 - Low-to-high transition detected on RI.</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define LPCUART_MSR_DDCD            8       // Delta DCD. Set upon state change of input DCD. Cleared on 0 an MSR read.</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                            <span class="comment">//  0 - No change detected on modem input, DCD.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                            <span class="comment">//  1 - State change detected on modem input, DCD.</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define LPCUART_MSR_CTS             0x10    // Clear To Send State. Complement of input signal CTS. This 0 bit is connected to MCR[1]</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                            <span class="comment">// in modem loopback mode.</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define LPCUART_MSR_DSR             0x20    // Data Set Ready State. Complement of input signal DSR. 0 This bit is connected to MCR[0]</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                            <span class="comment">// in modem loopback mode.</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define LPCUART_MSR_RI              0x40    // Ring Indicator State. Complement of input RI. This bit is 0 connected to MCR[2]</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                            <span class="comment">// in modem loopback mode.</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define LPCUART_MSR_DCD             0x80    // Data Carrier Detect State. Complement of input DCD. This 0 bit is connected to MCR[3]</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                            <span class="comment">// in modem loopback mode.</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">// ACR - Auto-baud Control Register</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define LPCUART_ACR_START           1       // Start This bit is automatically cleared after auto-baud completion.</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                            <span class="comment">// 0 Auto-baud stop (auto-baud is not running).</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                            <span class="comment">// 1 Auto-baud start (auto-baud is running). Auto-baud run bit. This bit is</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                            <span class="comment">// automatically cleared after auto-baud completion.</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define LPCUART_ACR_MODE            2       // Mode Auto-baud mode select bit.</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                            <span class="comment">// 0 Mode 0.</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                            <span class="comment">// 1 Mode 1.</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define LPCUART_ACR_AUTORESTART     4       // AutoRestart 0 No restart.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                            <span class="comment">// 1 Restart in case of time-out (counter restarts at next UARTn Rx falling edge) 0</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define LPCUART_ACR_ABEO_INTCLR     0x100   // ABEOIntClr End of auto-baud interrupt clear bit (write-only accessible). Writing a 1 will</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                            <span class="comment">// clear the corresponding interrupt in the UnIIR. Writing a 0 has no impact.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define LPCUART_ACR_ABTO_INTCLR     0x200   // ABTOIntClr Auto-baud time-out interrupt clear bit (write-only accessible). Writing a 1 will</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                            <span class="comment">// clear the corresponding interrupt in the UnIIR. Writing a 0 has no impact.</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define LPCUART_ICR_IRDAEN          1       // Enable IrDA mode</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define LPCUART_ICR_IRDAINV         2       // When 1, the serial input is inverted. This has no effect on the serial output.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                            <span class="comment">// When 0, the serial input is not inverted.</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define LPCUART_ICR_IRDA_FIXPULSE   4       // Enable fix pulse</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define LPCUART_ICR_IRDA_PULSEDIV_MASK  0x38    //</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define LPCUART_TER_TXEN            0x80    // Start tx</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    UART_STATUS_RDR = LPCUART_LSR_RDR,      <span class="comment">// Receive data ready</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    UART_STATUS_OE = LPCUART_LSR_OE,        <span class="comment">// Overun error</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    UART_STATUS_PE = LPCUART_LSR_PE,        <span class="comment">// Parity error</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    UART_STATUS_FE = LPCUART_LSR_FE,        <span class="comment">// Framing error</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    UART_STATUS_BI = LPCUART_LSR_BI,        <span class="comment">// Break condition</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    UART_STATUS_THRE = LPCUART_LSR_THRE,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    UART_STATUS_RX_FIFO = LPCUART_LSR_RXFE  <span class="comment">// Receive FIFO error</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;} UART_STATUS;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">// Partial common UART register mapping</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html">  222</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#ad879dc4fb10ba4cbfcd43525c1190c33">  224</a></span>&#160;        <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#ad879dc4fb10ba4cbfcd43525c1190c33">DLL</a>;                      </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#af9b46d253494dc139a522b0fd4b6dc77">  225</a></span>&#160;        <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#af9b46d253494dc139a522b0fd4b6dc77">THR</a>;                      </div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#ab58251e9f9731ea9cfcd9347c4b46ba9">  226</a></span>&#160;        <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#ab58251e9f9731ea9cfcd9347c4b46ba9">RBR</a>;                      </div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    };</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#a2f8112e1f5e1ab53372768bcd3ddd1bc">  230</a></span>&#160;        <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#a2f8112e1f5e1ab53372768bcd3ddd1bc">IER</a>;                      </div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#a858f822e986829166b118f7ea002d84f">  231</a></span>&#160;        <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#a858f822e986829166b118f7ea002d84f">DLM</a>;                      </div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    };</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#aed5828a9033159ee83cfb148c15808fc">  235</a></span>&#160;        <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#aed5828a9033159ee83cfb148c15808fc">FCR</a>;                      </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#a43ea833fc734169c23c4a3ad6d7d519d">  236</a></span>&#160;        <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#a43ea833fc734169c23c4a3ad6d7d519d">IIR</a>;                      </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    };</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#ae1ec0a69347d7264d18e8a53cd1a8b1e">  238</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#ae1ec0a69347d7264d18e8a53cd1a8b1e">LCR</a>;                        </div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#ae8b954cf188ef18a3740a6e02474675b">  239</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#ae8b954cf188ef18a3740a6e02474675b">MCR</a>;                        </div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#ab24c23ebda8d9ed980057ed83c666b56">  240</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#ab24c23ebda8d9ed980057ed83c666b56">LSR</a>;                        </div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#a7477aaa9b375bb57ea557361ce846f94">  241</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#a7477aaa9b375bb57ea557361ce846f94">MSR</a>;                        </div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#a419fe8d5cf4b3e4699f38422249552a7">  242</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#a419fe8d5cf4b3e4699f38422249552a7">SCR</a>;                        </div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#a71f1128b75602dc8b87f26c5a4793fca">  243</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#a71f1128b75602dc8b87f26c5a4793fca">ACR</a>;                        </div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#ac40c139c87e2b3a4df97c1895c6b556a">  244</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#ac40c139c87e2b3a4df97c1895c6b556a">ICR</a>;                        </div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#a1de87e779001d8fd01b8f06b9cb46dfc">  245</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#a1de87e779001d8fd01b8f06b9cb46dfc">FDR</a>;                        </div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#a49cdb22a8d0eecb74a5fa07f5c3a81c8">  246</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#a49cdb22a8d0eecb74a5fa07f5c3a81c8">OSR</a>;                        </div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="../../dd/d93/a09398.html#adf352363e58e5ea633609a0fdab7b295">  247</a></span>&#160;    <span class="keyword">volatile</span> uint32_t <a class="code" href="../../dd/d93/a09398.html#adf352363e58e5ea633609a0fdab7b295">TER</a>;                        </div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;} <a class="code" href="../../dd/d93/a09398.html">LPCUARTREG</a>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// Device driver data require by low level functions</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="../../d8/d10/a09414.html">  252</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d8/d10/a09414.html">_PLC_UART_Dev</a> {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordtype">int</span> DevNo;                  <span class="comment">// UART interface number</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <a class="code" href="../../dd/d93/a09398.html">LPCUARTREG</a> *pUartReg;       <span class="comment">// Pointer to UART register map</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordtype">bool</span> DMAMode;               <span class="comment">// DMA transfer support</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <a class="code" href="../../db/d0e/a10246.html">UARTDEV</a> *pUartDev;          <span class="comment">// Pointer to generic UART dev. data</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keyword">volatile</span> <span class="keywordtype">bool</span> bTxReady;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;} <a class="code" href="../../d8/d10/a09414.html">LPCUARTDEV</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// Common to all LPC series</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;uint32_t LpcGetUartClk();</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="keywordtype">void</span> LpcUARTDisable(<a class="code" href="../../d1/d49/a09938.html">DEVINTRF</a> *pDev);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="keywordtype">void</span> LpcUARTEnable(<a class="code" href="../../d1/d49/a09938.html">DEVINTRF</a> *pDev);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="keywordtype">int</span> LpcUARTGetRate(<a class="code" href="../../d1/d49/a09938.html">DEVINTRF</a> *pDev);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="keywordtype">int</span> LpcUARTSetRate(<a class="code" href="../../d1/d49/a09938.html">DEVINTRF</a> *pDev, <span class="keywordtype">int</span> Rate);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> LpcUARTStartRx(<a class="code" href="../../d1/d49/a09938.html">DEVINTRF</a> *pSerDev, <span class="keywordtype">int</span> DevAddr) { <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="keywordtype">int</span> LpcUARTRxData(<a class="code" href="../../d1/d49/a09938.html">DEVINTRF</a> *pDev, uint8_t *pBuff, <span class="keywordtype">int</span> Bufflen);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> LpcUARTStopRx(<a class="code" href="../../d1/d49/a09938.html">DEVINTRF</a> *pSerDev) {}</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span> LpcUARTStartTx(<a class="code" href="../../d1/d49/a09938.html">DEVINTRF</a> *pDev, <span class="keywordtype">int</span> DevAddr) { <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="keywordtype">int</span> LpcUARTTxData(<a class="code" href="../../d1/d49/a09938.html">DEVINTRF</a> *pDev, uint8_t *pData, <span class="keywordtype">int</span> Datalen);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span> LpcUARTStopTx(<a class="code" href="../../d1/d49/a09938.html">DEVINTRF</a> *pDev) {}</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="keywordtype">bool</span> LpcUARTWaitForRxFifo(<a class="code" href="../../d8/d10/a09414.html">LPCUARTDEV</a> *pDev, uint32_t Timeout);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="keywordtype">bool</span> LpcUARTWaitForTxFifo(<a class="code" href="../../d8/d10/a09414.html">LPCUARTDEV</a> *pDev, uint32_t Timeout);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;UART_STATUS LpcUARTGetStatus(<a class="code" href="../../d8/d10/a09414.html">LPCUARTDEV</a> *pDev);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;}</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#endif // __LPCUART_H__</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="ttc" id="a09398_html_aed5828a9033159ee83cfb148c15808fc"><div class="ttname"><a href="../../dd/d93/a09398.html#aed5828a9033159ee83cfb148c15808fc">LPCUARTREG::FCR</a></div><div class="ttdeci">volatile uint32_t FCR</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00235">uart_lpcxx.h:235</a></div></div>
<div class="ttc" id="a09398_html_a419fe8d5cf4b3e4699f38422249552a7"><div class="ttname"><a href="../../dd/d93/a09398.html#a419fe8d5cf4b3e4699f38422249552a7">LPCUARTREG::SCR</a></div><div class="ttdeci">volatile uint32_t SCR</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00242">uart_lpcxx.h:242</a></div></div>
<div class="ttc" id="a10246_html"><div class="ttname"><a href="../../db/d0e/a10246.html">__Uart_Dev</a></div><div class="ttdoc">Device driver data require by low level functions. </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d1a/a02546_source.html#l00153">uart.h:153</a></div></div>
<div class="ttc" id="a09398_html_af9b46d253494dc139a522b0fd4b6dc77"><div class="ttname"><a href="../../dd/d93/a09398.html#af9b46d253494dc139a522b0fd4b6dc77">LPCUARTREG::THR</a></div><div class="ttdeci">volatile uint32_t THR</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00225">uart_lpcxx.h:225</a></div></div>
<div class="ttc" id="a09398_html_ab24c23ebda8d9ed980057ed83c666b56"><div class="ttname"><a href="../../dd/d93/a09398.html#ab24c23ebda8d9ed980057ed83c666b56">LPCUARTREG::LSR</a></div><div class="ttdeci">volatile uint32_t LSR</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00240">uart_lpcxx.h:240</a></div></div>
<div class="ttc" id="a09398_html_ae1ec0a69347d7264d18e8a53cd1a8b1e"><div class="ttname"><a href="../../dd/d93/a09398.html#ae1ec0a69347d7264d18e8a53cd1a8b1e">LPCUARTREG::LCR</a></div><div class="ttdeci">volatile uint32_t LCR</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00238">uart_lpcxx.h:238</a></div></div>
<div class="ttc" id="a02459_html"><div class="ttname"><a href="../../dc/d5c/a02459.html">iopincfg.h</a></div><div class="ttdoc">Generic I/O pin configuration. </div></div>
<div class="ttc" id="a09398_html_ab58251e9f9731ea9cfcd9347c4b46ba9"><div class="ttname"><a href="../../dd/d93/a09398.html#ab58251e9f9731ea9cfcd9347c4b46ba9">LPCUARTREG::RBR</a></div><div class="ttdeci">volatile uint32_t RBR</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00226">uart_lpcxx.h:226</a></div></div>
<div class="ttc" id="a09938_html"><div class="ttname"><a href="../../d1/d49/a09938.html">__device_intrf</a></div><div class="ttdoc">Device interface data structure. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dd6/a02441_source.html#l00100">device_intrf.h:100</a></div></div>
<div class="ttc" id="a09414_html"><div class="ttname"><a href="../../d8/d10/a09414.html">_PLC_UART_Dev</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00252">uart_lpcxx.h:252</a></div></div>
<div class="ttc" id="a09398_html_a49cdb22a8d0eecb74a5fa07f5c3a81c8"><div class="ttname"><a href="../../dd/d93/a09398.html#a49cdb22a8d0eecb74a5fa07f5c3a81c8">LPCUARTREG::OSR</a></div><div class="ttdeci">volatile uint32_t OSR</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00246">uart_lpcxx.h:246</a></div></div>
<div class="ttc" id="a09398_html_a7477aaa9b375bb57ea557361ce846f94"><div class="ttname"><a href="../../dd/d93/a09398.html#a7477aaa9b375bb57ea557361ce846f94">LPCUARTREG::MSR</a></div><div class="ttdeci">volatile uint32_t MSR</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00241">uart_lpcxx.h:241</a></div></div>
<div class="ttc" id="a09398_html"><div class="ttname"><a href="../../dd/d93/a09398.html">LPCUARTREG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00222">uart_lpcxx.h:222</a></div></div>
<div class="ttc" id="a09398_html_a858f822e986829166b118f7ea002d84f"><div class="ttname"><a href="../../dd/d93/a09398.html#a858f822e986829166b118f7ea002d84f">LPCUARTREG::DLM</a></div><div class="ttdeci">volatile uint32_t DLM</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00231">uart_lpcxx.h:231</a></div></div>
<div class="ttc" id="a09398_html_a71f1128b75602dc8b87f26c5a4793fca"><div class="ttname"><a href="../../dd/d93/a09398.html#a71f1128b75602dc8b87f26c5a4793fca">LPCUARTREG::ACR</a></div><div class="ttdeci">volatile uint32_t ACR</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00243">uart_lpcxx.h:243</a></div></div>
<div class="ttc" id="a09398_html_a1de87e779001d8fd01b8f06b9cb46dfc"><div class="ttname"><a href="../../dd/d93/a09398.html#a1de87e779001d8fd01b8f06b9cb46dfc">LPCUARTREG::FDR</a></div><div class="ttdeci">volatile uint32_t FDR</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00245">uart_lpcxx.h:245</a></div></div>
<div class="ttc" id="a02546_html"><div class="ttname"><a href="../../d1/d1a/a02546.html">uart.h</a></div><div class="ttdoc">Generic UART definitions. </div></div>
<div class="ttc" id="a09398_html_adf352363e58e5ea633609a0fdab7b295"><div class="ttname"><a href="../../dd/d93/a09398.html#adf352363e58e5ea633609a0fdab7b295">LPCUARTREG::TER</a></div><div class="ttdeci">volatile uint32_t TER</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00247">uart_lpcxx.h:247</a></div></div>
<div class="ttc" id="a09398_html_ad879dc4fb10ba4cbfcd43525c1190c33"><div class="ttname"><a href="../../dd/d93/a09398.html#ad879dc4fb10ba4cbfcd43525c1190c33">LPCUARTREG::DLL</a></div><div class="ttdeci">volatile uint32_t DLL</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00224">uart_lpcxx.h:224</a></div></div>
<div class="ttc" id="a09398_html_ac40c139c87e2b3a4df97c1895c6b556a"><div class="ttname"><a href="../../dd/d93/a09398.html#ac40c139c87e2b3a4df97c1895c6b556a">LPCUARTREG::ICR</a></div><div class="ttdeci">volatile uint32_t ICR</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00244">uart_lpcxx.h:244</a></div></div>
<div class="ttc" id="a09398_html_a2f8112e1f5e1ab53372768bcd3ddd1bc"><div class="ttname"><a href="../../dd/d93/a09398.html#a2f8112e1f5e1ab53372768bcd3ddd1bc">LPCUARTREG::IER</a></div><div class="ttdeci">volatile uint32_t IER</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00230">uart_lpcxx.h:230</a></div></div>
<div class="ttc" id="a09398_html_ae8b954cf188ef18a3740a6e02474675b"><div class="ttname"><a href="../../dd/d93/a09398.html#ae8b954cf188ef18a3740a6e02474675b">LPCUARTREG::MCR</a></div><div class="ttdeci">volatile uint32_t MCR</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00239">uart_lpcxx.h:239</a></div></div>
<div class="ttc" id="a09398_html_a43ea833fc734169c23c4a3ad6d7d519d"><div class="ttname"><a href="../../dd/d93/a09398.html#a43ea833fc734169c23c4a3ad6d7d519d">LPCUARTREG::IIR</a></div><div class="ttdeci">volatile uint32_t IIR</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d77/a02096_source.html#l00236">uart_lpcxx.h:236</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_a257c1611ce2cc498c92d530b3878049.html">ARM</a></li><li class="navelem"><a class="el" href="../../dir_02825ef91e65fcdff755263e149faa75.html">NXP</a></li><li class="navelem"><a class="el" href="../../dir_d2c5031a07ea52a57dc06cd368175ecc.html">include</a></li><li class="navelem"><b>uart_lpcxx.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
