<profile>

<section name = "Vitis HLS Report for 'forwardPropagation_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'" level="0">
<item name = "Date">Sat Apr 12 12:19:04 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">top</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.996 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 66, 0.660 us, 0.660 us, 65, 65, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_71_1_VITIS_LOOP_74_3">64, 64, 2, 2, 100, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 104, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 0, 69, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 122, -</column>
<column name="Register">-, -, 160, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="add_42ns_42ns_42_1_1_U342">add_42ns_42ns_42_1_1, 0, 1, 0, 0, 0</column>
<column name="mul_24ns_25s_49_1_1_U340">mul_24ns_25s_49_1_1, 0, 2, 0, 26, 0</column>
<column name="sparsemux_17_3_25_1_1_U341">sparsemux_17_3_25_1_1, 0, 0, 0, 43, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln71_fu_344_p2">+, 0, 0, 13, 6, 1</column>
<column name="i_14_fu_356_p2">+, 0, 0, 10, 3, 1</column>
<column name="k_1_fu_496_p2">+, 0, 0, 12, 4, 1</column>
<column name="icmp_ln71_fu_338_p2">icmp, 0, 0, 14, 6, 7</column>
<column name="icmp_ln74_1_fu_501_p2">icmp, 0, 0, 12, 4, 5</column>
<column name="icmp_ln74_fu_362_p2">icmp, 0, 0, 12, 4, 5</column>
<column name="select_ln71_1_fu_376_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln71_2_fu_461_p3">select, 0, 0, 24, 1, 1</column>
<column name="select_ln71_fu_368_p3">select, 0, 0, 4, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_12_load_fu_134">9, 2, 25, 50</column>
<column name="C_14_load_fu_138">9, 2, 25, 50</column>
<column name="C_16_load_fu_142">9, 2, 25, 50</column>
<column name="C_fu_114">9, 2, 25, 50</column>
<column name="C_load_fu_130">9, 2, 25, 50</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 3, 6</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_k_load">9, 2, 4, 8</column>
<column name="i_fu_122">9, 2, 3, 6</column>
<column name="indvar_flatten_fu_126">9, 2, 6, 12</column>
<column name="k_fu_118">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="C_12_load_fu_134">25, 0, 25, 0</column>
<column name="C_14_load_fu_138">25, 0, 25, 0</column>
<column name="C_16_load_fu_142">25, 0, 25, 0</column>
<column name="C_fu_114">25, 0, 25, 0</column>
<column name="C_load_fu_130">25, 0, 25, 0</column>
<column name="add_ln71_reg_620">6, 0, 6, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_fu_122">3, 0, 3, 0</column>
<column name="icmp_ln74_reg_625">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_126">6, 0, 6, 0</column>
<column name="k_fu_118">4, 0, 4, 0</column>
<column name="select_ln71_1_reg_635">3, 0, 3, 0</column>
<column name="select_ln71_reg_630">4, 0, 4, 0</column>
<column name="trunc_ln71_reg_640">2, 0, 2, 0</column>
<column name="trunc_ln74_reg_684">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, forwardPropagation&lt;8, 4&gt;_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, forwardPropagation&lt;8, 4&gt;_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, forwardPropagation&lt;8, 4&gt;_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, forwardPropagation&lt;8, 4&gt;_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, forwardPropagation&lt;8, 4&gt;_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, forwardPropagation&lt;8, 4&gt;_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3, return value</column>
<column name="weights_0_address0">out, 2, ap_memory, weights_0, array</column>
<column name="weights_0_ce0">out, 1, ap_memory, weights_0, array</column>
<column name="weights_0_q0">in, 25, ap_memory, weights_0, array</column>
<column name="weights_1_address0">out, 2, ap_memory, weights_1, array</column>
<column name="weights_1_ce0">out, 1, ap_memory, weights_1, array</column>
<column name="weights_1_q0">in, 25, ap_memory, weights_1, array</column>
<column name="weights_2_address0">out, 2, ap_memory, weights_2, array</column>
<column name="weights_2_ce0">out, 1, ap_memory, weights_2, array</column>
<column name="weights_2_q0">in, 25, ap_memory, weights_2, array</column>
<column name="weights_3_address0">out, 2, ap_memory, weights_3, array</column>
<column name="weights_3_ce0">out, 1, ap_memory, weights_3, array</column>
<column name="weights_3_q0">in, 25, ap_memory, weights_3, array</column>
<column name="weights_4_address0">out, 2, ap_memory, weights_4, array</column>
<column name="weights_4_ce0">out, 1, ap_memory, weights_4, array</column>
<column name="weights_4_q0">in, 25, ap_memory, weights_4, array</column>
<column name="weights_5_address0">out, 2, ap_memory, weights_5, array</column>
<column name="weights_5_ce0">out, 1, ap_memory, weights_5, array</column>
<column name="weights_5_q0">in, 25, ap_memory, weights_5, array</column>
<column name="weights_6_address0">out, 2, ap_memory, weights_6, array</column>
<column name="weights_6_ce0">out, 1, ap_memory, weights_6, array</column>
<column name="weights_6_q0">in, 25, ap_memory, weights_6, array</column>
<column name="weights_7_address0">out, 2, ap_memory, weights_7, array</column>
<column name="weights_7_ce0">out, 1, ap_memory, weights_7, array</column>
<column name="weights_7_q0">in, 25, ap_memory, weights_7, array</column>
<column name="input_0_address0">out, 3, ap_memory, input_0, array</column>
<column name="input_0_ce0">out, 1, ap_memory, input_0, array</column>
<column name="input_0_q0">in, 24, ap_memory, input_0, array</column>
<column name="C_16_load_out">out, 25, ap_vld, C_16_load_out, pointer</column>
<column name="C_16_load_out_ap_vld">out, 1, ap_vld, C_16_load_out, pointer</column>
<column name="C_14_load_out">out, 25, ap_vld, C_14_load_out, pointer</column>
<column name="C_14_load_out_ap_vld">out, 1, ap_vld, C_14_load_out, pointer</column>
<column name="C_12_load_out">out, 25, ap_vld, C_12_load_out, pointer</column>
<column name="C_12_load_out_ap_vld">out, 1, ap_vld, C_12_load_out, pointer</column>
<column name="C_load_out">out, 25, ap_vld, C_load_out, pointer</column>
<column name="C_load_out_ap_vld">out, 1, ap_vld, C_load_out, pointer</column>
</table>
</item>
</section>
</profile>
