# Changelog

## v0.57.0 — Svnapot Extension (64KiB Contiguous Pages)

### Major Features
- **Svnapot extension**: Naturally Aligned Power-of-Two contiguous page support in the MMU
  - PTE bit 63 (N bit) enables NAPOT page mappings on level-0 (4KiB) leaf PTEs
  - `ppn[3:0] = 0b0111` encodes 64KiB (16 × 4KiB) contiguous pages
  - Physical address construction clears low 4 PPN bits and uses 16-bit page offset
  - Reserved encodings (`ppn[3:0] ≠ 0b0111` with N=1) correctly raise page faults
  - N bit on superpages (level > 0) correctly raises page faults (reserved per spec)
  - A/D bit management works correctly on NAPOT pages
  - TLB caching uses 16-bit page shift for NAPOT entries
  - Useful for Linux Transparent Huge Pages (THP) on RISC-V
- **DTB updated**: ISA string and `riscv,isa-extensions` now advertise `svnapot`

### New Tests
- `test_svnapot_64k_page_read`: 64KiB NAPOT page read translation at multiple offsets (0x0, 0x8000, 0xFFFF)
- `test_svnapot_64k_page_write`: Write translation through 64KiB NAPOT page
- `test_svnapot_reserved_encoding_faults`: Reserved NAPOT encoding (ppn[3:0]≠0b0111) causes page fault
- `test_svnapot_n_bit_on_superpage_faults`: N bit on 2MiB superpage causes page fault
- `test_svnapot_ad_bits_set`: A/D bits correctly managed on NAPOT pages
- `test_dtb_advertises_svnapot`: DTB extension advertisement

### Stats
- 404 integration tests, all passing
- 0 clippy warnings

## v0.46.0 — Zimop & Zcmop Extensions (May-Be-Operations)

### Major Features
- **Zimop extension**: 40 may-be-operations (MOPs) for forward-compatible instruction encoding
  - `MOP.R.n` (n=0..31): 32 single-source MOPs — write zero to rd, reserving encoding space for future extensions to read rs1
  - `MOP.RR.n` (n=0..7): 8 two-source MOPs — write zero to rd, reserving encoding space for future extensions to read rs1 and rs2
  - Encoded in SYSTEM major opcode (0x73) with funct3=4
  - Critical for control-flow integrity (CFI) — programs with landing pads/shadow stacks can run on implementations without the corresponding extension
- **Zcmop extension**: 8 compressed 16-bit MOP instructions
  - `C.MOP.n` for n=1,3,5,7,9,11,13,15 — encoded in C.LUI reserved space (nzimm=0, odd rd)
  - Expand to NOP; future extensions may redefine them to read x[n]
- **Disassembler updated**: Recognizes `mop.r.N` and `mop.rr.N` mnemonics with correct N decoding from scattered bit fields
- **DTB updated**: ISA string and `riscv,isa-extensions` now advertise `zimop` and `zcmop`

### New Tests
- `test_mop_r_0_writes_zero`: MOP.R.0 writes 0 to rd, preserves rs1
- `test_mop_r_31_writes_zero`: MOP.R.31 (maximum N) writes 0 to rd
- `test_mop_rr_0_writes_zero`: MOP.RR.0 writes 0 to rd, preserves rs1 and rs2
- `test_mop_rr_7_writes_zero`: MOP.RR.7 (maximum N) writes 0 to rd
- `test_mop_r_rd_x0_nop`: MOP.R with rd=x0 — x0 stays 0, PC advances
- `test_c_mop_1_expands_to_nop`: C.MOP.1 expands to NOP
- `test_c_mop_7_expands_to_nop`: C.MOP.7 expands to NOP
- `test_c_mop_15_expands_to_nop`: C.MOP.15 expands to NOP
- `test_c_mop_all_variants`: All 8 C.MOP instructions expand correctly
- `test_dtb_advertises_zimop_zcmop`: DTB extension advertisement

### Stats
- 267 integration tests, all passing
- 0 clippy warnings

## v0.44.0 — Zacas & Zabha Extensions (Atomic CAS + Byte/Halfword Atomics)

### Major Features
- **Zacas extension**: Atomic compare-and-swap instructions for RISC-V
  - `amocas.w` (32-bit): Compare rd with memory word, swap rs2 if equal, rd gets old value
  - `amocas.d` (64-bit): Same for doubleword operands
  - `amocas.b` / `amocas.h`: Byte and halfword CAS (combined Zacas + Zabha)
  - Critical for SMP Linux kernels — enables efficient lock-free algorithms and `cmpxchg()`
- **Zabha extension**: Byte and halfword atomic memory operations
  - All AMO operations now support `funct3=0` (byte) and `funct3=1` (halfword) widths
  - `amoswap.b/h`, `amoadd.b/h`, `amoxor.b/h`, `amoand.b/h`, `amoor.b/h`
  - `amomin.b/h`, `amomax.b/h`, `amominu.b/h`, `amomaxu.b/h` with proper signed/unsigned semantics
  - Sign-extends byte/halfword results into rd (matching RISC-V spec)
- **Disassembler updated**: Recognizes `.b` and `.h` suffixes for byte/halfword atomics and `amocas` mnemonic
- **DTB updated**: ISA string and `riscv,isa-extensions` now advertise `zacas` and `zabha`

### New Tests
- `test_amocas_w_match`: 32-bit CAS with matching compare value
- `test_amocas_w_no_match`: 32-bit CAS with non-matching compare (no swap)
- `test_amocas_d_match`: 64-bit CAS successful swap
- `test_amocas_d_no_match`: 64-bit CAS failed compare
- `test_amoswap_b`: Byte atomic swap with sign extension
- `test_amoswap_h`: Halfword atomic swap with sign extension
- `test_amoadd_b`: Byte atomic add
- `test_amocas_b_match`: Byte CAS match
- `test_amocas_h_no_match`: Halfword CAS mismatch with sign extension
- `test_amomin_b_signed`: Byte signed minimum (negative values)
- `test_dtb_advertises_zacas_zabha`: DTB extension advertisement

### Stats
- 246 integration tests, all passing
- 0 clippy warnings

## v0.38.0 — Execution Profiler (`--profile`)

### Major Features
- **Execution profiler**: `--profile` flag collects comprehensive runtime statistics and prints a detailed summary on exit:
  - **Instruction distribution**: Top 20 most-executed instructions by mnemonic with frequency bars
  - **Hottest PCs**: Top 15 program counter values by execution count
  - **Privilege mode distribution**: Time spent in M/S/U mode with percentages
  - **Memory access stats**: Load/store counts as percentage of total instructions
  - **Branch stats**: Taken vs not-taken branch ratio
  - **Exception/interrupt counters**: Categorized by cause with human-readable names
  - **SBI call statistics**: Grouped by extension ID and function ID
- **Mnemonic classifier** (`disasm::mnemonic()`): Fast O(1) instruction classification for profiling, supports all RV64GC instructions
- **CPU instrumentation**: Trap and SBI call tracking via `last_trap`/`last_sbi` fields on CPU struct
- **Memory-bounded**: Hot PC tracking automatically prunes to 10K entries when exceeding 100K

### New Tests
- `test_profile_record_and_counts`: Instruction recording and mode tracking
- `test_profile_memory_stats`: Load/store counter accuracy
- `test_profile_branch_stats`: Branch taken/not-taken tracking
- `test_profile_traps`: Exception and interrupt recording
- `test_profile_sbi`: SBI call grouping by EID/FID
- `test_profile_prune`: Memory pruning under high PC cardinality
- `test_format_count`: Human-readable number formatting (K/M/G)
- `test_bar`: Visual bar rendering
- `test_exception_names`: Exception cause name lookup
- `test_interrupt_names`: Interrupt cause name lookup
- `test_profile_collects_stats`: End-to-end profile data collection
- `test_profile_with_execution`: Profile integration with actual CPU execution

### Stats
- 217 integration tests + 69+69 unit tests = 355 total, all passing

## v0.37.0 — Snapshot/Restore (Save & Load VM State)

### Major Features
- **Snapshot save/restore**: Complete VM state serialization to a binary file
  - `--save-snapshot <path>`: Save VM state on exit (timeout, max-insns, or halt)
  - `--load-snapshot <path>`: Restore VM state before running
  - Preserves: CPU registers (x0-x31, f0-f31), PC, privilege mode, cycle counter, WFI flag, LR/SC reservation, all 4096 CSRs, PMP config, CLINT timer state, PLIC interrupt state, UART registers & rx buffer, full RAM contents
  - RAM compression: page-level zero-page detection (most RAM pages are zero → 1 byte per page)
  - Binary format `MVSN0001` with validation (magic check, RAM size mismatch detection)
  - TLB automatically flushed on restore for correctness

### New Tests
- `test_snapshot_save_restore_cpu_state`: Save after running program, restore, verify registers
- `test_snapshot_preserves_ram`: Write patterns to RAM, save/restore, verify data integrity
- `test_snapshot_preserves_csrs`: Save/restore MTVEC, STVEC, MEPC, SEPC
- `test_snapshot_invalid_magic`: Reject files with wrong magic bytes
- `test_snapshot_ram_size_mismatch`: Reject snapshot with different RAM size
- `test_snapshot_preserves_privilege_mode`: Verify mode, WFI, reservation survive round-trip
- `test_compress_decompress_zeros`: Zero pages → 1 byte each
- `test_compress_decompress_mixed`: Mixed zero/nonzero pages
- `test_compress_decompress_all_nonzero`: Full data pages

### Stats
- 215 integration tests + 59+59 unit tests = 333 total, all passing

## v0.35.0 — Svadu Extension (Hardware A/D Bit Management)

### Major Features
- **Svadu extension**: Hardware-managed Access and Dirty bits in page table entries. The MMU automatically sets A/D bits during page walks, matching what Linux expects for efficient memory management. Advertised in the device tree ISA string and `riscv,isa-extensions`.
- **MENVCFG.ADUE (bit 61)**: Set in both the CSR init and boot ROM firmware, signaling to the OS that hardware A/D updates are supported.
- **Boot ROM updated**: Now sets `MENVCFG = STCE | ADUE` (bits 63 + 61) enabling both Sstc timer and Svadu extensions for the guest OS.

### New Tests
- `test_svadu_menvcfg_adue_set`: Verifies MENVCFG has ADUE bit set on CPU init
- `test_svadu_hardware_ad_bits`: End-to-end test — creates page table with A=0/D=0, performs read/write through MMU, verifies hardware sets A and D bits in the PTE
- `test_svadu_boot_rom_sets_menvcfg`: Verifies boot ROM correctly initializes MENVCFG

### Stats
- 202 integration tests + 56+56 unit tests = 314 total, all passing

## v0.33.0 — Boot Simulation Test Suite + RFENCE TLB Fix + AMO Tests

### Major Features
- **Bare-metal boot simulation kernel** (`tests/boot-sim/`): 18-test S-mode kernel exercising the full boot path — DTB validation, trap setup, SBI probes, Sv39 MMU, timer interrupts, UART MMIO, PLIC configuration, FP registers, LR/SC atomics, AMO operations, sscratch CSR, DBCN console, and Zbb bit manipulation. Built with `riscv64-elf-gcc` and runnable via `microvm run`.
- **SBI RFENCE TLB flush bugfix**: `remote_sfence_vma` and `remote_sfence_vma_asid` now properly flush the TLB (previously returned success without actually flushing). Supports both full TLB flush and per-page invalidation.

### New Tests
- 6 new integration tests: SBI RFENCE TLB flush, RFENCE vaddr-specific flush, AMOMIN/AMOMAX, AMOXOR/AMOAND/AMOOR, AMO doubleword (64-bit amoswap.d)
- Boot simulation kernel: 18 bare-metal S-mode tests covering CPU, MMU, SBI, devices, and extensions

### Bug Fixes
- SBI `remote_sfence_vma` (RFENCE ext, fid=1): now flushes TLB entries, critical for Linux boot where page table updates rely on remote TLB shootdown
- SBI `remote_sfence_vma_asid` (RFENCE ext, fid=2): same fix, with ASID-aware flush

### Stats
- 195 integration tests + 56+56 unit tests = 307 total, all passing
- Boot simulation: 18/18 bare-metal tests passing

## v0.32.0 — Sv57 Five-Level Page Tables

### Major Features
- **Sv57 (5-level) page table support**: The MMU now supports Sv57 translation (SATP mode 10) with 5-level page table walks covering a 57-bit virtual address space (128 PiB). Superpages at all levels (2 MiB, 1 GiB, 512 GiB, 256 TiB) are supported with proper alignment checks.
- **DTB mmu-type updated to `riscv,sv57`**: The device tree now advertises the highest supported MMU mode, allowing Linux to use Sv57 when configured.
- **SATP mode 10 accepted**: The CSR file now accepts Sv57 in addition to Bare, Sv39, and Sv48.

### Improvements
- README roadmap updated: F/D floating-point extensions and Sv57 marked as complete
- 2 new Sv57 tests: full 5-level page walk and 2 MiB superpage translation

### Stats
- 189 tests passing (up from 187)
- MMU: Sv39 (3-level), Sv48 (4-level), Sv57 (5-level) page table translation

## v0.26.0 — GDB Remote Debug Server

### Major Features
- **GDB remote serial protocol (RSP) stub**: Full-featured GDB server accessible via `--gdb <port>`. Connect with `riscv64-unknown-elf-gdb -ex 'target remote :<port>'` or any GDB-compatible debugger.
- **Register inspection**: Read/write all 32 general-purpose registers + PC via `g/G/p/P` packets. Little-endian hex encoding per GDB RSP spec.
- **Memory read/write**: Arbitrary memory access via `m/M` packets — inspect RAM, MMIO registers, device tree in-place.
- **Execution control**: Continue (`c`), single-step (`s`), `vCont` support. CPU halts on connect, waiting for GDB commands.
- **Software breakpoints**: Insert/remove breakpoints via `Z0/z0` packets. Breakpoints checked after each instruction.
- **Target description XML**: `qXfer:features:read` returns RISC-V 64-bit register layout so GDB auto-detects architecture.
- **Monitor commands**: `qRcmd` support for custom emulator commands.
- **Ctrl-C interrupt**: Send SIGINT (0x03) to halt a running emulation.

### Usage
```bash
# Start emulator with GDB server on port 1234
microvm run --kernel my-kernel.bin --gdb 1234

# In another terminal:
riscv64-unknown-elf-gdb -ex 'target remote :1234'
(gdb) break *0x80200000
(gdb) continue
(gdb) info registers
(gdb) x/10i $pc
```

### Stats
- 5 new GDB unit tests (hex encoding, register format, breakpoint management, address parsing)
- 144 tests passing (139 → 144)
- New module: `src/gdb.rs` (~530 lines)

## v0.24.0 — VirtIO Network Device

### Major Features
- **VirtIO network device (virtio-net)**: Full VirtIO MMIO v2 network device implementation with MAC address, link status, RX/TX virtqueues, and feature negotiation (VIRTIO_NET_F_MAC, VIRTIO_NET_F_STATUS, VIRTIO_F_VERSION_1). Without a TAP backend, TX packets are consumed and dropped cleanly — Linux can probe and initialize the driver without errors. Default MAC: 52:54:00:12:34:56.
- **DTB integration**: Network device added to device tree at MMIO address 0x10004000, IRQ 12, automatically discovered by Linux during boot.
- **Bus routing**: New VIRTIO3 memory region (0x10004000-0x10004FFF) with full 8/16/32/64-bit read/write dispatch.

### Improvements
- 10 new VirtIO net tests covering MMIO registers, feature negotiation, MAC/status config reads, queue setup, interrupt acknowledge, and TX queue processing with descriptor chain walking.
- VirtIO device count: 4 (block, console, RNG, network)

### Stats
- 217 tests passing (up from 197)
- Full RV64IMACSU with Sv39/Sv48 MMU
- VirtIO devices: block, console (hvc0), RNG (entropy), network

## v0.16.0 — Misaligned Access Support, UART THRE Fix, SBI Stubs

### Major Features
- **Misaligned memory access emulation**: LH/LHU/LW/LWU/LD/SH/SW/SD now handle misaligned addresses transparently via byte-by-byte decomposition. Critical for Linux boot — the kernel may generate misaligned accesses during early init and string operations.
- **UART 16550 THRE interrupt fix**: THRE (Transmit Holding Register Empty) interrupt now follows proper 16550 behavior — reading IIR clears the THRE condition, writing THR re-arms it, and enabling THRE in IER when THR is empty triggers the interrupt. Fixes console output stalls during Linux boot.
- **SBI CPPC and FWFT extension stubs**: Collaborative Processor Performance Control (0x43505043) and Firmware Features (0x46574654) extensions now return `SBI_ERR_NOT_SUPPORTED` cleanly. Linux probes these during early boot.

### Improvements
- DTB ISA string updated to include `svinval` extension
- DTB now includes `riscv,cbom-block-size` and `riscv,cboz-block-size` properties (64 bytes) — Linux cache management subsystem probes these
- 8 new tests covering misaligned loads/stores, UART THRE behavior, and SBI extension stubs

### Stats
- 107 tests passing (up from 99)
- Full RV64IMACSU with misaligned access support
- SBI firmware: timer, IPI, HSM, RFENCE, SRST, DBCN (+ PMU/SUSP/NACL/STA/CPPC/FWFT stubs)

## v0.15.0 — Bus MMIO Refactor, HPM Counters, SBI Extension Stubs

### Major Features
- **Bus MMIO routing refactor**: All MMIO reads/writes now go through a centralized `route()` dispatcher. 32-bit reads from UART and PLIC no longer decompose into 4 byte-reads — they call the device's native read method directly. This fixes correctness for MMIO registers where byte-access has side effects (e.g., UART RBR clears on read).
- **HPM counter CSR range (0xB03-0xB1F, 0xC03-0xC1F, 0x323-0x33F)**: Machine and user hardware performance monitor counter CSRs are now handled. All return 0 (no HPM events implemented). HPM event selector writes are silently ignored. Counter access respects `mcounteren`/`scounteren` bit fields.
- **`menvcfgh` CSR (0x31A)**: Now handled explicitly — reads 0, writes ignored (RV64 does not use the high half).
- **SBI extension stubs**: PMU (0x504D55), SUSP (0x535553), NACL (0x4E41434C), and STA (0x535441) extensions now return `SBI_ERR_NOT_SUPPORTED` cleanly instead of falling through to the generic unknown handler. Linux probes these early in boot.

### Improvements
- Bus routing is branchless-friendly with a single match dispatch instead of cascading if-else chains
- 7 new tests covering HPM counters, menvcfgh, PLIC/UART 32-bit MMIO, and counter access control

### Stats
- 99 tests passing (up from 92)
- Full RV64IMACSU instruction set with Sv39/Sv48 MMU
- SBI firmware: timer, IPI, HSM, RFENCE, SRST, DBCN (+ PMU/SUSP/NACL/STA stubs)

## v0.9.0 — CSR Privilege Enforcement, SATP Validation, Svinval Extension

### Major Features
- **CSR privilege level checking**: All CSR accesses are now validated against the current privilege mode per RISC-V spec (CSR address bits [9:8] encode minimum privilege). S-mode code accessing M-mode CSRs (mstatus, mepc, etc.) now correctly traps with illegal instruction — critical for Linux running in S-mode.
- **Read-only CSR write protection**: Writes to read-only CSRs (cycle, time, instret, mhartid, mvendorid, etc.) now trap as illegal instruction.
- **SATP mode validation**: Only Bare (mode 0) and Sv39 (mode 8) are accepted; writes with unsupported modes (Sv48, Sv57) are silently ignored per spec.
- **Svinval extension support**: SINVAL.VMA, SFENCE.W.INVAL, and SFENCE.INVAL.IR instructions are now handled (as nops, same as SFENCE.VMA).

### Improvements
- DTB now includes `riscv,isa-base` property required by Linux 6.4+
- DTB ISA string updated to `rv64imacsu_zicsr_zifencei_sstc` format
- Added `zicntr` to `riscv,isa-extensions` stringlist
- SBI spec version now returns proper v2.0 encoding (`(2 << 24) | 0`)
- 6 new tests covering CSR privilege checks, read-only CSR detection, SATP validation, and DTB properties

### Stats
- 80 tests passing (up from 74)
- Full RV64IMACSU instruction set with privilege enforcement
- Sv39 MMU with A/D bit management
- SBI firmware with timer, IPI, HSM, RFENCE, SRST, DBCN extensions

## v0.6.0 — M-mode Firmware, MMU A/D Bits, Counter Access Control

### Major Features
- **M-mode firmware boot ROM**: The boot ROM now acts as a minimal OpenSBI replacement — sets up PMP (full access), delegates exceptions/interrupts to S-mode, configures counter access, and drops to S-mode via MRET. This is a critical step toward Linux boot.
- **MMU Accessed/Dirty bit management**: Sv39 page table walker now sets A and D bits on page table entries as required by the RISC-V spec. Linux expects hardware A/D management and will page-fault without it.
- **Counter access control (MCOUNTEREN/SCOUNTEREN)**: User and supervisor mode counter CSR access (CYCLE, TIME, INSTRET) is now gated by MCOUNTEREN and SCOUNTEREN, with illegal instruction traps on unauthorized access.

### Improvements
- Superpage alignment checks in MMU (misaligned megapages/gigapages now properly fault)
- Boot ROM uses CSRRC/CSRRS for safe mstatus manipulation
- 5 new tests covering MMU A/D bits, counter access control, and firmware boot path

### Stats
- 57 tests passing (up from 52)
- Full RV64IMACSU instruction set
- Sv39 MMU with A/D bit management
- SBI firmware with timer, IPI, HSM, SRST extensions

## v0.5.0 — SBI Firmware, PMP Support, Interrupt Delegation, TIME CSR

## v0.4.0 — VirtIO MMIO Block Device

## v0.3.0 — Comprehensive Test Suite, Bug Fixes, Cycle Counters

## v0.2.0 — OS Dev Playground

## v0.1.0 — Initial Release
