Warning (10268): Verilog HDL information at t1.v(85): always construct contains both blocking and non-blocking assignments File: D:/Users/kkldream/Desktop/FPGA/week5/t1/t1.v Line: 85
