--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1618 paths analyzed, 139 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.148ns.
--------------------------------------------------------------------------------
Slack:                  3.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.965ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (1.574 - 1.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y82.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y82.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y78.B2      net (fanout=1)        1.081   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.965ns (1.952ns logic, 4.013ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  4.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.655ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (1.574 - 1.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y79.CQ      Tcko                  0.518   df/count<11>
                                                       df/count_10
    SLICE_X89Y79.D3      net (fanout=2)        1.099   df/count<10>
    SLICE_X89Y79.D       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y78.B1      net (fanout=1)        0.808   df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.655ns (1.952ns logic, 3.703ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  4.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_19 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.646ns (Levels of Logic = 3)
  Clock Path Skew:      -0.146ns (1.574 - 1.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_19 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y81.DQ      Tcko                  0.518   df/count<19>
                                                       df/count_19
    SLICE_X89Y82.A1      net (fanout=2)        0.817   df/count<19>
    SLICE_X89Y82.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y78.B2      net (fanout=1)        1.081   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.646ns (1.952ns logic, 3.694ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  4.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.624ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y77.AQ      Tcko                  0.518   df/count<3>
                                                       df/count_0
    SLICE_X89Y78.A3      net (fanout=2)        0.978   df/count<0>
    SLICE_X89Y78.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y78.B4      net (fanout=1)        0.898   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (1.952ns logic, 3.672ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  4.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_22 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.483ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (1.574 - 1.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_22 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.CQ      Tcko                  0.518   df/count<23>
                                                       df/count_22
    SLICE_X89Y82.A3      net (fanout=2)        0.654   df/count<22>
    SLICE_X89Y82.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y78.B2      net (fanout=1)        1.081   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.483ns (1.952ns logic, 3.531ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  4.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.454ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.574 - 1.714)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y77.DQ      Tcko                  0.518   df/count<3>
                                                       df/count_3
    SLICE_X89Y78.A2      net (fanout=2)        0.808   df/count<3>
    SLICE_X89Y78.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y78.B4      net (fanout=1)        0.898   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.454ns (1.952ns logic, 3.502ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  4.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.451ns (Levels of Logic = 3)
  Clock Path Skew:      -0.143ns (1.574 - 1.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y78.CQ      Tcko                  0.456   df/count<4>
                                                       df/count_1
    SLICE_X89Y78.A1      net (fanout=2)        0.867   df/count<1>
    SLICE_X89Y78.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y78.B4      net (fanout=1)        0.898   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.451ns (1.890ns logic, 3.561ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  4.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_30 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.433ns (Levels of Logic = 3)
  Clock Path Skew:      -0.150ns (1.574 - 1.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_30 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y84.CQ      Tcko                  0.518   df/count<31>
                                                       df/count_30
    SLICE_X89Y78.C3      net (fanout=2)        1.185   df/count<30>
    SLICE_X89Y78.CMUX    Tilo                  0.356   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>6
    SLICE_X89Y78.B5      net (fanout=1)        0.268   df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.433ns (2.184ns logic, 3.249ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  4.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_28 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.150ns (1.574 - 1.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_28 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y84.AQ      Tcko                  0.518   df/count<31>
                                                       df/count_28
    SLICE_X89Y83.A2      net (fanout=2)        0.809   df/count<28>
    SLICE_X89Y83.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>4
                                                       df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y78.B3      net (fanout=1)        0.844   df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (1.952ns logic, 3.449ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  4.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.366ns (Levels of Logic = 3)
  Clock Path Skew:      -0.143ns (1.574 - 1.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.DQ      Tcko                  0.518   df/count<7>
                                                       df/count_7
    SLICE_X89Y79.D2      net (fanout=2)        0.810   df/count<7>
    SLICE_X89Y79.D       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y78.B1      net (fanout=1)        0.808   df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.366ns (1.952ns logic, 3.414ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  4.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_25 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.285ns (Levels of Logic = 3)
  Clock Path Skew:      -0.149ns (1.574 - 1.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_25 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y83.BQ      Tcko                  0.518   df/count<27>
                                                       df/count_25
    SLICE_X89Y83.A3      net (fanout=2)        0.693   df/count<25>
    SLICE_X89Y83.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>4
                                                       df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y78.B3      net (fanout=1)        0.844   df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.285ns (1.952ns logic, 3.333ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  4.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_31 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.273ns (Levels of Logic = 3)
  Clock Path Skew:      -0.150ns (1.574 - 1.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_31 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y84.DQ      Tcko                  0.518   df/count<31>
                                                       df/count_31
    SLICE_X89Y78.C1      net (fanout=2)        1.024   df/count<31>
    SLICE_X89Y78.CMUX    Tilo                  0.357   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>6
    SLICE_X89Y78.B5      net (fanout=1)        0.268   df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.273ns (2.185ns logic, 3.088ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  4.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_21 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.273ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (1.574 - 1.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_21 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.BQ      Tcko                  0.518   df/count<23>
                                                       df/count_21
    SLICE_X89Y82.A4      net (fanout=2)        0.444   df/count<21>
    SLICE_X89Y82.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y78.B2      net (fanout=1)        1.081   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.273ns (1.952ns logic, 3.321ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  4.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_27 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.268ns (Levels of Logic = 3)
  Clock Path Skew:      -0.149ns (1.574 - 1.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_27 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y83.DQ      Tcko                  0.518   df/count<27>
                                                       df/count_27
    SLICE_X89Y83.A1      net (fanout=2)        0.676   df/count<27>
    SLICE_X89Y83.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>4
                                                       df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y78.B3      net (fanout=1)        0.844   df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.268ns (1.952ns logic, 3.316ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  4.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_8 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.238ns (Levels of Logic = 3)
  Clock Path Skew:      -0.144ns (1.574 - 1.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_8 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y79.AQ      Tcko                  0.518   df/count<11>
                                                       df/count_8
    SLICE_X89Y79.D1      net (fanout=2)        0.682   df/count<8>
    SLICE_X89Y79.D       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y78.B1      net (fanout=1)        0.808   df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.238ns (1.952ns logic, 3.286ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack:                  4.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_29 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.177ns (Levels of Logic = 3)
  Clock Path Skew:      -0.150ns (1.574 - 1.724)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_29 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y84.BQ      Tcko                  0.518   df/count<31>
                                                       df/count_29
    SLICE_X89Y83.A4      net (fanout=2)        0.585   df/count<29>
    SLICE_X89Y83.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>4
                                                       df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y78.B3      net (fanout=1)        0.844   df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.177ns (1.952ns logic, 3.225ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  4.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.172ns (Levels of Logic = 3)
  Clock Path Skew:      -0.143ns (1.574 - 1.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y78.DMUX    Tshcko                0.594   df/count<4>
                                                       df/count_5
    SLICE_X89Y78.A4      net (fanout=2)        0.450   df/count<5>
    SLICE_X89Y78.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y78.B4      net (fanout=1)        0.898   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.172ns (2.028ns logic, 3.144ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  4.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_6 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.141ns (Levels of Logic = 3)
  Clock Path Skew:      -0.143ns (1.574 - 1.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_6 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y78.CQ      Tcko                  0.518   df/count<7>
                                                       df/count_6
    SLICE_X89Y79.D4      net (fanout=2)        0.585   df/count<6>
    SLICE_X89Y79.D       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y78.B1      net (fanout=1)        0.808   df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.141ns (1.952ns logic, 3.189ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  4.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_18 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.135ns (Levels of Logic = 3)
  Clock Path Skew:      -0.146ns (1.574 - 1.720)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_18 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y81.CQ      Tcko                  0.518   df/count<19>
                                                       df/count_18
    SLICE_X89Y82.A6      net (fanout=2)        0.306   df/count<18>
    SLICE_X89Y82.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y78.B2      net (fanout=1)        1.081   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.135ns (1.952ns logic, 3.183ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  4.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.137ns (Levels of Logic = 3)
  Clock Path Skew:      -0.143ns (1.574 - 1.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y78.DQ      Tcko                  0.456   df/count<4>
                                                       df/count_4
    SLICE_X89Y78.A5      net (fanout=2)        0.553   df/count<4>
    SLICE_X89Y78.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y78.B4      net (fanout=1)        0.898   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.137ns (1.890ns logic, 3.247ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  4.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_20 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.101ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (1.574 - 1.722)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_20 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.AQ      Tcko                  0.518   df/count<23>
                                                       df/count_20
    SLICE_X89Y82.A5      net (fanout=2)        0.272   df/count<20>
    SLICE_X89Y82.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y78.B2      net (fanout=1)        1.081   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.CMUX    Tilo                  0.352   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.151   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.101ns (1.952ns logic, 3.149ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  4.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.152ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.156 - 0.186)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y82.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y82.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y78.B2      net (fanout=1)        1.081   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.C       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y77.SR      net (fanout=8)        0.876   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y77.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      5.152ns (1.414ns logic, 3.738ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  4.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.152ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.156 - 0.186)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y82.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y82.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y78.B2      net (fanout=1)        1.081   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.C       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y77.SR      net (fanout=8)        0.876   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y77.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      5.152ns (1.414ns logic, 3.738ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  4.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.152ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.156 - 0.186)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y82.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y82.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y78.B2      net (fanout=1)        1.081   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.C       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y77.SR      net (fanout=8)        0.876   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y77.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      5.152ns (1.414ns logic, 3.738ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  4.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.154ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.159 - 0.186)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y82.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y82.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>1
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y78.B2      net (fanout=1)        1.081   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y78.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y79.C5      net (fanout=3)        0.645   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y79.C       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y79.SR      net (fanout=8)        0.878   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y79.CLK     Tsrck                 0.524   df/count<11>
                                                       df/count_11
    -------------------------------------------------  ---------------------------
    Total                                      5.154ns (1.414ns logic, 3.740ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_1/CLK
  Logical resource: df/clkout_1/CK
  Location pin: OLOGIC_X1Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_1/SR
  Logical resource: df/clkout_1/SR
  Location pin: OLOGIC_X1Y100.SR
  Clock network: df/reset_inv
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tickper)
  Physical resource: df/led/CLK
  Logical resource: df/led/CK
  Location pin: ILOGIC_X1Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X88Y78.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X88Y79.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X88Y79.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X88Y79.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_9/CK
  Location pin: SLICE_X88Y79.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_9/CK
  Location pin: SLICE_X88Y79.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_9/CK
  Location pin: SLICE_X88Y79.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.148|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1618 paths, 0 nets, and 105 connections

Design statistics:
   Minimum period:   6.148ns{1}   (Maximum frequency: 162.655MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 20 10:32:05 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



