module apple_tb ();

reg a;
reg b;
reg clk;
wire q;

apple u_apple (
	.a  (a),
	.b  (b),
	.clk(clk),
	.q  (q)
);

initial clk=1'b0;

initial begin
	for (int i=0; i<2; i=i+1) begin
		a <= i;
		for (int j=0; j<2; j=j+1) begin
			b <= j;
			#20;
		end
	end
	$stop;
end

always clk = #5 ~clk;

endmodule
