Running: C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/test_bench1_isim_beh.exe -prj C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/test_bench1_beh.prj work.test_bench1 
ISim O.61xd (signature 0x1cce1bb2)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/ext_interrupt.vhd" into library work
Parsing VHDL file "C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/csadder.vhd" into library work
Parsing VHDL file "C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/constants.vhd" into library work
Parsing VHDL file "C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/sequencer2.vhd" into library work
Parsing VHDL file "C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/regfile.vhd" into library work
Parsing VHDL file "C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/multiplier.vhd" into library work
Parsing VHDL file "C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/int_rom.vhd" into library work
Parsing VHDL file "C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/int_ram.vhd" into library work
Parsing VHDL file "C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/int_handler.vhd" into library work
Parsing VHDL file "C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/fastalu.vhd" into library work
Parsing VHDL file "C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/divider.vhd" into library work
Parsing VHDL file "C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/8051_top_fpga.vhd" into library work
Parsing VHDL file "C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/test_bench1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package constants
Compiling architecture seq_arch of entity sequencer2 [sequencer2_default]
Compiling package std_logic_signed
Compiling architecture csadderbeh of entity csadder [csadder_default]
Compiling architecture fastalu_arch of entity fastalu [fastalu_default]
Compiling architecture behavioral of entity ext_interrupt [ext_interrupt_default]
Compiling architecture regarch of entity regfile [regfile_default]
Compiling architecture rtl of entity multiplier [\multiplier(16)\]
Compiling architecture behavioral of entity int_rom [int_rom_default]
Compiling architecture syn of entity internal_ram [internal_ram_default]
Compiling architecture rtl of entity divider [divider_default]
Compiling architecture behavioral of entity int_handler [int_handler_default]
Compiling architecture behavioral of entity i8051_top [i8051_top_default]
Compiling architecture behavior of entity test_bench1
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 29 VHDL Units
Built simulation executable C:/Users/praveen/Documents/AA_MODULES/CG3207/Lab/CPU_Design/test_bench1_isim_beh.exe
Fuse Memory Usage: 24072 KB
Fuse CPU Usage: 608 ms
