{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634602402185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634602402186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 18 20:13:22 2021 " "Processing started: Mon Oct 18 20:13:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634602402186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602402186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off risc-v-32 -c risc-v-32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off risc-v-32 -c risc-v-32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602402186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634602402761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634602402761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/ex_stage/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/ex_stage/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../hdl/ex_stage/alu.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/ex_stage/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../hdl/id_stage/register_file.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../hdl/register.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../hdl/mux2_1.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../hdl/mux4_1.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "../hdl/id_stage/ImmGen.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/ImmGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/comparison_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/comparison_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparison_unit " "Found entity 1: comparison_unit" {  } { { "../hdl/id_stage/comparison_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/comparison_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/mem_stage/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/mem_stage/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../hdl/mem_stage/data_mem.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mem_stage/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/if_stage/text_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/if_stage/text_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 text_mem " "Found entity 1: text_mem" {  } { { "../hdl/if_stage/text_mem.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/if_stage/text_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/flush_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/flush_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 flush_unit " "Found entity 1: flush_unit" {  } { { "../hdl/flush_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/flush_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/forwarding_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/forwarding_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../hdl/forwarding_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/forwarding_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/stalling_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/stalling_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 stalling_unit " "Found entity 1: stalling_unit" {  } { { "../hdl/stalling_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/stalling_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../hdl/adder.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRANCH Branch control.v(15) " "Verilog HDL Declaration information at control.v(15): object \"BRANCH\" differs only in case from object \"Branch\" in the same scope" {  } { { "../hdl/id_stage/control.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/control.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1634602412122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/id_stage/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../hdl/id_stage/control.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/id_stage/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/main.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/branch_prediction_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/branch_prediction_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_prediction_unit " "Found entity 1: branch_prediction_unit" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david/desktop/logic design projects/risc-v-32/hdl/if_stage/pc_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david/desktop/logic design projects/risc-v-32/hdl/if_stage/pc_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_selector " "Found entity 1: pc_selector" {  } { { "../hdl/if_stage/pc_selector.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/if_stage/pc_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634602412130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412130 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/mem_stage/cache_fsm.v " "Can't analyze file -- file ../hdl/mem_stage/cache_fsm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1634602412133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634602412176 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_RegWrite main.v(16) " "Verilog HDL or VHDL warning at main.v(16): object \"ID_RegWrite\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412181 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_RegWrite main.v(16) " "Verilog HDL or VHDL warning at main.v(16): object \"EX_RegWrite\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412181 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_RegWrite main.v(16) " "Verilog HDL or VHDL warning at main.v(16): object \"MEM_RegWrite\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412181 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_MemWrite main.v(17) " "Verilog HDL or VHDL warning at main.v(17): object \"ID_MemWrite\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412181 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MemWrite main.v(17) " "Verilog HDL or VHDL warning at main.v(17): object \"EX_MemWrite\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412181 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_MemWrite main.v(17) " "Verilog HDL or VHDL warning at main.v(17): object \"WB_MemWrite\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412181 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_MemRead main.v(18) " "Verilog HDL or VHDL warning at main.v(18): object \"ID_MemRead\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412181 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_MemRead main.v(18) " "Verilog HDL or VHDL warning at main.v(18): object \"WB_MemRead\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412181 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_PCSrc main.v(19) " "Verilog HDL or VHDL warning at main.v(19): object \"EX_PCSrc\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412181 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_PCSrc main.v(19) " "Verilog HDL or VHDL warning at main.v(19): object \"MEM_PCSrc\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412181 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_PCSrc main.v(19) " "Verilog HDL or VHDL warning at main.v(19): object \"WB_PCSrc\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412181 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_ALUSrc main.v(20) " "Verilog HDL or VHDL warning at main.v(20): object \"ID_ALUSrc\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_ALUSrc main.v(20) " "Verilog HDL or VHDL warning at main.v(20): object \"MEM_ALUSrc\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_ALUSrc main.v(20) " "Verilog HDL or VHDL warning at main.v(20): object \"WB_ALUSrc\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_ALUOp main.v(21) " "Verilog HDL or VHDL warning at main.v(21): object \"ID_ALUOp\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_ALUOp main.v(21) " "Verilog HDL or VHDL warning at main.v(21): object \"MEM_ALUOp\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_ALUOp main.v(21) " "Verilog HDL or VHDL warning at main.v(21): object \"WB_ALUOp\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_FlagSel main.v(22) " "Verilog HDL or VHDL warning at main.v(22): object \"EX_FlagSel\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_FlagSel main.v(22) " "Verilog HDL or VHDL warning at main.v(22): object \"MEM_FlagSel\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_FlagSel main.v(22) " "Verilog HDL or VHDL warning at main.v(22): object \"WB_FlagSel\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ID_MemLen main.v(23) " "Verilog HDL or VHDL warning at main.v(23): object \"ID_MemLen\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MemLen main.v(23) " "Verilog HDL or VHDL warning at main.v(23): object \"EX_MemLen\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_MemLen main.v(23) " "Verilog HDL or VHDL warning at main.v(23): object \"WB_MemLen\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_Branch main.v(25) " "Verilog HDL or VHDL warning at main.v(25): object \"EX_Branch\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_Branch main.v(25) " "Verilog HDL or VHDL warning at main.v(25): object \"MEM_Branch\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_Branch main.v(25) " "Verilog HDL or VHDL warning at main.v(25): object \"WB_Branch\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_Jump main.v(26) " "Verilog HDL or VHDL warning at main.v(26): object \"EX_Jump\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_Jump main.v(26) " "Verilog HDL or VHDL warning at main.v(26): object \"MEM_Jump\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WB_Jump main.v(26) " "Verilog HDL or VHDL warning at main.v(26): object \"WB_Jump\" assigned a value but never read" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634602412182 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:PC " "Elaborating entity \"register\" for hierarchy \"register:PC\"" {  } { { "../hdl/main.v" "PC" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:sequential_adder " "Elaborating entity \"adder\" for hierarchy \"adder:sequential_adder\"" {  } { { "../hdl/main.v" "sequential_adder" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_mem text_mem:text_mem " "Elaborating entity \"text_mem\" for hierarchy \"text_mem:text_mem\"" {  } { { "../hdl/main.v" "text_mem" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412187 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "text text_mem.v(10) " "Verilog HDL warning at text_mem.v(10): object text used but never assigned" {  } { { "../hdl/if_stage/text_mem.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/if_stage/text_mem.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1634602412190 "|main|text_mem:text_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "text 0 text_mem.v(10) " "Net \"text\" at text_mem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/if_stage/text_mem.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/if_stage/text_mem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1634602412195 "|main|text_mem:text_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_prediction_unit branch_prediction_unit:branch_prediction_unit " "Elaborating entity \"branch_prediction_unit\" for hierarchy \"branch_prediction_unit:branch_prediction_unit\"" {  } { { "../hdl/main.v" "branch_prediction_unit" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412207 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state branch_prediction_unit.v(26) " "Verilog HDL Always Construct warning at branch_prediction_unit.v(26): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1634602412210 "|main|branch_prediction_unit:branch_prediction_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SBT branch_prediction_unit.v(26) " "Inferred latch for \"next_state.SBT\" at branch_prediction_unit.v(26)" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412212 "|main|branch_prediction_unit:branch_prediction_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.BT branch_prediction_unit.v(26) " "Inferred latch for \"next_state.BT\" at branch_prediction_unit.v(26)" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412212 "|main|branch_prediction_unit:branch_prediction_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.NT branch_prediction_unit.v(26) " "Inferred latch for \"next_state.NT\" at branch_prediction_unit.v(26)" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412212 "|main|branch_prediction_unit:branch_prediction_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SNT branch_prediction_unit.v(26) " "Inferred latch for \"next_state.SNT\" at branch_prediction_unit.v(26)" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602412212 "|main|branch_prediction_unit:branch_prediction_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_selector pc_selector:pc_selector " "Elaborating entity \"pc_selector\" for hierarchy \"pc_selector:pc_selector\"" {  } { { "../hdl/main.v" "pc_selector" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:IF_ID_register " "Elaborating entity \"register\" for hierarchy \"register:IF_ID_register\"" {  } { { "../hdl/main.v" "IF_ID_register" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file\"" {  } { { "../hdl/main.v" "register_file" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen ImmGen:ImmGen " "Elaborating entity \"ImmGen\" for hierarchy \"ImmGen:ImmGen\"" {  } { { "../hdl/main.v" "ImmGen" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:FwdA_mux " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:FwdA_mux\"" {  } { { "../hdl/main.v" "FwdA_mux" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparison_unit comparison_unit:comparison_unit " "Elaborating entity \"comparison_unit\" for hierarchy \"comparison_unit:comparison_unit\"" {  } { { "../hdl/main.v" "comparison_unit" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_unit " "Elaborating entity \"control\" for hierarchy \"control:control_unit\"" {  } { { "../hdl/main.v" "control_unit" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flush_unit flush_unit:ID_flush_unit " "Elaborating entity \"flush_unit\" for hierarchy \"flush_unit:ID_flush_unit\"" {  } { { "../hdl/main.v" "ID_flush_unit" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:ID_EX_register " "Elaborating entity \"register\" for hierarchy \"register:ID_EX_register\"" {  } { { "../hdl/main.v" "ID_EX_register" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "../hdl/main.v" "alu" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:EX_MEM_register " "Elaborating entity \"register\" for hierarchy \"register:EX_MEM_register\"" {  } { { "../hdl/main.v" "EX_MEM_register" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:data_mem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:data_mem\"" {  } { { "../hdl/main.v" "data_mem" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_mem.v(22) " "Verilog HDL assignment warning at data_mem.v(22): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/mem_stage/data_mem.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mem_stage/data_mem.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634602412313 "|main|data_mem:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_mem.v(23) " "Verilog HDL assignment warning at data_mem.v(23): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/mem_stage/data_mem.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mem_stage/data_mem.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634602412313 "|main|data_mem:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_mem.v(24) " "Verilog HDL assignment warning at data_mem.v(24): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/mem_stage/data_mem.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mem_stage/data_mem.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634602412313 "|main|data_mem:data_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_mem.v(25) " "Verilog HDL assignment warning at data_mem.v(25): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/mem_stage/data_mem.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/mem_stage/data_mem.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634602412313 "|main|data_mem:data_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:mem_mux " "Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:mem_mux\"" {  } { { "../hdl/main.v" "mem_mux" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:MEM_WB_register " "Elaborating entity \"register\" for hierarchy \"register:MEM_WB_register\"" {  } { { "../hdl/main.v" "MEM_WB_register" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:forwarding_unit " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:forwarding_unit\"" {  } { { "../hdl/main.v" "forwarding_unit" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stalling_unit stalling_unit:stalling_unit " "Elaborating entity \"stalling_unit\" for hierarchy \"stalling_unit:stalling_unit\"" {  } { { "../hdl/main.v" "stalling_unit" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602412321 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "branch_prediction_unit:branch_prediction_unit\|next_state.SBT_86 " "LATCH primitive \"branch_prediction_unit:branch_prediction_unit\|next_state.SBT_86\" is permanently disabled" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 26 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1634602412906 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "branch_prediction_unit:branch_prediction_unit\|next_state.BT_98 " "LATCH primitive \"branch_prediction_unit:branch_prediction_unit\|next_state.BT_98\" is permanently disabled" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 26 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1634602412907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "branch_prediction_unit:branch_prediction_unit\|next_state.NT_110 " "LATCH primitive \"branch_prediction_unit:branch_prediction_unit\|next_state.NT_110\" is permanently disabled" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 26 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1634602412907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "branch_prediction_unit:branch_prediction_unit\|next_state.SNT_122 " "LATCH primitive \"branch_prediction_unit:branch_prediction_unit\|next_state.SNT_122\" is permanently disabled" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 26 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1634602412907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "branch_prediction_unit:branch_prediction_unit\|next_state.SBT_86 " "LATCH primitive \"branch_prediction_unit:branch_prediction_unit\|next_state.SBT_86\" is permanently disabled" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 26 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1634602412962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "branch_prediction_unit:branch_prediction_unit\|next_state.BT_98 " "LATCH primitive \"branch_prediction_unit:branch_prediction_unit\|next_state.BT_98\" is permanently disabled" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 26 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1634602412962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "branch_prediction_unit:branch_prediction_unit\|next_state.NT_110 " "LATCH primitive \"branch_prediction_unit:branch_prediction_unit\|next_state.NT_110\" is permanently disabled" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 26 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1634602412962 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "branch_prediction_unit:branch_prediction_unit\|next_state.SNT_122 " "LATCH primitive \"branch_prediction_unit:branch_prediction_unit\|next_state.SNT_122\" is permanently disabled" {  } { { "../hdl/branch_prediction_unit.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/branch_prediction_unit.v" 26 0 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1634602412962 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634602413209 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/synthesis/output_files/risc-v-32.map.smsg " "Generated suppressed messages file C:/Users/david/Desktop/Logic Design Projects/risc-v-32/synthesis/output_files/risc-v-32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602413354 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634602413537 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634602413537 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634602413688 "|main|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "../hdl/main.v" "" { Text "C:/Users/david/Desktop/Logic Design Projects/risc-v-32/hdl/main.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634602413688 "|main|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634602413688 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634602413688 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634602413688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634602413688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634602413747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 18 20:13:33 2021 " "Processing ended: Mon Oct 18 20:13:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634602413747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634602413747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634602413747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634602413747 ""}
