{"vcs1":{"timestamp_begin":1739352916.465987315, "rt":0.27, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739352916.813386918, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739352917.131815516, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739352916.238098095}
{"VCS_COMP_START_TIME": 1739352916.238098095}
{"VCS_COMP_END_TIME": 1739352917.350982688}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265540}}
{"vcselab": {"peak_mem": 150348}}
