  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir D:/Vitis/shaAccel/chunkIteration/chunkIteration 
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/Vitis/shaAccel/chunkIteration/chunkIteration/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'D:/Vitis/shaAccel/chunkIteration/chunkIteration'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file D:/Vitis/shaAccel/chunkIteration/hls_config.cfg
WARNING: [HLS 200-2001] file not found '../New Text Document.txt' see [hls] from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'syn.file=chunkIter.cpp' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/chunkIteration/chunkIter.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=chunkIter.h' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/chunkIteration/chunkIter.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../New Text Document.txt' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(9)
WARNING: [HLS 200-40] Cannot find design file '../New'
WARNING: [HLS 200-40] Cannot find design file 'Text'
WARNING: [HLS 200-40] Cannot find design file 'Document.txt'
INFO: [HLS 200-1465] Applying config ini 'syn.file=../dataTypes.h' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/dataTypes.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../functions256.h' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'D:/Vitis/shaAccel/functions256.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb.cpp' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(12)
INFO: [HLS 200-10] Adding test bench file 'D:/Vitis/shaAccel/chunkIteration/tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=./ans.dat' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(13)
INFO: [HLS 200-10] Adding test bench file 'D:/Vitis/shaAccel/chunkIteration/ans.dat' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=./in.dat' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(14)
INFO: [HLS 200-10] Adding test bench file 'D:/Vitis/shaAccel/chunkIteration/in.dat' to the project
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xa7s6cpga196-2I' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xa7s6-cpga196-2I'
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from D:/Vitis/shaAccel/chunkIteration/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file D:/Vitis/shaAccel/chunkIteration/chunkIteration/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../tb.cpp in debug mode
   Compiling ../../../../chunkIter.cpp in debug mode
   Generating csim.exe
Makefile.rules:348: recipe for target 'csim.exe' failed
In file included from ../../../../tb.cpp:5:
In file included from ../../../../chunkIter.h:4:
In file included from ../../../../../dataTypes.h:4:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../chunkIter.cpp:1:
In file included from ../../../../chunkIter.h:4:
In file included from ../../../../../dataTypes.h:4:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
ld.lld: error: undefined symbol: sum1_256(ap_uint<32>*, ap_uint<32>*)
>>> referenced by ../../../../chunkIter.cpp:9
>>>               obj/chunkIter.o:(chunkIter(ap_uint<32>*, ap_uint<32>*, ap_uint<32>*, ap_uint<32>*))

ld.lld: error: undefined symbol: sum0_256(ap_uint<32>*, ap_uint<32>*)
>>> referenced by ../../../../chunkIter.cpp:10
>>>               obj/chunkIter.o:(chunkIter(ap_uint<32>*, ap_uint<32>*, ap_uint<32>*, ap_uint<32>*))

ld.lld: error: undefined symbol: ch_256(ap_uint<32>*, ap_uint<32>*, ap_uint<32>*, ap_uint<32>*)
>>> referenced by ../../../../chunkIter.cpp:11
>>>               obj/chunkIter.o:(chunkIter(ap_uint<32>*, ap_uint<32>*, ap_uint<32>*, ap_uint<32>*))

ld.lld: error: undefined symbol: maj_256(ap_uint<32>*, ap_uint<32>*, ap_uint<32>*, ap_uint<32>*)
>>> referenced by ../../../../chunkIter.cpp:12
>>>               obj/chunkIter.o:(chunkIter(ap_uint<32>*, ap_uint<32>*, ap_uint<32>*, ap_uint<32>*))
clang++: error: linker command failed with exit code 1 (use -v to see invocation)
make: *** [csim.exe] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
ERROR: 4
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 2 seconds. Total elapsed time: 23.152 seconds; peak allocated memory: 143.895 MB.
