# do /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/rftafas/Projects/stdblocks/scheduler_lib/vunit_out/modelsim/modelsim.ini -wlf /home/rftafas/Projects/stdblocks/scheduler_lib/vunit_out/test_output/stdblocks.scheduler_lib_tb.Sanity_check_for_system._331bff47b95538ad76ac508cf6f39ad90fe696f2/modelsim/vsim.wlf -quiet -t ps -onfinish stop stdblocks.scheduler_lib_tb(simulation) -L vunit_lib -L expert -L stdblocks -g/scheduler_lib_tb/runner_cfg="active python runner : true,enabled_test_cases : Sanity check for system.,output path : /home/rftafas/Projects/stdblocks/scheduler_lib/vunit_out/test_output/stdblocks.scheduler_lib_tb.Sanity_check_for_system._331bff47b95538ad76ac508cf6f39ad90fe696f2/,tb path : /home/rftafas/Projects/stdblocks/scheduler_lib/,use_color : true" 
# Start time: 21:48:58 on Nov 19,2020
# ** Warning: Design size of 22945 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Note: System Sane. Begin tests.
#    Time: 0 ps  Iteration: 1  Instance: /scheduler_lib_tb
# ** Fatal: (vsim-3341) Cannot open file "/home/rftafas/Projects/stdblocks/scheduler_lib/vunit_out/test_output/stdblocks.scheduler_lib_tb.Sanity_check_for_system._331bff47b95538ad76ac508cf6f39ad90fe696f2/vunit_results"; it is already open.
#    Time: 0 ps  Iteration: 1  Process: /scheduler_lib_tb/main File: /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/core/src/core_pkg.vhd
# Fatal error in Subprogram setup at /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/core/src/core_pkg.vhd line 32
# 
# HDL call sequence:
# Stopped at /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/core/src/core_pkg.vhd 32 Subprogram setup
# called from  /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/run/src/run.vhd 43 Subprogram test_runner_setup
# called from  /home/rftafas/Projects/stdblocks/scheduler_lib/scheduler_lib_tb.vhd 47 Process main
# 
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/core/src/core_pkg.vhd 32 return [address 0xf6a2d2c9] Subprogram setup
# called from  /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/run/src/run.vhd 43 return [address 0xf6d811ec] Subprogram test_runner_setup
# called from  /home/rftafas/Projects/stdblocks/scheduler_lib/scheduler_lib_tb.vhd 47 return [address 0xf6d86a42] Process main
# 
# 
# Surrounding code from 'see' command
#   27 : package body core_pkg is
#   28 :   file test_results : text;
#   29 : 
#   30 :   procedure setup(file_name : string) is
#   31 :   begin
# ->32 :     file_open(test_results, file_name, write_mode);
#   33 :   end procedure;
#   34 : 
#   35 :   procedure test_start(test_name : string) is
#   36 :     variable l : line;
# 
# End time: 21:48:58 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# vsim -modelsimini /home/rftafas/Projects/stdblocks/scheduler_lib/vunit_out/modelsim/modelsim.ini -wlf /home/rftafas/Projects/stdblocks/scheduler_lib/vunit_out/test_output/stdblocks.scheduler_lib_tb.Select_Channel_ceabbe1edf1e244f2b75e309c557237318bfcc25/modelsim/vsim.wlf -quiet -t ps -onfinish stop stdblocks.scheduler_lib_tb(simulation) -L vunit_lib -L expert -L stdblocks -g/scheduler_lib_tb/runner_cfg="active python runner : true,enabled_test_cases : Select Channel,output path : /home/rftafas/Projects/stdblocks/scheduler_lib/vunit_out/test_output/stdblocks.scheduler_lib_tb.Select_Channel_ceabbe1edf1e244f2b75e309c557237318bfcc25/,tb path : /home/rftafas/Projects/stdblocks/scheduler_lib/,use_color : true" 
# Start time: 21:48:58 on Nov 19,2020
# ** Warning: Design size of 22945 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
#         [22;96;49m10000 ps[0m - [1;37;49mcheck[0m                -   [1;31;49mERROR[0m - True check failed Pass.
# ** Failure: Stop simulation on log level error
#    Time: 10 ns  Iteration: 0  Process: /scheduler_lib_tb/main File: /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/core/src/core_pkg.vhd
# Break in Subprogram core_failure at /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/core/src/core_pkg.vhd line 84
# Stopped at /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/core/src/core_pkg.vhd line 84
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/core/src/core_pkg.vhd 84 return [address 0xf6a2d4ca] Subprogram core_failure
# called from  /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 748 return [address 0xf6a3d02e] Subprogram decrease_stop_count
# called from  /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 743 return [address 0xf6a3d116] Subprogram decrease_stop_count
# called from  /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/logging/src/logger_pkg-body.vhd 920 return [address 0xf6a37919] Subprogram log
# called from  /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/check/src/checker_pkg-body.vhd 119 return [address 0xf6a4a315] Subprogram failing_check
# called from  /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/check/src/check.vhd 377 return [address 0xf6a4c688] Subprogram check_true
# called from  /opt/quicklogic/conda/lib/python3.7/site-packages/vunit/vhdl/check/src/check.vhd 405 return [address 0xf6a4c888] Subprogram check_true
# called from  /home/rftafas/Projects/stdblocks/scheduler_lib/scheduler_lib_tb.vhd 61 return [address 0xf6d86c85] Process main
# 
# 
# Surrounding code from 'see' command
#   79 :   begin
#   80 :     if core_failure_is_mocked then
#   81 :       set(core_failure_mock_state, core_failure_called_idx, 1);
#   82 :       reallocate(to_string_ptr(get(core_failure_mock_state, core_failure_message_idx)), msg);
#   83 :     else
# ->84 :       report msg severity failure;
#   85 :     end if;
#   86 :   end;
#   87 : 
#   88 :   procedure check_core_failure(msg : string := "") is
# 
# End time: 21:48:59 on Nov 19,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
