//this file is generated by python script mkurom.py.
//Do not edit under pain of losing your edits!
parameter BIT_WIDTH=32,ADDR_WIDTH=32,UCODE_WIDTH=23+1,UIP_WIDTH=3+1; 


  logic     halt;
  logic     branch_en;
  logic     jump_en;
  logic     reg_file_wr_en;
  logic     dbus_sel_alu;
  logic     dbus_sel_data_mem;
  logic     dbus_sel_pc_plus_4;
  logic     data_mem_wr_en;
  logic     alu_use_im;
  logic     r_type;
  logic     i_type;
  logic     s_type;
  logic     b_type;
  logic     u_type;
  logic     j_type;
  logic     alu_sel_add;
  logic     alu_sel_sub;
  logic     alu_sel_mul;
  logic     alu_sel_mulh;
  logic     alu_sel_mulhsu;
  logic     alu_sel_mulhu;
  logic     alu_sel_and;
  logic     alu_sel_or;
  logic     alu_sel_slt;
  logic [UCODE_WIDTH-1:0] sig;
  assign {halt,branch_en,jump_en,reg_file_wr_en,dbus_sel_alu,dbus_sel_data_mem,dbus_sel_pc_plus_4,data_mem_wr_en,alu_use_im,r_type,i_type,s_type,b_type,u_type,j_type,alu_sel_add,alu_sel_sub,alu_sel_mul,alu_sel_mulh,alu_sel_mulhsu,alu_sel_mulhu,alu_sel_and,alu_sel_or,alu_sel_slt} = sig;
