# Finite-State-Machine-Datapath
The objective of this lab is to use a finite-state machine integrated with a datapath to calculate the number of asserted bits in a given input using several different SystemVerilog models.
