[2025-09-17 05:29:51] START suite=qualcomm_srv trace=srv325_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv325_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2582590 heartbeat IPC: 3.872 cumulative IPC: 3.872 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5000190 cumulative IPC: 4 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5000190 cumulative IPC: 4 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5000191 heartbeat IPC: 4.136 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13355305 heartbeat IPC: 1.197 cumulative IPC: 1.197 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 21757756 heartbeat IPC: 1.19 cumulative IPC: 1.193 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 30117349 heartbeat IPC: 1.196 cumulative IPC: 1.194 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 38490048 heartbeat IPC: 1.194 cumulative IPC: 1.194 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 46850730 heartbeat IPC: 1.196 cumulative IPC: 1.195 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 55243076 heartbeat IPC: 1.192 cumulative IPC: 1.194 (Simulation time: 00 hr 08 min 02 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv325_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000021 cycles: 63669379 heartbeat IPC: 1.187 cumulative IPC: 1.193 (Simulation time: 00 hr 09 min 10 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 72075762 heartbeat IPC: 1.19 cumulative IPC: 1.193 (Simulation time: 00 hr 10 min 18 sec)
Heartbeat CPU 0 instructions: 110000023 cycles: 80475353 heartbeat IPC: 1.191 cumulative IPC: 1.192 (Simulation time: 00 hr 11 min 23 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 83918922 cumulative IPC: 1.192 (Simulation time: 00 hr 12 min 32 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 83918922 cumulative IPC: 1.192 (Simulation time: 00 hr 12 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv325_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.192 instructions: 100000000 cycles: 83918922
CPU 0 Branch Prediction Accuracy: 92.5% MPKI: 13.31 Average ROB Occupancy at Mispredict: 29.45
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08534
BRANCH_INDIRECT: 0.369
BRANCH_CONDITIONAL: 11.48
BRANCH_DIRECT_CALL: 0.4201
BRANCH_INDIRECT_CALL: 0.5434
BRANCH_RETURN: 0.4055


====Backend Stall Breakdown====
ROB_STALL: 10408
LQ_STALL: 0
SQ_STALL: 59783


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 72
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 2.4610064

== Total ==
ADDR_TRANS: 72
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 10319

== Counts ==
ADDR_TRANS: 1
REPLAY_LOAD: 1
NON_REPLAY_LOAD: 4193

cpu0->cpu0_STLB TOTAL        ACCESS:    2114184 HIT:    2113384 MISS:        800 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2114184 HIT:    2113384 MISS:        800 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 114.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9440913 HIT:    8615167 MISS:     825746 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7718105 HIT:    7031384 MISS:     686721 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     578733 HIT:     475975 MISS:     102758 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1142654 HIT:    1107304 MISS:      35350 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1421 HIT:        504 MISS:        917 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.05 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15852148 HIT:    7779717 MISS:    8072431 MSHR_MERGE:    1977692
cpu0->cpu0_L1I LOAD         ACCESS:   15852148 HIT:    7779717 MISS:    8072431 MSHR_MERGE:    1977692
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.79 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30542797 HIT:   26637156 MISS:    3905641 MSHR_MERGE:    1702114
cpu0->cpu0_L1D LOAD         ACCESS:   16679342 HIT:   14560598 MISS:    2118744 MSHR_MERGE:     495376
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13861838 HIT:   12076398 MISS:    1785440 MSHR_MERGE:    1206702
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1617 HIT:        160 MISS:       1457 MSHR_MERGE:         36
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.39 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12997632 HIT:   10705204 MISS:    2292428 MSHR_MERGE:    1163343
cpu0->cpu0_ITLB LOAD         ACCESS:   12997632 HIT:   10705204 MISS:    2292428 MSHR_MERGE:    1163343
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.018 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29070612 HIT:   27756987 MISS:    1313625 MSHR_MERGE:     328526
cpu0->cpu0_DTLB LOAD         ACCESS:   29070612 HIT:   27756987 MISS:    1313625 MSHR_MERGE:     328526
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.085 cycles
cpu0->LLC TOTAL        ACCESS:     947424 HIT:     937759 MISS:       9665 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     686721 HIT:     677307 MISS:       9414 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     102758 HIT:     102754 MISS:          4 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     157028 HIT:     157025 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        917 HIT:        673 MISS:        244 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 115.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         16
  ROW_BUFFER_MISS:       9646
  AVG DBUS CONGESTED CYCLE: 2.99
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          6
  FULL:          0
Channel 0 REFRESHES ISSUED:       6993

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       537609       531456        57017          657
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           10           72           60           20
  STLB miss resolved @ L2C                0           34          295          248           23
  STLB miss resolved @ LLC                0           64          277          346           36
  STLB miss resolved @ MEM                0            0           72          144          102

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             197729        49922      1530797       145116           27
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           11            3            8
  STLB miss resolved @ L2C                0            0            3            1            0
  STLB miss resolved @ LLC                0           14           39           42            1
  STLB miss resolved @ MEM                0            0            8           24           21
[2025-09-17 05:42:23] END   suite=qualcomm_srv trace=srv325_ap (rc=0)
