// Seed: 3623940509
module module_0 (
    input  tri1  id_0,
    input  tri1  id_1,
    output tri1  id_2,
    output wire  id_3,
    input  uwire id_4,
    output wor   id_5,
    output wire  id_6,
    input  wand  id_7,
    output tri   id_8
);
  assign id_6 = id_7;
  logic id_10;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd55,
    parameter id_5 = 32'd90
) (
    output wor   id_0 [id_1 : -1]
    , id_4,
    input  wire  _id_1,
    input  uwire id_2
);
  logic _id_5, id_6;
  wire [1 : {  id_5  ,  id_1  }] id_7, id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
