|top
a[0] <= ram:uut.port7
a[1] <= ram:uut.port7
a[2] <= ram:uut.port7
a[3] <= ram:uut.port7
a[4] <= ram:uut.port7
a[5] <= ram:uut.port7
a[6] <= ram:uut.port7
a[7] <= ram:uut.port7
a[8] <= ram:uut.port7
a[9] <= ram:uut.port7
a[10] <= ram:uut.port7
a[11] <= ram:uut.port7
a[12] <= ram:uut.port7
a[13] <= ram:uut.port7
a[14] <= ram:uut.port7
a[15] <= ram:uut.port7
a[16] <= ram:uut.port7
a[17] <= ram:uut.port7
a[18] <= ram:uut.port7
a[19] <= ram:uut.port7
a[20] <= ram:uut.port7
a[21] <= ram:uut.port7
a[22] <= ram:uut.port7
a[23] <= ram:uut.port7
a[24] <= ram:uut.port7
a[25] <= ram:uut.port7
a[26] <= ram:uut.port7
a[27] <= ram:uut.port7
a[28] <= ram:uut.port7
a[29] <= ram:uut.port7
a[30] <= ram:uut.port7
a[31] <= ram:uut.port7
b[0] <= ram:uut.port8
b[1] <= ram:uut.port8
b[2] <= ram:uut.port8
b[3] <= ram:uut.port8
b[4] <= ram:uut.port8
b[5] <= ram:uut.port8
b[6] <= ram:uut.port8
b[7] <= ram:uut.port8
b[8] <= ram:uut.port8
b[9] <= ram:uut.port8
b[10] <= ram:uut.port8
b[11] <= ram:uut.port8
b[12] <= ram:uut.port8
b[13] <= ram:uut.port8
b[14] <= ram:uut.port8
b[15] <= ram:uut.port8
b[16] <= ram:uut.port8
b[17] <= ram:uut.port8
b[18] <= ram:uut.port8
b[19] <= ram:uut.port8
b[20] <= ram:uut.port8
b[21] <= ram:uut.port8
b[22] <= ram:uut.port8
b[23] <= ram:uut.port8
b[24] <= ram:uut.port8
b[25] <= ram:uut.port8
b[26] <= ram:uut.port8
b[27] <= ram:uut.port8
b[28] <= ram:uut.port8
b[29] <= ram:uut.port8
b[30] <= ram:uut.port8
b[31] <= ram:uut.port8
reset => S.OUTPUTSELECT
reset => S.OUTPUTSELECT
reset => S.OUTPUTSELECT
reset => S.OUTPUTSELECT
reset => S.OUTPUTSELECT
reset => S.OUTPUTSELECT
clock => clock.IN1


|top|mat_mult:u1
out[0] <= add:u3.port0
out[1] <= add:u3.port0
out[2] <= add:u3.port0
out[3] <= add:u3.port0
out[4] <= add:u3.port0
out[5] <= add:u3.port0
out[6] <= add:u3.port0
out[7] <= add:u3.port0
out[8] <= add:u3.port0
out[9] <= add:u3.port0
out[10] <= add:u3.port0
out[11] <= add:u3.port0
out[12] <= add:u3.port0
out[13] <= add:u3.port0
out[14] <= add:u3.port0
out[15] <= add:u3.port0
out[16] <= add:u3.port0
out[17] <= add:u3.port0
out[18] <= add:u3.port0
out[19] <= add:u3.port0
out[20] <= add:u3.port0
out[21] <= add:u3.port0
out[22] <= add:u3.port0
out[23] <= add:u3.port0
out[24] <= add:u3.port0
out[25] <= add:u3.port0
out[26] <= add:u3.port0
out[27] <= add:u3.port0
out[28] <= add:u3.port0
out[29] <= add:u3.port0
out[30] <= add:u3.port0
out[31] <= add:u3.port0
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN1
a1[5] => a1[5].IN1
a1[6] => a1[6].IN1
a1[7] => a1[7].IN1
a1[8] => a1[8].IN1
a1[9] => a1[9].IN1
a1[10] => a1[10].IN1
a1[11] => a1[11].IN1
a1[12] => a1[12].IN1
a1[13] => a1[13].IN1
a1[14] => a1[14].IN1
a1[15] => a1[15].IN1
a1[16] => a1[16].IN1
a1[17] => a1[17].IN1
a1[18] => a1[18].IN1
a1[19] => a1[19].IN1
a1[20] => a1[20].IN1
a1[21] => a1[21].IN1
a1[22] => a1[22].IN1
a1[23] => a1[23].IN1
a1[24] => a1[24].IN1
a1[25] => a1[25].IN1
a1[26] => a1[26].IN1
a1[27] => a1[27].IN1
a1[28] => a1[28].IN1
a1[29] => a1[29].IN1
a1[30] => a1[30].IN1
a1[31] => a1[31].IN1
a2[0] => a2[0].IN1
a2[1] => a2[1].IN1
a2[2] => a2[2].IN1
a2[3] => a2[3].IN1
a2[4] => a2[4].IN1
a2[5] => a2[5].IN1
a2[6] => a2[6].IN1
a2[7] => a2[7].IN1
a2[8] => a2[8].IN1
a2[9] => a2[9].IN1
a2[10] => a2[10].IN1
a2[11] => a2[11].IN1
a2[12] => a2[12].IN1
a2[13] => a2[13].IN1
a2[14] => a2[14].IN1
a2[15] => a2[15].IN1
a2[16] => a2[16].IN1
a2[17] => a2[17].IN1
a2[18] => a2[18].IN1
a2[19] => a2[19].IN1
a2[20] => a2[20].IN1
a2[21] => a2[21].IN1
a2[22] => a2[22].IN1
a2[23] => a2[23].IN1
a2[24] => a2[24].IN1
a2[25] => a2[25].IN1
a2[26] => a2[26].IN1
a2[27] => a2[27].IN1
a2[28] => a2[28].IN1
a2[29] => a2[29].IN1
a2[30] => a2[30].IN1
a2[31] => a2[31].IN1
a3[0] => a3[0].IN1
a3[1] => a3[1].IN1
a3[2] => a3[2].IN1
a3[3] => a3[3].IN1
a3[4] => a3[4].IN1
a3[5] => a3[5].IN1
a3[6] => a3[6].IN1
a3[7] => a3[7].IN1
a3[8] => a3[8].IN1
a3[9] => a3[9].IN1
a3[10] => a3[10].IN1
a3[11] => a3[11].IN1
a3[12] => a3[12].IN1
a3[13] => a3[13].IN1
a3[14] => a3[14].IN1
a3[15] => a3[15].IN1
a3[16] => a3[16].IN1
a3[17] => a3[17].IN1
a3[18] => a3[18].IN1
a3[19] => a3[19].IN1
a3[20] => a3[20].IN1
a3[21] => a3[21].IN1
a3[22] => a3[22].IN1
a3[23] => a3[23].IN1
a3[24] => a3[24].IN1
a3[25] => a3[25].IN1
a3[26] => a3[26].IN1
a3[27] => a3[27].IN1
a3[28] => a3[28].IN1
a3[29] => a3[29].IN1
a3[30] => a3[30].IN1
a3[31] => a3[31].IN1
a4[0] => a4[0].IN1
a4[1] => a4[1].IN1
a4[2] => a4[2].IN1
a4[3] => a4[3].IN1
a4[4] => a4[4].IN1
a4[5] => a4[5].IN1
a4[6] => a4[6].IN1
a4[7] => a4[7].IN1
a4[8] => a4[8].IN1
a4[9] => a4[9].IN1
a4[10] => a4[10].IN1
a4[11] => a4[11].IN1
a4[12] => a4[12].IN1
a4[13] => a4[13].IN1
a4[14] => a4[14].IN1
a4[15] => a4[15].IN1
a4[16] => a4[16].IN1
a4[17] => a4[17].IN1
a4[18] => a4[18].IN1
a4[19] => a4[19].IN1
a4[20] => a4[20].IN1
a4[21] => a4[21].IN1
a4[22] => a4[22].IN1
a4[23] => a4[23].IN1
a4[24] => a4[24].IN1
a4[25] => a4[25].IN1
a4[26] => a4[26].IN1
a4[27] => a4[27].IN1
a4[28] => a4[28].IN1
a4[29] => a4[29].IN1
a4[30] => a4[30].IN1
a4[31] => a4[31].IN1
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN1
b1[5] => b1[5].IN1
b1[6] => b1[6].IN1
b1[7] => b1[7].IN1
b1[8] => b1[8].IN1
b1[9] => b1[9].IN1
b1[10] => b1[10].IN1
b1[11] => b1[11].IN1
b1[12] => b1[12].IN1
b1[13] => b1[13].IN1
b1[14] => b1[14].IN1
b1[15] => b1[15].IN1
b1[16] => b1[16].IN1
b1[17] => b1[17].IN1
b1[18] => b1[18].IN1
b1[19] => b1[19].IN1
b1[20] => b1[20].IN1
b1[21] => b1[21].IN1
b1[22] => b1[22].IN1
b1[23] => b1[23].IN1
b1[24] => b1[24].IN1
b1[25] => b1[25].IN1
b1[26] => b1[26].IN1
b1[27] => b1[27].IN1
b1[28] => b1[28].IN1
b1[29] => b1[29].IN1
b1[30] => b1[30].IN1
b1[31] => b1[31].IN1
b2[0] => b2[0].IN1
b2[1] => b2[1].IN1
b2[2] => b2[2].IN1
b2[3] => b2[3].IN1
b2[4] => b2[4].IN1
b2[5] => b2[5].IN1
b2[6] => b2[6].IN1
b2[7] => b2[7].IN1
b2[8] => b2[8].IN1
b2[9] => b2[9].IN1
b2[10] => b2[10].IN1
b2[11] => b2[11].IN1
b2[12] => b2[12].IN1
b2[13] => b2[13].IN1
b2[14] => b2[14].IN1
b2[15] => b2[15].IN1
b2[16] => b2[16].IN1
b2[17] => b2[17].IN1
b2[18] => b2[18].IN1
b2[19] => b2[19].IN1
b2[20] => b2[20].IN1
b2[21] => b2[21].IN1
b2[22] => b2[22].IN1
b2[23] => b2[23].IN1
b2[24] => b2[24].IN1
b2[25] => b2[25].IN1
b2[26] => b2[26].IN1
b2[27] => b2[27].IN1
b2[28] => b2[28].IN1
b2[29] => b2[29].IN1
b2[30] => b2[30].IN1
b2[31] => b2[31].IN1
b3[0] => b3[0].IN1
b3[1] => b3[1].IN1
b3[2] => b3[2].IN1
b3[3] => b3[3].IN1
b3[4] => b3[4].IN1
b3[5] => b3[5].IN1
b3[6] => b3[6].IN1
b3[7] => b3[7].IN1
b3[8] => b3[8].IN1
b3[9] => b3[9].IN1
b3[10] => b3[10].IN1
b3[11] => b3[11].IN1
b3[12] => b3[12].IN1
b3[13] => b3[13].IN1
b3[14] => b3[14].IN1
b3[15] => b3[15].IN1
b3[16] => b3[16].IN1
b3[17] => b3[17].IN1
b3[18] => b3[18].IN1
b3[19] => b3[19].IN1
b3[20] => b3[20].IN1
b3[21] => b3[21].IN1
b3[22] => b3[22].IN1
b3[23] => b3[23].IN1
b3[24] => b3[24].IN1
b3[25] => b3[25].IN1
b3[26] => b3[26].IN1
b3[27] => b3[27].IN1
b3[28] => b3[28].IN1
b3[29] => b3[29].IN1
b3[30] => b3[30].IN1
b3[31] => b3[31].IN1
b4[0] => b4[0].IN1
b4[1] => b4[1].IN1
b4[2] => b4[2].IN1
b4[3] => b4[3].IN1
b4[4] => b4[4].IN1
b4[5] => b4[5].IN1
b4[6] => b4[6].IN1
b4[7] => b4[7].IN1
b4[8] => b4[8].IN1
b4[9] => b4[9].IN1
b4[10] => b4[10].IN1
b4[11] => b4[11].IN1
b4[12] => b4[12].IN1
b4[13] => b4[13].IN1
b4[14] => b4[14].IN1
b4[15] => b4[15].IN1
b4[16] => b4[16].IN1
b4[17] => b4[17].IN1
b4[18] => b4[18].IN1
b4[19] => b4[19].IN1
b4[20] => b4[20].IN1
b4[21] => b4[21].IN1
b4[22] => b4[22].IN1
b4[23] => b4[23].IN1
b4[24] => b4[24].IN1
b4[25] => b4[25].IN1
b4[26] => b4[26].IN1
b4[27] => b4[27].IN1
b4[28] => b4[28].IN1
b4[29] => b4[29].IN1
b4[30] => b4[30].IN1
b4[31] => b4[31].IN1


|top|mat_mult:u1|mult:u2
c1[0] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[1] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[2] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[3] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[4] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[5] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[6] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[7] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[8] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[9] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[10] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[11] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[12] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[13] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[14] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[15] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[16] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[17] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[18] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[19] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[20] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[21] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[22] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[23] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[24] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[25] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[26] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[27] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[28] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[29] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[30] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c1[31] <= Mult0.DB_MAX_OUTPUT_PORT_TYPE
c2[0] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[1] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[2] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[3] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[4] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[5] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[6] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[7] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[8] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[9] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[10] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[11] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[12] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[13] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[14] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[15] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[16] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[17] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[18] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[19] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[20] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[21] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[22] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[23] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[24] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[25] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[26] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[27] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[28] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[29] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[30] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c2[31] <= Mult1.DB_MAX_OUTPUT_PORT_TYPE
c3[0] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[1] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[2] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[3] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[4] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[5] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[6] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[7] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[8] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[9] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[10] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[11] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[12] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[13] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[14] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[15] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[16] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[17] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[18] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[19] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[20] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[21] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[22] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[23] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[24] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[25] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[26] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[27] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[28] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[29] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[30] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c3[31] <= Mult2.DB_MAX_OUTPUT_PORT_TYPE
c4[0] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[1] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[2] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[3] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[4] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[5] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[6] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[7] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[8] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[9] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[10] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[11] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[12] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[13] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[14] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[15] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[16] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[17] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[18] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[19] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[20] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[21] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[22] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[23] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[24] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[25] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[26] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[27] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[28] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[29] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[30] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
c4[31] <= Mult3.DB_MAX_OUTPUT_PORT_TYPE
q[0] => Mult0.IN31
q[1] => Mult0.IN30
q[2] => Mult0.IN29
q[3] => Mult0.IN28
q[4] => Mult0.IN27
q[5] => Mult0.IN26
q[6] => Mult0.IN25
q[7] => Mult0.IN24
q[8] => Mult0.IN23
q[9] => Mult0.IN22
q[10] => Mult0.IN21
q[11] => Mult0.IN20
q[12] => Mult0.IN19
q[13] => Mult0.IN18
q[14] => Mult0.IN17
q[15] => Mult0.IN16
q[16] => Mult0.IN15
q[17] => Mult0.IN14
q[18] => Mult0.IN13
q[19] => Mult0.IN12
q[20] => Mult0.IN11
q[21] => Mult0.IN10
q[22] => Mult0.IN9
q[23] => Mult0.IN8
q[24] => Mult0.IN7
q[25] => Mult0.IN6
q[26] => Mult0.IN5
q[27] => Mult0.IN4
q[28] => Mult0.IN3
q[29] => Mult0.IN2
q[30] => Mult0.IN1
q[31] => Mult0.IN0
w[0] => Mult1.IN31
w[1] => Mult1.IN30
w[2] => Mult1.IN29
w[3] => Mult1.IN28
w[4] => Mult1.IN27
w[5] => Mult1.IN26
w[6] => Mult1.IN25
w[7] => Mult1.IN24
w[8] => Mult1.IN23
w[9] => Mult1.IN22
w[10] => Mult1.IN21
w[11] => Mult1.IN20
w[12] => Mult1.IN19
w[13] => Mult1.IN18
w[14] => Mult1.IN17
w[15] => Mult1.IN16
w[16] => Mult1.IN15
w[17] => Mult1.IN14
w[18] => Mult1.IN13
w[19] => Mult1.IN12
w[20] => Mult1.IN11
w[21] => Mult1.IN10
w[22] => Mult1.IN9
w[23] => Mult1.IN8
w[24] => Mult1.IN7
w[25] => Mult1.IN6
w[26] => Mult1.IN5
w[27] => Mult1.IN4
w[28] => Mult1.IN3
w[29] => Mult1.IN2
w[30] => Mult1.IN1
w[31] => Mult1.IN0
e[0] => Mult2.IN31
e[1] => Mult2.IN30
e[2] => Mult2.IN29
e[3] => Mult2.IN28
e[4] => Mult2.IN27
e[5] => Mult2.IN26
e[6] => Mult2.IN25
e[7] => Mult2.IN24
e[8] => Mult2.IN23
e[9] => Mult2.IN22
e[10] => Mult2.IN21
e[11] => Mult2.IN20
e[12] => Mult2.IN19
e[13] => Mult2.IN18
e[14] => Mult2.IN17
e[15] => Mult2.IN16
e[16] => Mult2.IN15
e[17] => Mult2.IN14
e[18] => Mult2.IN13
e[19] => Mult2.IN12
e[20] => Mult2.IN11
e[21] => Mult2.IN10
e[22] => Mult2.IN9
e[23] => Mult2.IN8
e[24] => Mult2.IN7
e[25] => Mult2.IN6
e[26] => Mult2.IN5
e[27] => Mult2.IN4
e[28] => Mult2.IN3
e[29] => Mult2.IN2
e[30] => Mult2.IN1
e[31] => Mult2.IN0
r[0] => Mult3.IN31
r[1] => Mult3.IN30
r[2] => Mult3.IN29
r[3] => Mult3.IN28
r[4] => Mult3.IN27
r[5] => Mult3.IN26
r[6] => Mult3.IN25
r[7] => Mult3.IN24
r[8] => Mult3.IN23
r[9] => Mult3.IN22
r[10] => Mult3.IN21
r[11] => Mult3.IN20
r[12] => Mult3.IN19
r[13] => Mult3.IN18
r[14] => Mult3.IN17
r[15] => Mult3.IN16
r[16] => Mult3.IN15
r[17] => Mult3.IN14
r[18] => Mult3.IN13
r[19] => Mult3.IN12
r[20] => Mult3.IN11
r[21] => Mult3.IN10
r[22] => Mult3.IN9
r[23] => Mult3.IN8
r[24] => Mult3.IN7
r[25] => Mult3.IN6
r[26] => Mult3.IN5
r[27] => Mult3.IN4
r[28] => Mult3.IN3
r[29] => Mult3.IN2
r[30] => Mult3.IN1
r[31] => Mult3.IN0
u[0] => Mult0.IN63
u[1] => Mult0.IN62
u[2] => Mult0.IN61
u[3] => Mult0.IN60
u[4] => Mult0.IN59
u[5] => Mult0.IN58
u[6] => Mult0.IN57
u[7] => Mult0.IN56
u[8] => Mult0.IN55
u[9] => Mult0.IN54
u[10] => Mult0.IN53
u[11] => Mult0.IN52
u[12] => Mult0.IN51
u[13] => Mult0.IN50
u[14] => Mult0.IN49
u[15] => Mult0.IN48
u[16] => Mult0.IN47
u[17] => Mult0.IN46
u[18] => Mult0.IN45
u[19] => Mult0.IN44
u[20] => Mult0.IN43
u[21] => Mult0.IN42
u[22] => Mult0.IN41
u[23] => Mult0.IN40
u[24] => Mult0.IN39
u[25] => Mult0.IN38
u[26] => Mult0.IN37
u[27] => Mult0.IN36
u[28] => Mult0.IN35
u[29] => Mult0.IN34
u[30] => Mult0.IN33
u[31] => Mult0.IN32
i[0] => Mult1.IN63
i[1] => Mult1.IN62
i[2] => Mult1.IN61
i[3] => Mult1.IN60
i[4] => Mult1.IN59
i[5] => Mult1.IN58
i[6] => Mult1.IN57
i[7] => Mult1.IN56
i[8] => Mult1.IN55
i[9] => Mult1.IN54
i[10] => Mult1.IN53
i[11] => Mult1.IN52
i[12] => Mult1.IN51
i[13] => Mult1.IN50
i[14] => Mult1.IN49
i[15] => Mult1.IN48
i[16] => Mult1.IN47
i[17] => Mult1.IN46
i[18] => Mult1.IN45
i[19] => Mult1.IN44
i[20] => Mult1.IN43
i[21] => Mult1.IN42
i[22] => Mult1.IN41
i[23] => Mult1.IN40
i[24] => Mult1.IN39
i[25] => Mult1.IN38
i[26] => Mult1.IN37
i[27] => Mult1.IN36
i[28] => Mult1.IN35
i[29] => Mult1.IN34
i[30] => Mult1.IN33
i[31] => Mult1.IN32
o[0] => Mult2.IN63
o[1] => Mult2.IN62
o[2] => Mult2.IN61
o[3] => Mult2.IN60
o[4] => Mult2.IN59
o[5] => Mult2.IN58
o[6] => Mult2.IN57
o[7] => Mult2.IN56
o[8] => Mult2.IN55
o[9] => Mult2.IN54
o[10] => Mult2.IN53
o[11] => Mult2.IN52
o[12] => Mult2.IN51
o[13] => Mult2.IN50
o[14] => Mult2.IN49
o[15] => Mult2.IN48
o[16] => Mult2.IN47
o[17] => Mult2.IN46
o[18] => Mult2.IN45
o[19] => Mult2.IN44
o[20] => Mult2.IN43
o[21] => Mult2.IN42
o[22] => Mult2.IN41
o[23] => Mult2.IN40
o[24] => Mult2.IN39
o[25] => Mult2.IN38
o[26] => Mult2.IN37
o[27] => Mult2.IN36
o[28] => Mult2.IN35
o[29] => Mult2.IN34
o[30] => Mult2.IN33
o[31] => Mult2.IN32
p[0] => Mult3.IN63
p[1] => Mult3.IN62
p[2] => Mult3.IN61
p[3] => Mult3.IN60
p[4] => Mult3.IN59
p[5] => Mult3.IN58
p[6] => Mult3.IN57
p[7] => Mult3.IN56
p[8] => Mult3.IN55
p[9] => Mult3.IN54
p[10] => Mult3.IN53
p[11] => Mult3.IN52
p[12] => Mult3.IN51
p[13] => Mult3.IN50
p[14] => Mult3.IN49
p[15] => Mult3.IN48
p[16] => Mult3.IN47
p[17] => Mult3.IN46
p[18] => Mult3.IN45
p[19] => Mult3.IN44
p[20] => Mult3.IN43
p[21] => Mult3.IN42
p[22] => Mult3.IN41
p[23] => Mult3.IN40
p[24] => Mult3.IN39
p[25] => Mult3.IN38
p[26] => Mult3.IN37
p[27] => Mult3.IN36
p[28] => Mult3.IN35
p[29] => Mult3.IN34
p[30] => Mult3.IN33
p[31] => Mult3.IN32


|top|mat_mult:u1|add:u3
c[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
c1[0] => Add0.IN32
c1[1] => Add0.IN31
c1[2] => Add0.IN30
c1[3] => Add0.IN29
c1[4] => Add0.IN28
c1[5] => Add0.IN27
c1[6] => Add0.IN26
c1[7] => Add0.IN25
c1[8] => Add0.IN24
c1[9] => Add0.IN23
c1[10] => Add0.IN22
c1[11] => Add0.IN21
c1[12] => Add0.IN20
c1[13] => Add0.IN19
c1[14] => Add0.IN18
c1[15] => Add0.IN17
c1[16] => Add0.IN16
c1[17] => Add0.IN15
c1[18] => Add0.IN14
c1[19] => Add0.IN13
c1[20] => Add0.IN12
c1[21] => Add0.IN11
c1[22] => Add0.IN10
c1[23] => Add0.IN9
c1[24] => Add0.IN8
c1[25] => Add0.IN7
c1[26] => Add0.IN6
c1[27] => Add0.IN5
c1[28] => Add0.IN4
c1[29] => Add0.IN3
c1[30] => Add0.IN2
c1[31] => Add0.IN1
c2[0] => Add0.IN64
c2[1] => Add0.IN63
c2[2] => Add0.IN62
c2[3] => Add0.IN61
c2[4] => Add0.IN60
c2[5] => Add0.IN59
c2[6] => Add0.IN58
c2[7] => Add0.IN57
c2[8] => Add0.IN56
c2[9] => Add0.IN55
c2[10] => Add0.IN54
c2[11] => Add0.IN53
c2[12] => Add0.IN52
c2[13] => Add0.IN51
c2[14] => Add0.IN50
c2[15] => Add0.IN49
c2[16] => Add0.IN48
c2[17] => Add0.IN47
c2[18] => Add0.IN46
c2[19] => Add0.IN45
c2[20] => Add0.IN44
c2[21] => Add0.IN43
c2[22] => Add0.IN42
c2[23] => Add0.IN41
c2[24] => Add0.IN40
c2[25] => Add0.IN39
c2[26] => Add0.IN38
c2[27] => Add0.IN37
c2[28] => Add0.IN36
c2[29] => Add0.IN35
c2[30] => Add0.IN34
c2[31] => Add0.IN33
c3[0] => Add1.IN64
c3[1] => Add1.IN63
c3[2] => Add1.IN62
c3[3] => Add1.IN61
c3[4] => Add1.IN60
c3[5] => Add1.IN59
c3[6] => Add1.IN58
c3[7] => Add1.IN57
c3[8] => Add1.IN56
c3[9] => Add1.IN55
c3[10] => Add1.IN54
c3[11] => Add1.IN53
c3[12] => Add1.IN52
c3[13] => Add1.IN51
c3[14] => Add1.IN50
c3[15] => Add1.IN49
c3[16] => Add1.IN48
c3[17] => Add1.IN47
c3[18] => Add1.IN46
c3[19] => Add1.IN45
c3[20] => Add1.IN44
c3[21] => Add1.IN43
c3[22] => Add1.IN42
c3[23] => Add1.IN41
c3[24] => Add1.IN40
c3[25] => Add1.IN39
c3[26] => Add1.IN38
c3[27] => Add1.IN37
c3[28] => Add1.IN36
c3[29] => Add1.IN35
c3[30] => Add1.IN34
c3[31] => Add1.IN33
c4[0] => Add2.IN64
c4[1] => Add2.IN63
c4[2] => Add2.IN62
c4[3] => Add2.IN61
c4[4] => Add2.IN60
c4[5] => Add2.IN59
c4[6] => Add2.IN58
c4[7] => Add2.IN57
c4[8] => Add2.IN56
c4[9] => Add2.IN55
c4[10] => Add2.IN54
c4[11] => Add2.IN53
c4[12] => Add2.IN52
c4[13] => Add2.IN51
c4[14] => Add2.IN50
c4[15] => Add2.IN49
c4[16] => Add2.IN48
c4[17] => Add2.IN47
c4[18] => Add2.IN46
c4[19] => Add2.IN45
c4[20] => Add2.IN44
c4[21] => Add2.IN43
c4[22] => Add2.IN42
c4[23] => Add2.IN41
c4[24] => Add2.IN40
c4[25] => Add2.IN39
c4[26] => Add2.IN38
c4[27] => Add2.IN37
c4[28] => Add2.IN36
c4[29] => Add2.IN35
c4[30] => Add2.IN34
c4[31] => Add2.IN33


|top|ram:uut
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|top|ram:uut|altsyncram:altsyncram_component
wren_a => altsyncram_d1i2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_d1i2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_d1i2:auto_generated.data_a[0]
data_a[1] => altsyncram_d1i2:auto_generated.data_a[1]
data_a[2] => altsyncram_d1i2:auto_generated.data_a[2]
data_a[3] => altsyncram_d1i2:auto_generated.data_a[3]
data_a[4] => altsyncram_d1i2:auto_generated.data_a[4]
data_a[5] => altsyncram_d1i2:auto_generated.data_a[5]
data_a[6] => altsyncram_d1i2:auto_generated.data_a[6]
data_a[7] => altsyncram_d1i2:auto_generated.data_a[7]
data_a[8] => altsyncram_d1i2:auto_generated.data_a[8]
data_a[9] => altsyncram_d1i2:auto_generated.data_a[9]
data_a[10] => altsyncram_d1i2:auto_generated.data_a[10]
data_a[11] => altsyncram_d1i2:auto_generated.data_a[11]
data_a[12] => altsyncram_d1i2:auto_generated.data_a[12]
data_a[13] => altsyncram_d1i2:auto_generated.data_a[13]
data_a[14] => altsyncram_d1i2:auto_generated.data_a[14]
data_a[15] => altsyncram_d1i2:auto_generated.data_a[15]
data_a[16] => altsyncram_d1i2:auto_generated.data_a[16]
data_a[17] => altsyncram_d1i2:auto_generated.data_a[17]
data_a[18] => altsyncram_d1i2:auto_generated.data_a[18]
data_a[19] => altsyncram_d1i2:auto_generated.data_a[19]
data_a[20] => altsyncram_d1i2:auto_generated.data_a[20]
data_a[21] => altsyncram_d1i2:auto_generated.data_a[21]
data_a[22] => altsyncram_d1i2:auto_generated.data_a[22]
data_a[23] => altsyncram_d1i2:auto_generated.data_a[23]
data_a[24] => altsyncram_d1i2:auto_generated.data_a[24]
data_a[25] => altsyncram_d1i2:auto_generated.data_a[25]
data_a[26] => altsyncram_d1i2:auto_generated.data_a[26]
data_a[27] => altsyncram_d1i2:auto_generated.data_a[27]
data_a[28] => altsyncram_d1i2:auto_generated.data_a[28]
data_a[29] => altsyncram_d1i2:auto_generated.data_a[29]
data_a[30] => altsyncram_d1i2:auto_generated.data_a[30]
data_a[31] => altsyncram_d1i2:auto_generated.data_a[31]
data_b[0] => altsyncram_d1i2:auto_generated.data_b[0]
data_b[1] => altsyncram_d1i2:auto_generated.data_b[1]
data_b[2] => altsyncram_d1i2:auto_generated.data_b[2]
data_b[3] => altsyncram_d1i2:auto_generated.data_b[3]
data_b[4] => altsyncram_d1i2:auto_generated.data_b[4]
data_b[5] => altsyncram_d1i2:auto_generated.data_b[5]
data_b[6] => altsyncram_d1i2:auto_generated.data_b[6]
data_b[7] => altsyncram_d1i2:auto_generated.data_b[7]
data_b[8] => altsyncram_d1i2:auto_generated.data_b[8]
data_b[9] => altsyncram_d1i2:auto_generated.data_b[9]
data_b[10] => altsyncram_d1i2:auto_generated.data_b[10]
data_b[11] => altsyncram_d1i2:auto_generated.data_b[11]
data_b[12] => altsyncram_d1i2:auto_generated.data_b[12]
data_b[13] => altsyncram_d1i2:auto_generated.data_b[13]
data_b[14] => altsyncram_d1i2:auto_generated.data_b[14]
data_b[15] => altsyncram_d1i2:auto_generated.data_b[15]
data_b[16] => altsyncram_d1i2:auto_generated.data_b[16]
data_b[17] => altsyncram_d1i2:auto_generated.data_b[17]
data_b[18] => altsyncram_d1i2:auto_generated.data_b[18]
data_b[19] => altsyncram_d1i2:auto_generated.data_b[19]
data_b[20] => altsyncram_d1i2:auto_generated.data_b[20]
data_b[21] => altsyncram_d1i2:auto_generated.data_b[21]
data_b[22] => altsyncram_d1i2:auto_generated.data_b[22]
data_b[23] => altsyncram_d1i2:auto_generated.data_b[23]
data_b[24] => altsyncram_d1i2:auto_generated.data_b[24]
data_b[25] => altsyncram_d1i2:auto_generated.data_b[25]
data_b[26] => altsyncram_d1i2:auto_generated.data_b[26]
data_b[27] => altsyncram_d1i2:auto_generated.data_b[27]
data_b[28] => altsyncram_d1i2:auto_generated.data_b[28]
data_b[29] => altsyncram_d1i2:auto_generated.data_b[29]
data_b[30] => altsyncram_d1i2:auto_generated.data_b[30]
data_b[31] => altsyncram_d1i2:auto_generated.data_b[31]
address_a[0] => altsyncram_d1i2:auto_generated.address_a[0]
address_a[1] => altsyncram_d1i2:auto_generated.address_a[1]
address_a[2] => altsyncram_d1i2:auto_generated.address_a[2]
address_a[3] => altsyncram_d1i2:auto_generated.address_a[3]
address_a[4] => altsyncram_d1i2:auto_generated.address_a[4]
address_a[5] => altsyncram_d1i2:auto_generated.address_a[5]
address_b[0] => altsyncram_d1i2:auto_generated.address_b[0]
address_b[1] => altsyncram_d1i2:auto_generated.address_b[1]
address_b[2] => altsyncram_d1i2:auto_generated.address_b[2]
address_b[3] => altsyncram_d1i2:auto_generated.address_b[3]
address_b[4] => altsyncram_d1i2:auto_generated.address_b[4]
address_b[5] => altsyncram_d1i2:auto_generated.address_b[5]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d1i2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d1i2:auto_generated.q_a[0]
q_a[1] <= altsyncram_d1i2:auto_generated.q_a[1]
q_a[2] <= altsyncram_d1i2:auto_generated.q_a[2]
q_a[3] <= altsyncram_d1i2:auto_generated.q_a[3]
q_a[4] <= altsyncram_d1i2:auto_generated.q_a[4]
q_a[5] <= altsyncram_d1i2:auto_generated.q_a[5]
q_a[6] <= altsyncram_d1i2:auto_generated.q_a[6]
q_a[7] <= altsyncram_d1i2:auto_generated.q_a[7]
q_a[8] <= altsyncram_d1i2:auto_generated.q_a[8]
q_a[9] <= altsyncram_d1i2:auto_generated.q_a[9]
q_a[10] <= altsyncram_d1i2:auto_generated.q_a[10]
q_a[11] <= altsyncram_d1i2:auto_generated.q_a[11]
q_a[12] <= altsyncram_d1i2:auto_generated.q_a[12]
q_a[13] <= altsyncram_d1i2:auto_generated.q_a[13]
q_a[14] <= altsyncram_d1i2:auto_generated.q_a[14]
q_a[15] <= altsyncram_d1i2:auto_generated.q_a[15]
q_a[16] <= altsyncram_d1i2:auto_generated.q_a[16]
q_a[17] <= altsyncram_d1i2:auto_generated.q_a[17]
q_a[18] <= altsyncram_d1i2:auto_generated.q_a[18]
q_a[19] <= altsyncram_d1i2:auto_generated.q_a[19]
q_a[20] <= altsyncram_d1i2:auto_generated.q_a[20]
q_a[21] <= altsyncram_d1i2:auto_generated.q_a[21]
q_a[22] <= altsyncram_d1i2:auto_generated.q_a[22]
q_a[23] <= altsyncram_d1i2:auto_generated.q_a[23]
q_a[24] <= altsyncram_d1i2:auto_generated.q_a[24]
q_a[25] <= altsyncram_d1i2:auto_generated.q_a[25]
q_a[26] <= altsyncram_d1i2:auto_generated.q_a[26]
q_a[27] <= altsyncram_d1i2:auto_generated.q_a[27]
q_a[28] <= altsyncram_d1i2:auto_generated.q_a[28]
q_a[29] <= altsyncram_d1i2:auto_generated.q_a[29]
q_a[30] <= altsyncram_d1i2:auto_generated.q_a[30]
q_a[31] <= altsyncram_d1i2:auto_generated.q_a[31]
q_b[0] <= altsyncram_d1i2:auto_generated.q_b[0]
q_b[1] <= altsyncram_d1i2:auto_generated.q_b[1]
q_b[2] <= altsyncram_d1i2:auto_generated.q_b[2]
q_b[3] <= altsyncram_d1i2:auto_generated.q_b[3]
q_b[4] <= altsyncram_d1i2:auto_generated.q_b[4]
q_b[5] <= altsyncram_d1i2:auto_generated.q_b[5]
q_b[6] <= altsyncram_d1i2:auto_generated.q_b[6]
q_b[7] <= altsyncram_d1i2:auto_generated.q_b[7]
q_b[8] <= altsyncram_d1i2:auto_generated.q_b[8]
q_b[9] <= altsyncram_d1i2:auto_generated.q_b[9]
q_b[10] <= altsyncram_d1i2:auto_generated.q_b[10]
q_b[11] <= altsyncram_d1i2:auto_generated.q_b[11]
q_b[12] <= altsyncram_d1i2:auto_generated.q_b[12]
q_b[13] <= altsyncram_d1i2:auto_generated.q_b[13]
q_b[14] <= altsyncram_d1i2:auto_generated.q_b[14]
q_b[15] <= altsyncram_d1i2:auto_generated.q_b[15]
q_b[16] <= altsyncram_d1i2:auto_generated.q_b[16]
q_b[17] <= altsyncram_d1i2:auto_generated.q_b[17]
q_b[18] <= altsyncram_d1i2:auto_generated.q_b[18]
q_b[19] <= altsyncram_d1i2:auto_generated.q_b[19]
q_b[20] <= altsyncram_d1i2:auto_generated.q_b[20]
q_b[21] <= altsyncram_d1i2:auto_generated.q_b[21]
q_b[22] <= altsyncram_d1i2:auto_generated.q_b[22]
q_b[23] <= altsyncram_d1i2:auto_generated.q_b[23]
q_b[24] <= altsyncram_d1i2:auto_generated.q_b[24]
q_b[25] <= altsyncram_d1i2:auto_generated.q_b[25]
q_b[26] <= altsyncram_d1i2:auto_generated.q_b[26]
q_b[27] <= altsyncram_d1i2:auto_generated.q_b[27]
q_b[28] <= altsyncram_d1i2:auto_generated.q_b[28]
q_b[29] <= altsyncram_d1i2:auto_generated.q_b[29]
q_b[30] <= altsyncram_d1i2:auto_generated.q_b[30]
q_b[31] <= altsyncram_d1i2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|ram:uut|altsyncram:altsyncram_component|altsyncram_d1i2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


