 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:56:44 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32rvt_ss0p75v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75v125c.db)

Number of ports:                          199
Number of nets:                          1991
Number of cells:                         1754
Number of combinational cells:           1551
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                        256
Number of references:                      39

Combinational area:               3224.324938
Buf/Inv area:                      356.309890
Noncombinational area:            1290.543274
Macro/Black Box area:                0.000000
Net Interconnect area:            1072.172643

Total cell area:                  4514.868212
Total area:                       5587.040855
1
