{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1484350125470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1484350125470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 23:28:45 2017 " "Processing started: Fri Jan 13 23:28:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1484350125470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1484350125470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off epq -c epq --analyze_file=\"C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off epq -c epq --analyze_file=\"C:/Users/lukej/Desktop/EPQ/quartus PJ 2/demuxvhd.vhd\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1484350125470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1484350125857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1484350125857 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" regfile.vhd(10) " "VHDL syntax error at regfile.vhd(10) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 10 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137774 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" regfile.vhd(24) " "VHDL syntax error at regfile.vhd(24) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 24 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(26) " "VHDL syntax error at regfile.vhd(26) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(27) " "VHDL syntax error at regfile.vhd(27) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(28) " "VHDL syntax error at regfile.vhd(28) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(29) " "VHDL syntax error at regfile.vhd(29) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(30) " "VHDL syntax error at regfile.vhd(30) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(31) " "VHDL syntax error at regfile.vhd(31) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(32) " "VHDL syntax error at regfile.vhd(32) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(33) " "VHDL syntax error at regfile.vhd(33) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(34) " "VHDL syntax error at regfile.vhd(34) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 34 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(35) " "VHDL syntax error at regfile.vhd(35) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(36) " "VHDL syntax error at regfile.vhd(36) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(37) " "VHDL syntax error at regfile.vhd(37) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 37 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(38) " "VHDL syntax error at regfile.vhd(38) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 38 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(39) " "VHDL syntax error at regfile.vhd(39) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(40) " "VHDL syntax error at regfile.vhd(40) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 40 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" regfile.vhd(41) " "VHDL syntax error at regfile.vhd(41) near text \")\";  expecting \":\", or \",\"" {  } { { "regfile.vhd" "" { Text "C:/Users/lukej/Desktop/EPQ/quartus PJ 2/regfile.vhd" 41 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1484350137775 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 18 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 18 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "727 " "Peak virtual memory: 727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484350137826 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 13 23:28:57 2017 " "Processing ended: Fri Jan 13 23:28:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484350137826 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484350137826 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484350137826 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1484350137826 ""}
