$date
	Sun Oct 23 04:42:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#506473
b101 !
1"
#506474
b101 &
b101 %
1$
#506475
0"
#506478
b10000 &
b10000 %
#506482
b1000 &
b1000 %
#506486
b100 &
b100 %
#506490
b10 &
b10 %
#506494
b1 &
1#
b1 %
#506498
b0 &
b0 %
0#
0$
#1479516
b111 !
1"
#1479518
b111 &
b111 %
1$
#1479519
0"
#1479522
b10110 &
b10110 %
#1479526
b1011 &
b1011 %
#1479530
b100010 &
b100010 %
#1479534
b10001 &
b10001 %
#1479538
b110100 &
b110100 %
#1479542
b11010 &
b11010 %
#1479546
b1101 &
b1101 %
#1479550
b101000 &
b101000 %
#1479554
b10100 &
b10100 %
#1479558
b1010 &
b1010 %
#1479562
b101 &
b101 %
#1479566
b10000 &
b10000 %
#1479570
b1000 &
b1000 %
#1479574
b100 &
b100 %
#1479578
b10 &
b10 %
#1479582
b1 &
1#
b1 %
#1479586
b0 &
b0 %
0#
0$
#2434622
b110 &
b110 %
1$
b110 !
1"
#2434623
0"
#2434626
b11 &
b11 %
#2434630
b1010 &
b1010 %
#2434634
b101 &
b101 %
#2434638
b10000 &
b10000 %
#2434642
b1000 &
b1000 %
#2434646
b100 &
b100 %
#2434650
b10 &
b10 %
#2434654
b1 &
1#
b1 %
#2434658
b0 &
b0 %
0#
0$
#4500012
