sv work "glbl.v"
sv xil_defaultlib "AESL_autofifo_alpha_transmit_line.v"
sv xil_defaultlib "AESL_axi_slave_control.v"
sv xil_defaultlib "example_acc.autotb.v"
sv xil_defaultlib "example_acc.v"
sv xil_defaultlib "example_acc_bitselect_1ns_32ns_32ns_1_1_1.v"
sv xil_defaultlib "example_acc_control_s_axi.v"
sv xil_defaultlib "example_acc_example_acc_Pipeline_VITIS_LOOP_11_1.v"
sv xil_defaultlib "example_acc_example_acc_Pipeline_VITIS_LOOP_31_1.v"
sv xil_defaultlib "example_acc_flow_control_loop_pipe_sequential_init.v"
sv xil_defaultlib "example_acc_regslice_both.v"
sv xil_defaultlib "dataflow_monitor.sv"

