#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558600d63f10 .scope module, "comb" "comb" 2 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /INPUT 1 "delay_line"
    .port_info 5 /OUTPUT 17 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x558600d64090 .param/l "DELAY_LINE" 0 2 6, +C4<00000000000000000000000000010000>;
P_0x558600d640d0 .param/l "DIN_WIDTH" 0 2 5, +C4<00000000000000000000000000010000>;
P_0x558600d64110 .param/l "DOUT_WIDTH" 0 2 7, +C4<000000000000000000000000000010001>;
L_0x558600d51050 .functor BUFZ 1, v0x558600d84c40_0, C4<0>, C4<0>, C4<0>;
o0x7f33a395f018 .functor BUFZ 1, C4<z>; HiZ drive
v0x558600d84470_0 .net "clk", 0 0, o0x7f33a395f018;  0 drivers
v0x558600d84530_0 .var/s "comb_reg", 17 0;
o0x7f33a395f318 .functor BUFZ 1, C4<z>; HiZ drive
v0x558600d845f0_0 .net "delay_line", 0 0, o0x7f33a395f318;  0 drivers
v0x558600d846c0_0 .net/s "diff_dly_out", 15 0, v0x558600d842b0_0;  1 drivers
o0x7f33a395f138 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x558600d847b0_0 .net/s "din", 15 0, o0x7f33a395f138;  0 drivers
v0x558600d84850_0 .var "din_dly", 15 0;
v0x558600d84910_0 .var "din_dly2", 15 0;
o0x7f33a395f108 .functor BUFZ 1, C4<z>; HiZ drive
v0x558600d849f0_0 .net "din_valid", 0 0, o0x7f33a395f108;  0 drivers
v0x558600d84ac0_0 .net/s "dout", 16 0, L_0x558600d854c0;  1 drivers
v0x558600d84b80_0 .net "dout_valid", 0 0, L_0x558600d51050;  1 drivers
v0x558600d84c40_0 .var "dout_valid_r", 0 0;
v0x558600d84d00_0 .var "prev_val", 15 0;
v0x558600d84de0_0 .var "prev_val2", 15 0;
v0x558600d84ec0_0 .var "r_addr", 3 0;
o0x7f33a395f498 .functor BUFZ 1, C4<z>; HiZ drive
v0x558600d84fb0_0 .net "rst", 0 0, o0x7f33a395f498;  0 drivers
v0x558600d85050_0 .var "valid_dly", 0 0;
v0x558600d85110_0 .var "valid_dly2", 0 0;
v0x558600d852e0_0 .var "w_addr", 3 0;
L_0x558600d854c0 .part v0x558600d84530_0, 0, 17;
S_0x558600d64260 .scope module, "diff_dly" "bram_infer" 2 46, 3 6 0, S_0x558600d63f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "wen"
    .port_info 2 /INPUT 1 "ren"
    .port_info 3 /INPUT 4 "wadd"
    .port_info 4 /INPUT 4 "radd"
    .port_info 5 /INPUT 16 "win"
    .port_info 6 /OUTPUT 16 "wout"
P_0x558600d64430 .param/l "DATA_WIDTH" 0 3 8, +C4<00000000000000000000000000010000>;
P_0x558600d64470 .param/str "INIT_VALS" 0 3 9, "w_1_15.mif";
P_0x558600d644b0 .param/l "N_ADDR" 0 3 7, +C4<00000000000000000000000000010000>;
v0x558600d61b20_0 .net "clk", 0 0, o0x7f33a395f018;  alias, 0 drivers
v0x558600d63600_0 .var/i "i", 31 0;
v0x558600d5f5b0 .array "mem", 0 15, 15 0;
v0x558600d83e40_0 .net "radd", 3 0, v0x558600d84ec0_0;  1 drivers
L_0x7f33a3916018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x558600d83f20_0 .net "ren", 0 0, L_0x7f33a3916018;  1 drivers
v0x558600d84030_0 .net "wadd", 3 0, v0x558600d852e0_0;  1 drivers
v0x558600d84110_0 .net "wen", 0 0, o0x7f33a395f108;  alias, 0 drivers
v0x558600d841d0_0 .net "win", 15 0, o0x7f33a395f138;  alias, 0 drivers
v0x558600d842b0_0 .var "wout", 15 0;
E_0x558600d4ded0 .event posedge, v0x558600d61b20_0;
    .scope S_0x558600d64260;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558600d63600_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x558600d63600_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x558600d63600_0;
    %store/vec4a v0x558600d5f5b0, 4, 0;
    %load/vec4 v0x558600d63600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558600d63600_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x558600d64260;
T_1 ;
    %wait E_0x558600d4ded0;
    %load/vec4 v0x558600d84110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x558600d841d0_0;
    %load/vec4 v0x558600d84030_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558600d5f5b0, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558600d64260;
T_2 ;
    %wait E_0x558600d4ded0;
    %load/vec4 v0x558600d83f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x558600d83e40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x558600d5f5b0, 4;
    %assign/vec4 v0x558600d842b0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x558600d63f10;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x558600d852e0_0, 0, 4;
    %end;
    .thread T_3;
    .scope S_0x558600d63f10;
T_4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x558600d84ec0_0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0x558600d63f10;
T_5 ;
    %wait E_0x558600d4ded0;
    %load/vec4 v0x558600d84fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558600d852e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x558600d84ec0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x558600d849f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x558600d852e0_0;
    %load/vec4 v0x558600d845f0_0;
    %pad/u 4;
    %cmp/e;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558600d852e0_0, 0;
T_5.4 ;
    %load/vec4 v0x558600d84ec0_0;
    %load/vec4 v0x558600d845f0_0;
    %pad/u 4;
    %cmp/e;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558600d852e0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x558600d852e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558600d852e0_0, 0;
    %load/vec4 v0x558600d84ec0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x558600d84ec0_0, 0;
T_5.7 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x558600d852e0_0;
    %assign/vec4 v0x558600d852e0_0, 0;
    %load/vec4 v0x558600d84ec0_0;
    %assign/vec4 v0x558600d84ec0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x558600d63f10;
T_6 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x558600d84530_0, 0, 18;
    %end;
    .thread T_6;
    .scope S_0x558600d63f10;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558600d85050_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x558600d63f10;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558600d85110_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x558600d63f10;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558600d84c40_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x558600d63f10;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558600d84850_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x558600d63f10;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558600d84910_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x558600d63f10;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558600d84d00_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x558600d63f10;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x558600d84de0_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x558600d63f10;
T_14 ;
    %wait E_0x558600d4ded0;
    %load/vec4 v0x558600d849f0_0;
    %assign/vec4 v0x558600d85050_0, 0;
    %load/vec4 v0x558600d85050_0;
    %assign/vec4 v0x558600d85110_0, 0;
    %load/vec4 v0x558600d847b0_0;
    %assign/vec4 v0x558600d84850_0, 0;
    %load/vec4 v0x558600d84850_0;
    %assign/vec4 v0x558600d84910_0, 0;
    %load/vec4 v0x558600d85110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x558600d846c0_0;
    %assign/vec4 v0x558600d84d00_0, 0;
    %load/vec4 v0x558600d84d00_0;
    %assign/vec4 v0x558600d84de0_0, 0;
    %load/vec4 v0x558600d84910_0;
    %pad/s 18;
    %load/vec4 v0x558600d84de0_0;
    %pad/s 18;
    %sub;
    %assign/vec4 v0x558600d84530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x558600d84c40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x558600d84530_0;
    %assign/vec4 v0x558600d84530_0, 0;
    %load/vec4 v0x558600d84b80_0;
    %assign/vec4 v0x558600d84c40_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "comb.v";
    "./bram_infer.v";
