
Semestralka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e64  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08001fa0  08001fa0  00011fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001fac  08001fac  00011fac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001fb0  08001fb0  00011fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000003c  20000000  08001fb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000034  2000003c  08001ff0  0002003c  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000070  08001ff0  00020070  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00007d87  00000000  00000000  00020065  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001428  00000000  00000000  00027dec  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000960  00000000  00000000  00029218  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000888  00000000  00000000  00029b78  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003048  00000000  00000000  0002a400  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002d4a  00000000  00000000  0002d448  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007e  00000000  00000000  00030192  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000027dc  00000000  00000000  00030210  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  000329ec  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	2000003c 	.word	0x2000003c
 8000158:	00000000 	.word	0x00000000
 800015c:	08001f88 	.word	0x08001f88

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000040 	.word	0x20000040
 8000178:	08001f88 	.word	0x08001f88

0800017c <NVIC_PriorityGroupConfig>:
  *     @arg NVIC_PriorityGroup_4: 4 bits for preemption priority.
  *                                0 bits for subpriority.
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 800017c:	b480      	push	{r7}
 800017e:	b083      	sub	sp, #12
 8000180:	af00      	add	r7, sp, #0
 8000182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000184:	4a05      	ldr	r2, [pc, #20]	; (800019c <NVIC_PriorityGroupConfig+0x20>)
 8000186:	687b      	ldr	r3, [r7, #4]
 8000188:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800018c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000190:	60d3      	str	r3, [r2, #12]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	e000ed00 	.word	0xe000ed00

080001a0 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80001a0:	b480      	push	{r7}
 80001a2:	b085      	sub	sp, #20
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 80001a8:	2300      	movs	r3, #0
 80001aa:	73fb      	strb	r3, [r7, #15]
 80001ac:	2300      	movs	r3, #0
 80001ae:	73bb      	strb	r3, [r7, #14]
 80001b0:	230f      	movs	r3, #15
 80001b2:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001b4:	687b      	ldr	r3, [r7, #4]
 80001b6:	78db      	ldrb	r3, [r3, #3]
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d038      	beq.n	800022e <NVIC_Init+0x8e>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001bc:	4b26      	ldr	r3, [pc, #152]	; (8000258 <NVIC_Init+0xb8>)
 80001be:	68db      	ldr	r3, [r3, #12]
 80001c0:	43db      	mvns	r3, r3
 80001c2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80001c6:	0a1b      	lsrs	r3, r3, #8
 80001c8:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 80001ca:	7bfb      	ldrb	r3, [r7, #15]
 80001cc:	f1c3 0304 	rsb	r3, r3, #4
 80001d0:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 80001d2:	7b7a      	ldrb	r2, [r7, #13]
 80001d4:	7bfb      	ldrb	r3, [r7, #15]
 80001d6:	fa42 f303 	asr.w	r3, r2, r3
 80001da:	737b      	strb	r3, [r7, #13]

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	785b      	ldrb	r3, [r3, #1]
 80001e0:	461a      	mov	r2, r3
 80001e2:	7bbb      	ldrb	r3, [r7, #14]
 80001e4:	fa02 f303 	lsl.w	r3, r2, r3
 80001e8:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	789a      	ldrb	r2, [r3, #2]
 80001ee:	7b7b      	ldrb	r3, [r7, #13]
 80001f0:	4013      	ands	r3, r2
 80001f2:	b2da      	uxtb	r2, r3
 80001f4:	7bfb      	ldrb	r3, [r7, #15]
 80001f6:	4313      	orrs	r3, r2
 80001f8:	73fb      	strb	r3, [r7, #15]
    tmppriority = tmppriority << 0x04;
 80001fa:	7bfb      	ldrb	r3, [r7, #15]
 80001fc:	011b      	lsls	r3, r3, #4
 80001fe:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000200:	4a16      	ldr	r2, [pc, #88]	; (800025c <NVIC_Init+0xbc>)
 8000202:	687b      	ldr	r3, [r7, #4]
 8000204:	781b      	ldrb	r3, [r3, #0]
 8000206:	4413      	add	r3, r2
 8000208:	7bfa      	ldrb	r2, [r7, #15]
 800020a:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800020e:	4a13      	ldr	r2, [pc, #76]	; (800025c <NVIC_Init+0xbc>)
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	781b      	ldrb	r3, [r3, #0]
 8000214:	095b      	lsrs	r3, r3, #5
 8000216:	b2db      	uxtb	r3, r3
 8000218:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	781b      	ldrb	r3, [r3, #0]
 800021e:	f003 031f 	and.w	r3, r3, #31
 8000222:	2101      	movs	r1, #1
 8000224:	fa01 f303 	lsl.w	r3, r1, r3
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000228:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800022c:	e00f      	b.n	800024e <NVIC_Init+0xae>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800022e:	490b      	ldr	r1, [pc, #44]	; (800025c <NVIC_Init+0xbc>)
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	781b      	ldrb	r3, [r3, #0]
 8000234:	095b      	lsrs	r3, r3, #5
 8000236:	b2db      	uxtb	r3, r3
 8000238:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	781b      	ldrb	r3, [r3, #0]
 800023e:	f003 031f 	and.w	r3, r3, #31
 8000242:	2201      	movs	r2, #1
 8000244:	409a      	lsls	r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000246:	f100 0320 	add.w	r3, r0, #32
 800024a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 800024e:	bf00      	nop
 8000250:	3714      	adds	r7, #20
 8000252:	46bd      	mov	sp, r7
 8000254:	bc80      	pop	{r7}
 8000256:	4770      	bx	lr
 8000258:	e000ed00 	.word	0xe000ed00
 800025c:	e000e100 	.word	0xe000e100

08000260 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains 
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)               
{
 8000260:	b480      	push	{r7}
 8000262:	b085      	sub	sp, #20
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
 8000268:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 800026a:	2300      	movs	r3, #0
 800026c:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 800026e:	2300      	movs	r3, #0
 8000270:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	685b      	ldr	r3, [r3, #4]
 8000276:	60fb      	str	r3, [r7, #12]
  /* Clear RES and SCAN bits */ 
  tmpreg1 &= CR1_CLEAR_MASK;
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800027e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000282:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | ADC_InitStruct->ADC_Resolution);
 8000284:	683b      	ldr	r3, [r7, #0]
 8000286:	791b      	ldrb	r3, [r3, #4]
 8000288:	021a      	lsls	r2, r3, #8
 800028a:	683b      	ldr	r3, [r7, #0]
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	4313      	orrs	r3, r2
 8000290:	68fa      	ldr	r2, [r7, #12]
 8000292:	4313      	orrs	r3, r2
 8000294:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	68fa      	ldr	r2, [r7, #12]
 800029a:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	689b      	ldr	r3, [r3, #8]
 80002a0:	60fb      	str	r3, [r7, #12]
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 80002a2:	68fa      	ldr	r2, [r7, #12]
 80002a4:	4b17      	ldr	r3, [pc, #92]	; (8000304 <ADC_Init+0xa4>)
 80002a6:	4013      	ands	r3, r2
 80002a8:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80002aa:	683b      	ldr	r3, [r7, #0]
 80002ac:	691a      	ldr	r2, [r3, #16]
 80002ae:	683b      	ldr	r3, [r7, #0]
 80002b0:	68db      	ldr	r3, [r3, #12]
 80002b2:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80002b4:	683b      	ldr	r3, [r7, #0]
 80002b6:	689b      	ldr	r3, [r3, #8]
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80002b8:	431a      	orrs	r2, r3
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 80002ba:	683b      	ldr	r3, [r7, #0]
 80002bc:	795b      	ldrb	r3, [r3, #5]
 80002be:	005b      	lsls	r3, r3, #1
  /* Configure ADCx: external trigger event and edge, data alignment and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 80002c0:	4313      	orrs	r3, r2
 80002c2:	68fa      	ldr	r2, [r7, #12]
 80002c4:	4313      	orrs	r3, r2
 80002c6:	60fb      	str	r3, [r7, #12]
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	68fa      	ldr	r2, [r7, #12]
 80002cc:	609a      	str	r2, [r3, #8]
  
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002d2:	60fb      	str	r3, [r7, #12]
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 80002d4:	68fb      	ldr	r3, [r7, #12]
 80002d6:	f023 73f8 	bic.w	r3, r3, #32505856	; 0x1f00000
 80002da:	60fb      	str	r3, [r7, #12]
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */ 
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 80002dc:	683b      	ldr	r3, [r7, #0]
 80002de:	7d1b      	ldrb	r3, [r3, #20]
 80002e0:	3b01      	subs	r3, #1
 80002e2:	b2da      	uxtb	r2, r3
 80002e4:	7afb      	ldrb	r3, [r7, #11]
 80002e6:	4313      	orrs	r3, r2
 80002e8:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 80002ea:	7afb      	ldrb	r3, [r7, #11]
 80002ec:	051b      	lsls	r3, r3, #20
 80002ee:	68fa      	ldr	r2, [r7, #12]
 80002f0:	4313      	orrs	r3, r2
 80002f2:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	68fa      	ldr	r2, [r7, #12]
 80002f8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80002fa:	bf00      	nop
 80002fc:	3714      	adds	r7, #20
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr
 8000304:	c0fff7fd 	.word	0xc0fff7fd

08000308 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)                            
{
 8000308:	b480      	push	{r7}
 800030a:	b083      	sub	sp, #12
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Resolution member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	2200      	movs	r2, #0
 8000314:	601a      	str	r2, [r3, #0]

  /* Initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	2200      	movs	r2, #0
 800031a:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	2200      	movs	r2, #0
 8000320:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	2200      	movs	r2, #0
 8000326:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_CC2;
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
 800032e:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	2200      	movs	r2, #0
 8000334:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	2201      	movs	r2, #1
 800033a:	751a      	strb	r2, [r3, #20]
}
 800033c:	bf00      	nop
 800033e:	370c      	adds	r7, #12
 8000340:	46bd      	mov	sp, r7
 8000342:	bc80      	pop	{r7}
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop

08000348 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000348:	b480      	push	{r7}
 800034a:	b083      	sub	sp, #12
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
 8000350:	460b      	mov	r3, r1
 8000352:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000354:	78fb      	ldrb	r3, [r7, #3]
 8000356:	2b00      	cmp	r3, #0
 8000358:	d006      	beq.n	8000368 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	689b      	ldr	r3, [r3, #8]
 800035e:	f043 0201 	orr.w	r2, r3, #1
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000366:	e005      	b.n	8000374 <ADC_Cmd+0x2c>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	689b      	ldr	r3, [r3, #8]
 800036c:	f023 0201 	bic.w	r2, r3, #1
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	609a      	str	r2, [r3, #8]
  }
}
 8000374:	bf00      	nop
 8000376:	370c      	adds	r7, #12
 8000378:	46bd      	mov	sp, r7
 800037a:	bc80      	pop	{r7}
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_192Cycles: Sample time equal to 192 cycles	
  *     @arg ADC_SampleTime_384Cycles: Sample time equal to 384 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000380:	b480      	push	{r7}
 8000382:	b085      	sub	sp, #20
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
 8000388:	4608      	mov	r0, r1
 800038a:	4611      	mov	r1, r2
 800038c:	461a      	mov	r2, r3
 800038e:	4603      	mov	r3, r0
 8000390:	70fb      	strb	r3, [r7, #3]
 8000392:	460b      	mov	r3, r1
 8000394:	70bb      	strb	r3, [r7, #2]
 8000396:	4613      	mov	r3, r2
 8000398:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800039a:	2300      	movs	r3, #0
 800039c:	60fb      	str	r3, [r7, #12]
 800039e:	2300      	movs	r3, #0
 80003a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* If ADC_Channel_30 or ADC_Channel_31 is selected */
  if (ADC_Channel > ADC_Channel_29)
 80003a2:	78fb      	ldrb	r3, [r7, #3]
 80003a4:	2b1d      	cmp	r3, #29
 80003a6:	d923      	bls.n	80003f0 <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR0;
 80003a8:	687b      	ldr	r3, [r7, #4]
 80003aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80003ac:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR0_SMP_SET << (3 * (ADC_Channel - 30));
 80003ae:	78fb      	ldrb	r3, [r7, #3]
 80003b0:	f1a3 021e 	sub.w	r2, r3, #30
 80003b4:	4613      	mov	r3, r2
 80003b6:	005b      	lsls	r3, r3, #1
 80003b8:	4413      	add	r3, r2
 80003ba:	2207      	movs	r2, #7
 80003bc:	fa02 f303 	lsl.w	r3, r2, r3
 80003c0:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80003c2:	68bb      	ldr	r3, [r7, #8]
 80003c4:	43db      	mvns	r3, r3
 80003c6:	68fa      	ldr	r2, [r7, #12]
 80003c8:	4013      	ands	r3, r2
 80003ca:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 30));
 80003cc:	7879      	ldrb	r1, [r7, #1]
 80003ce:	78fb      	ldrb	r3, [r7, #3]
 80003d0:	f1a3 021e 	sub.w	r2, r3, #30
 80003d4:	4613      	mov	r3, r2
 80003d6:	005b      	lsls	r3, r3, #1
 80003d8:	4413      	add	r3, r2
 80003da:	fa01 f303 	lsl.w	r3, r1, r3
 80003de:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80003e0:	68fa      	ldr	r2, [r7, #12]
 80003e2:	68bb      	ldr	r3, [r7, #8]
 80003e4:	4313      	orrs	r3, r2
 80003e6:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR0 = tmpreg1;
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	68fa      	ldr	r2, [r7, #12]
 80003ec:	65da      	str	r2, [r3, #92]	; 0x5c
 80003ee:	e06c      	b.n	80004ca <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_20 ... ADC_Channel_29 is selected */
  else if (ADC_Channel > ADC_Channel_19)
 80003f0:	78fb      	ldrb	r3, [r7, #3]
 80003f2:	2b13      	cmp	r3, #19
 80003f4:	d923      	bls.n	800043e <ADC_RegularChannelConfig+0xbe>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	68db      	ldr	r3, [r3, #12]
 80003fa:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 20));
 80003fc:	78fb      	ldrb	r3, [r7, #3]
 80003fe:	f1a3 0214 	sub.w	r2, r3, #20
 8000402:	4613      	mov	r3, r2
 8000404:	005b      	lsls	r3, r3, #1
 8000406:	4413      	add	r3, r2
 8000408:	2207      	movs	r2, #7
 800040a:	fa02 f303 	lsl.w	r3, r2, r3
 800040e:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000410:	68bb      	ldr	r3, [r7, #8]
 8000412:	43db      	mvns	r3, r3
 8000414:	68fa      	ldr	r2, [r7, #12]
 8000416:	4013      	ands	r3, r2
 8000418:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 20));
 800041a:	7879      	ldrb	r1, [r7, #1]
 800041c:	78fb      	ldrb	r3, [r7, #3]
 800041e:	f1a3 0214 	sub.w	r2, r3, #20
 8000422:	4613      	mov	r3, r2
 8000424:	005b      	lsls	r3, r3, #1
 8000426:	4413      	add	r3, r2
 8000428:	fa01 f303 	lsl.w	r3, r1, r3
 800042c:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800042e:	68fa      	ldr	r2, [r7, #12]
 8000430:	68bb      	ldr	r3, [r7, #8]
 8000432:	4313      	orrs	r3, r2
 8000434:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	68fa      	ldr	r2, [r7, #12]
 800043a:	60da      	str	r2, [r3, #12]
 800043c:	e045      	b.n	80004ca <ADC_RegularChannelConfig+0x14a>
  }
  /* If ADC_Channel_10 ... ADC_Channel_19 is selected */
  else if (ADC_Channel > ADC_Channel_9)
 800043e:	78fb      	ldrb	r3, [r7, #3]
 8000440:	2b09      	cmp	r3, #9
 8000442:	d923      	bls.n	800048c <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	691b      	ldr	r3, [r3, #16]
 8000448:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * (ADC_Channel - 10));
 800044a:	78fb      	ldrb	r3, [r7, #3]
 800044c:	f1a3 020a 	sub.w	r2, r3, #10
 8000450:	4613      	mov	r3, r2
 8000452:	005b      	lsls	r3, r3, #1
 8000454:	4413      	add	r3, r2
 8000456:	2207      	movs	r2, #7
 8000458:	fa02 f303 	lsl.w	r3, r2, r3
 800045c:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800045e:	68bb      	ldr	r3, [r7, #8]
 8000460:	43db      	mvns	r3, r3
 8000462:	68fa      	ldr	r2, [r7, #12]
 8000464:	4013      	ands	r3, r2
 8000466:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000468:	7879      	ldrb	r1, [r7, #1]
 800046a:	78fb      	ldrb	r3, [r7, #3]
 800046c:	f1a3 020a 	sub.w	r2, r3, #10
 8000470:	4613      	mov	r3, r2
 8000472:	005b      	lsls	r3, r3, #1
 8000474:	4413      	add	r3, r2
 8000476:	fa01 f303 	lsl.w	r3, r1, r3
 800047a:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800047c:	68fa      	ldr	r2, [r7, #12]
 800047e:	68bb      	ldr	r3, [r7, #8]
 8000480:	4313      	orrs	r3, r2
 8000482:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	68fa      	ldr	r2, [r7, #12]
 8000488:	611a      	str	r2, [r3, #16]
 800048a:	e01e      	b.n	80004ca <ADC_RegularChannelConfig+0x14a>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR3;
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	695b      	ldr	r3, [r3, #20]
 8000490:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR3_SMP_SET << (3 * ADC_Channel);
 8000492:	78fa      	ldrb	r2, [r7, #3]
 8000494:	4613      	mov	r3, r2
 8000496:	005b      	lsls	r3, r3, #1
 8000498:	4413      	add	r3, r2
 800049a:	2207      	movs	r2, #7
 800049c:	fa02 f303 	lsl.w	r3, r2, r3
 80004a0:	60bb      	str	r3, [r7, #8]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80004a2:	68bb      	ldr	r3, [r7, #8]
 80004a4:	43db      	mvns	r3, r3
 80004a6:	68fa      	ldr	r2, [r7, #12]
 80004a8:	4013      	ands	r3, r2
 80004aa:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80004ac:	7879      	ldrb	r1, [r7, #1]
 80004ae:	78fa      	ldrb	r2, [r7, #3]
 80004b0:	4613      	mov	r3, r2
 80004b2:	005b      	lsls	r3, r3, #1
 80004b4:	4413      	add	r3, r2
 80004b6:	fa01 f303 	lsl.w	r3, r1, r3
 80004ba:	60bb      	str	r3, [r7, #8]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80004bc:	68fa      	ldr	r2, [r7, #12]
 80004be:	68bb      	ldr	r3, [r7, #8]
 80004c0:	4313      	orrs	r3, r2
 80004c2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SMPR3 = tmpreg1;
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	68fa      	ldr	r2, [r7, #12]
 80004c8:	615a      	str	r2, [r3, #20]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80004ca:	78bb      	ldrb	r3, [r7, #2]
 80004cc:	2b06      	cmp	r3, #6
 80004ce:	d821      	bhi.n	8000514 <ADC_RegularChannelConfig+0x194>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR5;
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004d4:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR5_SQ_SET << (5 * (Rank - 1));
 80004d6:	78bb      	ldrb	r3, [r7, #2]
 80004d8:	1e5a      	subs	r2, r3, #1
 80004da:	4613      	mov	r3, r2
 80004dc:	009b      	lsls	r3, r3, #2
 80004de:	4413      	add	r3, r2
 80004e0:	221f      	movs	r2, #31
 80004e2:	fa02 f303 	lsl.w	r3, r2, r3
 80004e6:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80004e8:	68bb      	ldr	r3, [r7, #8]
 80004ea:	43db      	mvns	r3, r3
 80004ec:	68fa      	ldr	r2, [r7, #12]
 80004ee:	4013      	ands	r3, r2
 80004f0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80004f2:	78f9      	ldrb	r1, [r7, #3]
 80004f4:	78bb      	ldrb	r3, [r7, #2]
 80004f6:	1e5a      	subs	r2, r3, #1
 80004f8:	4613      	mov	r3, r2
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	4413      	add	r3, r2
 80004fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000502:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000504:	68fa      	ldr	r2, [r7, #12]
 8000506:	68bb      	ldr	r3, [r7, #8]
 8000508:	4313      	orrs	r3, r2
 800050a:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	68fa      	ldr	r2, [r7, #12]
 8000510:	641a      	str	r2, [r3, #64]	; 0x40
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000512:	e095      	b.n	8000640 <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000514:	78bb      	ldrb	r3, [r7, #2]
 8000516:	2b0c      	cmp	r3, #12
 8000518:	d821      	bhi.n	800055e <ADC_RegularChannelConfig+0x1de>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800051e:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR4_SQ_SET << (5 * (Rank - 7));
 8000520:	78bb      	ldrb	r3, [r7, #2]
 8000522:	1fda      	subs	r2, r3, #7
 8000524:	4613      	mov	r3, r2
 8000526:	009b      	lsls	r3, r3, #2
 8000528:	4413      	add	r3, r2
 800052a:	221f      	movs	r2, #31
 800052c:	fa02 f303 	lsl.w	r3, r2, r3
 8000530:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000532:	68bb      	ldr	r3, [r7, #8]
 8000534:	43db      	mvns	r3, r3
 8000536:	68fa      	ldr	r2, [r7, #12]
 8000538:	4013      	ands	r3, r2
 800053a:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800053c:	78f9      	ldrb	r1, [r7, #3]
 800053e:	78bb      	ldrb	r3, [r7, #2]
 8000540:	1fda      	subs	r2, r3, #7
 8000542:	4613      	mov	r3, r2
 8000544:	009b      	lsls	r3, r3, #2
 8000546:	4413      	add	r3, r2
 8000548:	fa01 f303 	lsl.w	r3, r1, r3
 800054c:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800054e:	68fa      	ldr	r2, [r7, #12]
 8000550:	68bb      	ldr	r3, [r7, #8]
 8000552:	4313      	orrs	r3, r2
 8000554:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 8000556:	687b      	ldr	r3, [r7, #4]
 8000558:	68fa      	ldr	r2, [r7, #12]
 800055a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 800055c:	e070      	b.n	8000640 <ADC_RegularChannelConfig+0x2c0>
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
  }  
  /* For Rank 13 to 18 */
  else if (Rank < 19)
 800055e:	78bb      	ldrb	r3, [r7, #2]
 8000560:	2b12      	cmp	r3, #18
 8000562:	d823      	bhi.n	80005ac <ADC_RegularChannelConfig+0x22c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000568:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 13));
 800056a:	78bb      	ldrb	r3, [r7, #2]
 800056c:	f1a3 020d 	sub.w	r2, r3, #13
 8000570:	4613      	mov	r3, r2
 8000572:	009b      	lsls	r3, r3, #2
 8000574:	4413      	add	r3, r2
 8000576:	221f      	movs	r2, #31
 8000578:	fa02 f303 	lsl.w	r3, r2, r3
 800057c:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800057e:	68bb      	ldr	r3, [r7, #8]
 8000580:	43db      	mvns	r3, r3
 8000582:	68fa      	ldr	r2, [r7, #12]
 8000584:	4013      	ands	r3, r2
 8000586:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000588:	78f9      	ldrb	r1, [r7, #3]
 800058a:	78bb      	ldrb	r3, [r7, #2]
 800058c:	f1a3 020d 	sub.w	r2, r3, #13
 8000590:	4613      	mov	r3, r2
 8000592:	009b      	lsls	r3, r3, #2
 8000594:	4413      	add	r3, r2
 8000596:	fa01 f303 	lsl.w	r3, r1, r3
 800059a:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800059c:	68fa      	ldr	r2, [r7, #12]
 800059e:	68bb      	ldr	r3, [r7, #8]
 80005a0:	4313      	orrs	r3, r2
 80005a2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	68fa      	ldr	r2, [r7, #12]
 80005a8:	639a      	str	r2, [r3, #56]	; 0x38
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80005aa:	e049      	b.n	8000640 <ADC_RegularChannelConfig+0x2c0>
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
    
  /* For Rank 19 to 24 */
  else if (Rank < 25)
 80005ac:	78bb      	ldrb	r3, [r7, #2]
 80005ae:	2b18      	cmp	r3, #24
 80005b0:	d823      	bhi.n	80005fa <ADC_RegularChannelConfig+0x27a>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005b6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 19));
 80005b8:	78bb      	ldrb	r3, [r7, #2]
 80005ba:	f1a3 0213 	sub.w	r2, r3, #19
 80005be:	4613      	mov	r3, r2
 80005c0:	009b      	lsls	r3, r3, #2
 80005c2:	4413      	add	r3, r2
 80005c4:	221f      	movs	r2, #31
 80005c6:	fa02 f303 	lsl.w	r3, r2, r3
 80005ca:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	43db      	mvns	r3, r3
 80005d0:	68fa      	ldr	r2, [r7, #12]
 80005d2:	4013      	ands	r3, r2
 80005d4:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 19));
 80005d6:	78f9      	ldrb	r1, [r7, #3]
 80005d8:	78bb      	ldrb	r3, [r7, #2]
 80005da:	f1a3 0213 	sub.w	r2, r3, #19
 80005de:	4613      	mov	r3, r2
 80005e0:	009b      	lsls	r3, r3, #2
 80005e2:	4413      	add	r3, r2
 80005e4:	fa01 f303 	lsl.w	r3, r1, r3
 80005e8:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80005ea:	68fa      	ldr	r2, [r7, #12]
 80005ec:	68bb      	ldr	r3, [r7, #8]
 80005ee:	4313      	orrs	r3, r2
 80005f0:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	68fa      	ldr	r2, [r7, #12]
 80005f6:	635a      	str	r2, [r3, #52]	; 0x34
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80005f8:	e022      	b.n	8000640 <ADC_RegularChannelConfig+0x2c0>
  
  /* For Rank 25 to 28 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 25));
 8000600:	78bb      	ldrb	r3, [r7, #2]
 8000602:	f1a3 0219 	sub.w	r2, r3, #25
 8000606:	4613      	mov	r3, r2
 8000608:	009b      	lsls	r3, r3, #2
 800060a:	4413      	add	r3, r2
 800060c:	221f      	movs	r2, #31
 800060e:	fa02 f303 	lsl.w	r3, r2, r3
 8000612:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	43db      	mvns	r3, r3
 8000618:	68fa      	ldr	r2, [r7, #12]
 800061a:	4013      	ands	r3, r2
 800061c:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 25));
 800061e:	78f9      	ldrb	r1, [r7, #3]
 8000620:	78bb      	ldrb	r3, [r7, #2]
 8000622:	f1a3 0219 	sub.w	r2, r3, #25
 8000626:	4613      	mov	r3, r2
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	4413      	add	r3, r2
 800062c:	fa01 f303 	lsl.w	r3, r1, r3
 8000630:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000632:	68fa      	ldr	r2, [r7, #12]
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	4313      	orrs	r3, r2
 8000638:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	68fa      	ldr	r2, [r7, #12]
 800063e:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 8000640:	bf00      	nop
 8000642:	3714      	adds	r7, #20
 8000644:	46bd      	mov	sp, r7
 8000646:	bc80      	pop	{r7}
 8000648:	4770      	bx	lr
 800064a:	bf00      	nop

0800064c <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 800064c:	b480      	push	{r7}
 800064e:	b083      	sub	sp, #12
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	689b      	ldr	r3, [r3, #8]
 8000658:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	609a      	str	r2, [r3, #8]
}
 8000660:	bf00      	nop
 8000662:	370c      	adds	r7, #12
 8000664:	46bd      	mov	sp, r7
 8000666:	bc80      	pop	{r7}
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop

0800066c <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1 to select the ADC1 peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000678:	b29b      	uxth	r3, r3
}
 800067a:	4618      	mov	r0, r3
 800067c:	370c      	adds	r7, #12
 800067e:	46bd      	mov	sp, r7
 8000680:	bc80      	pop	{r7}
 8000682:	4770      	bx	lr

08000684 <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_RCNR: Regular channel not ready
  *     @arg ADC_FLAG_JCNR: Injected channel not ready
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint16_t ADC_FLAG)
{
 8000684:	b480      	push	{r7}
 8000686:	b085      	sub	sp, #20
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	460b      	mov	r3, r1
 800068e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000690:	2300      	movs	r3, #0
 8000692:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	681a      	ldr	r2, [r3, #0]
 8000698:	887b      	ldrh	r3, [r7, #2]
 800069a:	4013      	ands	r3, r2
 800069c:	2b00      	cmp	r3, #0
 800069e:	d002      	beq.n	80006a6 <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80006a0:	2301      	movs	r3, #1
 80006a2:	73fb      	strb	r3, [r7, #15]
 80006a4:	e001      	b.n	80006aa <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80006a6:	2300      	movs	r3, #0
 80006a8:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80006aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	3714      	adds	r7, #20
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bc80      	pop	{r7}
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop

080006b8 <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b087      	sub	sp, #28
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
 80006c0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80006c2:	2300      	movs	r3, #0
 80006c4:	617b      	str	r3, [r7, #20]
 80006c6:	2300      	movs	r3, #0
 80006c8:	613b      	str	r3, [r7, #16]
 80006ca:	2300      	movs	r3, #0
 80006cc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80006ce:	2300      	movs	r3, #0
 80006d0:	617b      	str	r3, [r7, #20]
 80006d2:	e07e      	b.n	80007d2 <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80006d4:	2201      	movs	r2, #1
 80006d6:	697b      	ldr	r3, [r7, #20]
 80006d8:	fa02 f303 	lsl.w	r3, r2, r3
 80006dc:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80006de:	683b      	ldr	r3, [r7, #0]
 80006e0:	681a      	ldr	r2, [r3, #0]
 80006e2:	693b      	ldr	r3, [r7, #16]
 80006e4:	4013      	ands	r3, r2
 80006e6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80006e8:	68fa      	ldr	r2, [r7, #12]
 80006ea:	693b      	ldr	r3, [r7, #16]
 80006ec:	429a      	cmp	r2, r3
 80006ee:	d16d      	bne.n	80007cc <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681a      	ldr	r2, [r3, #0]
 80006f4:	697b      	ldr	r3, [r7, #20]
 80006f6:	005b      	lsls	r3, r3, #1
 80006f8:	2103      	movs	r1, #3
 80006fa:	fa01 f303 	lsl.w	r3, r1, r3
 80006fe:	43db      	mvns	r3, r3
 8000700:	401a      	ands	r2, r3
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	681a      	ldr	r2, [r3, #0]
 800070a:	683b      	ldr	r3, [r7, #0]
 800070c:	791b      	ldrb	r3, [r3, #4]
 800070e:	4619      	mov	r1, r3
 8000710:	697b      	ldr	r3, [r7, #20]
 8000712:	005b      	lsls	r3, r3, #1
 8000714:	fa01 f303 	lsl.w	r3, r1, r3
 8000718:	431a      	orrs	r2, r3
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	791b      	ldrb	r3, [r3, #4]
 8000722:	2b01      	cmp	r3, #1
 8000724:	d003      	beq.n	800072e <GPIO_Init+0x76>
 8000726:	683b      	ldr	r3, [r7, #0]
 8000728:	791b      	ldrb	r3, [r3, #4]
 800072a:	2b02      	cmp	r3, #2
 800072c:	d136      	bne.n	800079c <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	689a      	ldr	r2, [r3, #8]
 8000732:	697b      	ldr	r3, [r7, #20]
 8000734:	005b      	lsls	r3, r3, #1
 8000736:	2103      	movs	r1, #3
 8000738:	fa01 f303 	lsl.w	r3, r1, r3
 800073c:	43db      	mvns	r3, r3
 800073e:	401a      	ands	r2, r3
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	689a      	ldr	r2, [r3, #8]
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	795b      	ldrb	r3, [r3, #5]
 800074c:	4619      	mov	r1, r3
 800074e:	697b      	ldr	r3, [r7, #20]
 8000750:	005b      	lsls	r3, r3, #1
 8000752:	fa01 f303 	lsl.w	r3, r1, r3
 8000756:	431a      	orrs	r2, r3
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	889b      	ldrh	r3, [r3, #4]
 8000760:	b29a      	uxth	r2, r3
 8000762:	697b      	ldr	r3, [r7, #20]
 8000764:	b29b      	uxth	r3, r3
 8000766:	2101      	movs	r1, #1
 8000768:	fa01 f303 	lsl.w	r3, r1, r3
 800076c:	b29b      	uxth	r3, r3
 800076e:	43db      	mvns	r3, r3
 8000770:	b29b      	uxth	r3, r3
 8000772:	4013      	ands	r3, r2
 8000774:	b29a      	uxth	r2, r3
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	889b      	ldrh	r3, [r3, #4]
 800077e:	b29b      	uxth	r3, r3
 8000780:	b21a      	sxth	r2, r3
 8000782:	683b      	ldr	r3, [r7, #0]
 8000784:	799b      	ldrb	r3, [r3, #6]
 8000786:	4619      	mov	r1, r3
 8000788:	697b      	ldr	r3, [r7, #20]
 800078a:	b29b      	uxth	r3, r3
 800078c:	fa01 f303 	lsl.w	r3, r1, r3
 8000790:	b21b      	sxth	r3, r3
 8000792:	4313      	orrs	r3, r2
 8000794:	b21b      	sxth	r3, r3
 8000796:	b29a      	uxth	r2, r3
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	68da      	ldr	r2, [r3, #12]
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	b29b      	uxth	r3, r3
 80007a4:	005b      	lsls	r3, r3, #1
 80007a6:	2103      	movs	r1, #3
 80007a8:	fa01 f303 	lsl.w	r3, r1, r3
 80007ac:	43db      	mvns	r3, r3
 80007ae:	401a      	ands	r2, r3
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	68da      	ldr	r2, [r3, #12]
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	79db      	ldrb	r3, [r3, #7]
 80007bc:	4619      	mov	r1, r3
 80007be:	697b      	ldr	r3, [r7, #20]
 80007c0:	005b      	lsls	r3, r3, #1
 80007c2:	fa01 f303 	lsl.w	r3, r1, r3
 80007c6:	431a      	orrs	r2, r3
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	3301      	adds	r3, #1
 80007d0:	617b      	str	r3, [r7, #20]
 80007d2:	697b      	ldr	r3, [r7, #20]
 80007d4:	2b0f      	cmp	r3, #15
 80007d6:	f67f af7d 	bls.w	80006d4 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80007da:	bf00      	nop
 80007dc:	371c      	adds	r7, #28
 80007de:	46bd      	mov	sp, r7
 80007e0:	bc80      	pop	{r7}
 80007e2:	4770      	bx	lr

080007e4 <GPIO_StructInit>:
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b083      	sub	sp, #12
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80007f2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	2200      	movs	r2, #0
 80007f8:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_400KHz;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	2200      	movs	r2, #0
 80007fe:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	2200      	movs	r2, #0
 8000804:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	2200      	movs	r2, #0
 800080a:	71da      	strb	r2, [r3, #7]
}
 800080c:	bf00      	nop
 800080e:	370c      	adds	r7, #12
 8000810:	46bd      	mov	sp, r7
 8000812:	bc80      	pop	{r7}
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop

08000818 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000818:	b480      	push	{r7}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
 8000820:	460b      	mov	r3, r1
 8000822:	807b      	strh	r3, [r7, #2]
 8000824:	4613      	mov	r3, r2
 8000826:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000828:	2300      	movs	r3, #0
 800082a:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 800082c:	2300      	movs	r3, #0
 800082e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000830:	787a      	ldrb	r2, [r7, #1]
 8000832:	887b      	ldrh	r3, [r7, #2]
 8000834:	f003 0307 	and.w	r3, r3, #7
 8000838:	009b      	lsls	r3, r3, #2
 800083a:	fa02 f303 	lsl.w	r3, r2, r3
 800083e:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000840:	887b      	ldrh	r3, [r7, #2]
 8000842:	08db      	lsrs	r3, r3, #3
 8000844:	b29b      	uxth	r3, r3
 8000846:	4618      	mov	r0, r3
 8000848:	887b      	ldrh	r3, [r7, #2]
 800084a:	08db      	lsrs	r3, r3, #3
 800084c:	b29b      	uxth	r3, r3
 800084e:	461a      	mov	r2, r3
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	3208      	adds	r2, #8
 8000854:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000858:	887b      	ldrh	r3, [r7, #2]
 800085a:	f003 0307 	and.w	r3, r3, #7
 800085e:	009b      	lsls	r3, r3, #2
 8000860:	210f      	movs	r1, #15
 8000862:	fa01 f303 	lsl.w	r3, r1, r3
 8000866:	43db      	mvns	r3, r3
 8000868:	ea02 0103 	and.w	r1, r2, r3
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	f100 0208 	add.w	r2, r0, #8
 8000872:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000876:	887b      	ldrh	r3, [r7, #2]
 8000878:	08db      	lsrs	r3, r3, #3
 800087a:	b29b      	uxth	r3, r3
 800087c:	461a      	mov	r2, r3
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	3208      	adds	r2, #8
 8000882:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000886:	68fb      	ldr	r3, [r7, #12]
 8000888:	4313      	orrs	r3, r2
 800088a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800088c:	887b      	ldrh	r3, [r7, #2]
 800088e:	08db      	lsrs	r3, r3, #3
 8000890:	b29b      	uxth	r3, r3
 8000892:	461a      	mov	r2, r3
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	3208      	adds	r2, #8
 8000898:	68b9      	ldr	r1, [r7, #8]
 800089a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800089e:	bf00      	nop
 80008a0:	3714      	adds	r7, #20
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bc80      	pop	{r7}
 80008a6:	4770      	bx	lr

080008a8 <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b083      	sub	sp, #12
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	4603      	mov	r3, r0
 80008b0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80008b2:	4a04      	ldr	r2, [pc, #16]	; (80008c4 <RCC_HSICmd+0x1c>)
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	6013      	str	r3, [r2, #0]
}
 80008b8:	bf00      	nop
 80008ba:	370c      	adds	r7, #12
 80008bc:	46bd      	mov	sp, r7
 80008be:	bc80      	pop	{r7}
 80008c0:	4770      	bx	lr
 80008c2:	bf00      	nop
 80008c4:	42470000 	.word	0x42470000

080008c8 <RCC_SYSCLKConfig>:
  *     @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
  *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 80008c8:	b480      	push	{r7}
 80008ca:	b085      	sub	sp, #20
 80008cc:	af00      	add	r7, sp, #0
 80008ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80008d0:	2300      	movs	r3, #0
 80008d2:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  
  tmpreg = RCC->CFGR;
 80008d4:	4b09      	ldr	r3, [pc, #36]	; (80008fc <RCC_SYSCLKConfig+0x34>)
 80008d6:	689b      	ldr	r3, [r3, #8]
 80008d8:	60fb      	str	r3, [r7, #12]
  
  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 80008da:	68fb      	ldr	r3, [r7, #12]
 80008dc:	f023 0303 	bic.w	r3, r3, #3
 80008e0:	60fb      	str	r3, [r7, #12]
  
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80008e2:	68fa      	ldr	r2, [r7, #12]
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	4313      	orrs	r3, r2
 80008e8:	60fb      	str	r3, [r7, #12]
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 80008ea:	4a04      	ldr	r2, [pc, #16]	; (80008fc <RCC_SYSCLKConfig+0x34>)
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	6093      	str	r3, [r2, #8]
}
 80008f0:	bf00      	nop
 80008f2:	3714      	adds	r7, #20
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bc80      	pop	{r7}
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	40023800 	.word	0x40023800

08000900 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000900:	b480      	push	{r7}
 8000902:	b089      	sub	sp, #36	; 0x24
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;
 8000908:	2300      	movs	r3, #0
 800090a:	61fb      	str	r3, [r7, #28]
 800090c:	2300      	movs	r3, #0
 800090e:	61bb      	str	r3, [r7, #24]
 8000910:	2300      	movs	r3, #0
 8000912:	617b      	str	r3, [r7, #20]
 8000914:	2300      	movs	r3, #0
 8000916:	613b      	str	r3, [r7, #16]
 8000918:	2300      	movs	r3, #0
 800091a:	60fb      	str	r3, [r7, #12]
 800091c:	2300      	movs	r3, #0
 800091e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000920:	4b5f      	ldr	r3, [pc, #380]	; (8000aa0 <RCC_GetClocksFreq+0x1a0>)
 8000922:	689b      	ldr	r3, [r3, #8]
 8000924:	f003 030c 	and.w	r3, r3, #12
 8000928:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 800092a:	69fb      	ldr	r3, [r7, #28]
 800092c:	2b0c      	cmp	r3, #12
 800092e:	d865      	bhi.n	80009fc <RCC_GetClocksFreq+0xfc>
 8000930:	a201      	add	r2, pc, #4	; (adr r2, 8000938 <RCC_GetClocksFreq+0x38>)
 8000932:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000936:	bf00      	nop
 8000938:	0800096d 	.word	0x0800096d
 800093c:	080009fd 	.word	0x080009fd
 8000940:	080009fd 	.word	0x080009fd
 8000944:	080009fd 	.word	0x080009fd
 8000948:	0800098d 	.word	0x0800098d
 800094c:	080009fd 	.word	0x080009fd
 8000950:	080009fd 	.word	0x080009fd
 8000954:	080009fd 	.word	0x080009fd
 8000958:	08000995 	.word	0x08000995
 800095c:	080009fd 	.word	0x080009fd
 8000960:	080009fd 	.word	0x080009fd
 8000964:	080009fd 	.word	0x080009fd
 8000968:	0800099d 	.word	0x0800099d
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 800096c:	4b4c      	ldr	r3, [pc, #304]	; (8000aa0 <RCC_GetClocksFreq+0x1a0>)
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000974:	0b5b      	lsrs	r3, r3, #13
 8000976:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	3301      	adds	r3, #1
 800097c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000980:	fa02 f303 	lsl.w	r3, r2, r3
 8000984:	461a      	mov	r2, r3
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	601a      	str	r2, [r3, #0]
      break;
 800098a:	e047      	b.n	8000a1c <RCC_GetClocksFreq+0x11c>
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	4a45      	ldr	r2, [pc, #276]	; (8000aa4 <RCC_GetClocksFreq+0x1a4>)
 8000990:	601a      	str	r2, [r3, #0]
      break;
 8000992:	e043      	b.n	8000a1c <RCC_GetClocksFreq+0x11c>
    case 0x08:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	4a44      	ldr	r2, [pc, #272]	; (8000aa8 <RCC_GetClocksFreq+0x1a8>)
 8000998:	601a      	str	r2, [r3, #0]
      break;
 800099a:	e03f      	b.n	8000a1c <RCC_GetClocksFreq+0x11c>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 800099c:	4b40      	ldr	r3, [pc, #256]	; (8000aa0 <RCC_GetClocksFreq+0x1a0>)
 800099e:	689b      	ldr	r3, [r3, #8]
 80009a0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80009a4:	61bb      	str	r3, [r7, #24]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 80009a6:	4b3e      	ldr	r3, [pc, #248]	; (8000aa0 <RCC_GetClocksFreq+0x1a0>)
 80009a8:	689b      	ldr	r3, [r3, #8]
 80009aa:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80009ae:	617b      	str	r3, [r7, #20]
      pllmul = PLLMulTable[(pllmul >> 18)];
 80009b0:	69bb      	ldr	r3, [r7, #24]
 80009b2:	0c9b      	lsrs	r3, r3, #18
 80009b4:	4a3d      	ldr	r2, [pc, #244]	; (8000aac <RCC_GetClocksFreq+0x1ac>)
 80009b6:	5cd3      	ldrb	r3, [r2, r3]
 80009b8:	b2db      	uxtb	r3, r3
 80009ba:	61bb      	str	r3, [r7, #24]
      plldiv = (plldiv >> 22) + 1;
 80009bc:	697b      	ldr	r3, [r7, #20]
 80009be:	0d9b      	lsrs	r3, r3, #22
 80009c0:	3301      	adds	r3, #1
 80009c2:	617b      	str	r3, [r7, #20]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80009c4:	4b36      	ldr	r3, [pc, #216]	; (8000aa0 <RCC_GetClocksFreq+0x1a0>)
 80009c6:	689b      	ldr	r3, [r3, #8]
 80009c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009cc:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
 80009ce:	693b      	ldr	r3, [r7, #16]
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d109      	bne.n	80009e8 <RCC_GetClocksFreq+0xe8>
      {
        /* HSI oscillator clock selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 80009d4:	69bb      	ldr	r3, [r7, #24]
 80009d6:	4a33      	ldr	r2, [pc, #204]	; (8000aa4 <RCC_GetClocksFreq+0x1a4>)
 80009d8:	fb02 f203 	mul.w	r2, r2, r3
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	fbb2 f2f3 	udiv	r2, r2, r3
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	601a      	str	r2, [r3, #0]
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 80009e6:	e019      	b.n	8000a1c <RCC_GetClocksFreq+0x11c>
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 80009e8:	69bb      	ldr	r3, [r7, #24]
 80009ea:	4a2f      	ldr	r2, [pc, #188]	; (8000aa8 <RCC_GetClocksFreq+0x1a8>)
 80009ec:	fb02 f203 	mul.w	r2, r2, r3
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	601a      	str	r2, [r3, #0]
      }
      break;
 80009fa:	e00f      	b.n	8000a1c <RCC_GetClocksFreq+0x11c>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 80009fc:	4b28      	ldr	r3, [pc, #160]	; (8000aa0 <RCC_GetClocksFreq+0x1a0>)
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000a04:	0b5b      	lsrs	r3, r3, #13
 8000a06:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000a10:	fa02 f303 	lsl.w	r3, r2, r3
 8000a14:	461a      	mov	r2, r3
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	601a      	str	r2, [r3, #0]
      break;
 8000a1a:	bf00      	nop
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000a1c:	4b20      	ldr	r3, [pc, #128]	; (8000aa0 <RCC_GetClocksFreq+0x1a0>)
 8000a1e:	689b      	ldr	r3, [r3, #8]
 8000a20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000a24:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 8000a26:	69fb      	ldr	r3, [r7, #28]
 8000a28:	091b      	lsrs	r3, r3, #4
 8000a2a:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp]; 
 8000a2c:	4a20      	ldr	r2, [pc, #128]	; (8000ab0 <RCC_GetClocksFreq+0x1b0>)
 8000a2e:	69fb      	ldr	r3, [r7, #28]
 8000a30:	4413      	add	r3, r2
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	b2db      	uxtb	r3, r3
 8000a36:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	40da      	lsrs	r2, r3
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000a44:	4b16      	ldr	r3, [pc, #88]	; (8000aa0 <RCC_GetClocksFreq+0x1a0>)
 8000a46:	689b      	ldr	r3, [r3, #8]
 8000a48:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000a4c:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	0a1b      	lsrs	r3, r3, #8
 8000a52:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8000a54:	4a16      	ldr	r2, [pc, #88]	; (8000ab0 <RCC_GetClocksFreq+0x1b0>)
 8000a56:	69fb      	ldr	r3, [r7, #28]
 8000a58:	4413      	add	r3, r2
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	b2db      	uxtb	r3, r3
 8000a5e:	60fb      	str	r3, [r7, #12]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	685a      	ldr	r2, [r3, #4]
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	40da      	lsrs	r2, r3
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000a6c:	4b0c      	ldr	r3, [pc, #48]	; (8000aa0 <RCC_GetClocksFreq+0x1a0>)
 8000a6e:	689b      	ldr	r3, [r3, #8]
 8000a70:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000a74:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 8000a76:	69fb      	ldr	r3, [r7, #28]
 8000a78:	0adb      	lsrs	r3, r3, #11
 8000a7a:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 8000a7c:	4a0c      	ldr	r2, [pc, #48]	; (8000ab0 <RCC_GetClocksFreq+0x1b0>)
 8000a7e:	69fb      	ldr	r3, [r7, #28]
 8000a80:	4413      	add	r3, r2
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	685a      	ldr	r2, [r3, #4]
 8000a8c:	68fb      	ldr	r3, [r7, #12]
 8000a8e:	40da      	lsrs	r2, r3
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	60da      	str	r2, [r3, #12]
}
 8000a94:	bf00      	nop
 8000a96:	3724      	adds	r7, #36	; 0x24
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	bc80      	pop	{r7}
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	40023800 	.word	0x40023800
 8000aa4:	00f42400 	.word	0x00f42400
 8000aa8:	007a1200 	.word	0x007a1200
 8000aac:	20000000 	.word	0x20000000
 8000ab0:	2000000c 	.word	0x2000000c

08000ab4 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
 8000abc:	460b      	mov	r3, r1
 8000abe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000ac0:	78fb      	ldrb	r3, [r7, #3]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d006      	beq.n	8000ad4 <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000ac6:	4909      	ldr	r1, [pc, #36]	; (8000aec <RCC_AHBPeriphClockCmd+0x38>)
 8000ac8:	4b08      	ldr	r3, [pc, #32]	; (8000aec <RCC_AHBPeriphClockCmd+0x38>)
 8000aca:	69da      	ldr	r2, [r3, #28]
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000ad2:	e006      	b.n	8000ae2 <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000ad4:	4905      	ldr	r1, [pc, #20]	; (8000aec <RCC_AHBPeriphClockCmd+0x38>)
 8000ad6:	4b05      	ldr	r3, [pc, #20]	; (8000aec <RCC_AHBPeriphClockCmd+0x38>)
 8000ad8:	69da      	ldr	r2, [r3, #28]
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	43db      	mvns	r3, r3
 8000ade:	4013      	ands	r3, r2
 8000ae0:	61cb      	str	r3, [r1, #28]
  }
}
 8000ae2:	bf00      	nop
 8000ae4:	370c      	adds	r7, #12
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bc80      	pop	{r7}
 8000aea:	4770      	bx	lr
 8000aec:	40023800 	.word	0x40023800

08000af0 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b083      	sub	sp, #12
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
 8000af8:	460b      	mov	r3, r1
 8000afa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000afc:	78fb      	ldrb	r3, [r7, #3]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d006      	beq.n	8000b10 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000b02:	4909      	ldr	r1, [pc, #36]	; (8000b28 <RCC_APB2PeriphClockCmd+0x38>)
 8000b04:	4b08      	ldr	r3, [pc, #32]	; (8000b28 <RCC_APB2PeriphClockCmd+0x38>)
 8000b06:	6a1a      	ldr	r2, [r3, #32]
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000b0e:	e006      	b.n	8000b1e <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000b10:	4905      	ldr	r1, [pc, #20]	; (8000b28 <RCC_APB2PeriphClockCmd+0x38>)
 8000b12:	4b05      	ldr	r3, [pc, #20]	; (8000b28 <RCC_APB2PeriphClockCmd+0x38>)
 8000b14:	6a1a      	ldr	r2, [r3, #32]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	43db      	mvns	r3, r3
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	620b      	str	r3, [r1, #32]
  }
}
 8000b1e:	bf00      	nop
 8000b20:	370c      	adds	r7, #12
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bc80      	pop	{r7}
 8000b26:	4770      	bx	lr
 8000b28:	40023800 	.word	0x40023800

08000b2c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	460b      	mov	r3, r1
 8000b36:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b38:	78fb      	ldrb	r3, [r7, #3]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d006      	beq.n	8000b4c <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000b3e:	4909      	ldr	r1, [pc, #36]	; (8000b64 <RCC_APB1PeriphClockCmd+0x38>)
 8000b40:	4b08      	ldr	r3, [pc, #32]	; (8000b64 <RCC_APB1PeriphClockCmd+0x38>)
 8000b42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	4313      	orrs	r3, r2
 8000b48:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8000b4a:	e006      	b.n	8000b5a <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000b4c:	4905      	ldr	r1, [pc, #20]	; (8000b64 <RCC_APB1PeriphClockCmd+0x38>)
 8000b4e:	4b05      	ldr	r3, [pc, #20]	; (8000b64 <RCC_APB1PeriphClockCmd+0x38>)
 8000b50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	43db      	mvns	r3, r3
 8000b56:	4013      	ands	r3, r2
 8000b58:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 8000b5a:	bf00      	nop
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bc80      	pop	{r7}
 8000b62:	4770      	bx	lr
 8000b64:	40023800 	.word	0x40023800

08000b68 <RCC_GetFlagStatus>:
  *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *     @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b087      	sub	sp, #28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8000b72:	2300      	movs	r3, #0
 8000b74:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8000b76:	2300      	movs	r3, #0
 8000b78:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000b7e:	79fb      	ldrb	r3, [r7, #7]
 8000b80:	095b      	lsrs	r3, r3, #5
 8000b82:	b2db      	uxtb	r3, r3
 8000b84:	60fb      	str	r3, [r7, #12]

  if (tmp == 1)               /* The flag to check is in CR register */
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	2b01      	cmp	r3, #1
 8000b8a:	d103      	bne.n	8000b94 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 8000b8c:	4b0e      	ldr	r3, [pc, #56]	; (8000bc8 <RCC_GetFlagStatus+0x60>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	617b      	str	r3, [r7, #20]
 8000b92:	e002      	b.n	8000b9a <RCC_GetFlagStatus+0x32>
  }
  else          /* The flag to check is in CSR register (tmp == 2) */
  {
    statusreg = RCC->CSR;
 8000b94:	4b0c      	ldr	r3, [pc, #48]	; (8000bc8 <RCC_GetFlagStatus+0x60>)
 8000b96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b98:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8000b9a:	79fb      	ldrb	r3, [r7, #7]
 8000b9c:	f003 031f 	and.w	r3, r3, #31
 8000ba0:	60fb      	str	r3, [r7, #12]

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000ba2:	697a      	ldr	r2, [r7, #20]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8000baa:	f003 0301 	and.w	r3, r3, #1
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d002      	beq.n	8000bb8 <RCC_GetFlagStatus+0x50>
  {
    bitstatus = SET;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	74fb      	strb	r3, [r7, #19]
 8000bb6:	e001      	b.n	8000bbc <RCC_GetFlagStatus+0x54>
  }
  else
  {
    bitstatus = RESET;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 8000bbc:	7cfb      	ldrb	r3, [r7, #19]
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	371c      	adds	r7, #28
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bc80      	pop	{r7}
 8000bc6:	4770      	bx	lr
 8000bc8:	40023800 	.word	0x40023800

08000bcc <TIM_TimeBaseInit>:
  *         structure that contains the configuration information for
  *         the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b085      	sub	sp, #20
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	881b      	ldrh	r3, [r3, #0]
 8000bde:	81fb      	strh	r3, [r7, #14]

  if(((TIMx) == TIM2) || ((TIMx) == TIM3) || ((TIMx) == TIM4) || ((TIMx) == TIM5))
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000be6:	d00b      	beq.n	8000c00 <TIM_TimeBaseInit+0x34>
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	4a1c      	ldr	r2, [pc, #112]	; (8000c5c <TIM_TimeBaseInit+0x90>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d007      	beq.n	8000c00 <TIM_TimeBaseInit+0x34>
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	4a1b      	ldr	r2, [pc, #108]	; (8000c60 <TIM_TimeBaseInit+0x94>)
 8000bf4:	4293      	cmp	r3, r2
 8000bf6:	d003      	beq.n	8000c00 <TIM_TimeBaseInit+0x34>
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	4a1a      	ldr	r2, [pc, #104]	; (8000c64 <TIM_TimeBaseInit+0x98>)
 8000bfc:	4293      	cmp	r3, r2
 8000bfe:	d108      	bne.n	8000c12 <TIM_TimeBaseInit+0x46>
  {											
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 8000c00:	89fb      	ldrh	r3, [r7, #14]
 8000c02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000c06:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	885a      	ldrh	r2, [r3, #2]
 8000c0c:	89fb      	ldrh	r3, [r7, #14]
 8000c0e:	4313      	orrs	r3, r2
 8000c10:	81fb      	strh	r3, [r7, #14]
  }
 
  if(((TIMx) != TIM6) && ((TIMx) != TIM7))
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4a14      	ldr	r2, [pc, #80]	; (8000c68 <TIM_TimeBaseInit+0x9c>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d00c      	beq.n	8000c34 <TIM_TimeBaseInit+0x68>
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4a13      	ldr	r2, [pc, #76]	; (8000c6c <TIM_TimeBaseInit+0xa0>)
 8000c1e:	4293      	cmp	r3, r2
 8000c20:	d008      	beq.n	8000c34 <TIM_TimeBaseInit+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 8000c22:	89fb      	ldrh	r3, [r7, #14]
 8000c24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000c28:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	891a      	ldrh	r2, [r3, #8]
 8000c2e:	89fb      	ldrh	r3, [r7, #14]
 8000c30:	4313      	orrs	r3, r2
 8000c32:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	89fa      	ldrh	r2, [r7, #14]
 8000c38:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	685a      	ldr	r2, [r3, #4]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	881a      	ldrh	r2, [r3, #0]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	851a      	strh	r2, [r3, #40]	; 0x28
    
  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	829a      	strh	r2, [r3, #20]
}
 8000c50:	bf00      	nop
 8000c52:	3714      	adds	r7, #20
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bc80      	pop	{r7}
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	40000400 	.word	0x40000400
 8000c60:	40000800 	.word	0x40000800
 8000c64:	40000c00 	.word	0x40000c00
 8000c68:	40001000 	.word	0x40001000
 8000c6c:	40001400 	.word	0x40001400

08000c70 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	f04f 32ff 	mov.w	r2, #4294967295
 8000c7e:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2200      	movs	r2, #0
 8000c84:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	2200      	movs	r2, #0
 8000c8a:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2200      	movs	r2, #0
 8000c90:	805a      	strh	r2, [r3, #2]
}
 8000c92:	bf00      	nop
 8000c94:	370c      	adds	r7, #12
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bc80      	pop	{r7}
 8000c9a:	4770      	bx	lr

08000c9c <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000ca8:	78fb      	ldrb	r3, [r7, #3]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d008      	beq.n	8000cc0 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	881b      	ldrh	r3, [r3, #0]
 8000cb2:	b29b      	uxth	r3, r3
 8000cb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cb8:	b29a      	uxth	r2, r3
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
  }
}
 8000cbe:	e007      	b.n	8000cd0 <TIM_ARRPreloadConfig+0x34>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	881b      	ldrh	r3, [r3, #0]
 8000cc4:	b29b      	uxth	r3, r3
 8000cc6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000cca:	b29a      	uxth	r2, r3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	801a      	strh	r2, [r3, #0]
  }
}
 8000cd0:	bf00      	nop
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bc80      	pop	{r7}
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop

08000cdc <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000ce8:	78fb      	ldrb	r3, [r7, #3]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d008      	beq.n	8000d00 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	881b      	ldrh	r3, [r3, #0]
 8000cf2:	b29b      	uxth	r3, r3
 8000cf4:	f043 0301 	orr.w	r3, r3, #1
 8000cf8:	b29a      	uxth	r2, r3
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
  }
}
 8000cfe:	e007      	b.n	8000d10 <TIM_Cmd+0x34>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	881b      	ldrh	r3, [r3, #0]
 8000d04:	b29b      	uxth	r3, r3
 8000d06:	f023 0301 	bic.w	r3, r3, #1
 8000d0a:	b29a      	uxth	r2, r3
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	801a      	strh	r2, [r3, #0]
  }
}
 8000d10:	bf00      	nop
 8000d12:	370c      	adds	r7, #12
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bc80      	pop	{r7}
 8000d18:	4770      	bx	lr
 8000d1a:	bf00      	nop

08000d1c <TIM_OC1Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b085      	sub	sp, #20
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
 8000d24:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 8000d26:	2300      	movs	r3, #0
 8000d28:	81fb      	strh	r3, [r7, #14]
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	8c1b      	ldrh	r3, [r3, #32]
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	f023 0301 	bic.w	r3, r3, #1
 8000d38:	b29a      	uxth	r2, r3
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	8c1b      	ldrh	r3, [r3, #32]
 8000d42:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	8b1b      	ldrh	r3, [r3, #24]
 8000d48:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 8000d4a:	89fb      	ldrh	r3, [r7, #14]
 8000d4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000d50:	81fb      	strh	r3, [r7, #14]
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 8000d52:	89fb      	ldrh	r3, [r7, #14]
 8000d54:	f023 0303 	bic.w	r3, r3, #3
 8000d58:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	881a      	ldrh	r2, [r3, #0]
 8000d5e:	89fb      	ldrh	r3, [r7, #14]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 8000d64:	89bb      	ldrh	r3, [r7, #12]
 8000d66:	f023 0302 	bic.w	r3, r3, #2
 8000d6a:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	891a      	ldrh	r2, [r3, #8]
 8000d70:	89bb      	ldrh	r3, [r7, #12]
 8000d72:	4313      	orrs	r3, r2
 8000d74:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	885a      	ldrh	r2, [r3, #2]
 8000d7a:	89bb      	ldrh	r3, [r7, #12]
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	685a      	ldr	r2, [r3, #4]
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	89fa      	ldrh	r2, [r7, #14]
 8000d8c:	831a      	strh	r2, [r3, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	89ba      	ldrh	r2, [r7, #12]
 8000d92:	841a      	strh	r2, [r3, #32]
}
 8000d94:	bf00      	nop
 8000d96:	3714      	adds	r7, #20
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bc80      	pop	{r7}
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop

08000da0 <TIM_OC3Init>:
  *         that contains the configuration information for the specified TIM 
  *         peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b085      	sub	sp, #20
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	81fb      	strh	r3, [r7, #14]
 8000dae:	2300      	movs	r3, #0
 8000db0:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	8c1b      	ldrh	r3, [r3, #32]
 8000db6:	b29b      	uxth	r3, r3
 8000db8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000dbc:	b29a      	uxth	r2, r3
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	8c1b      	ldrh	r3, [r3, #32]
 8000dc6:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	8b9b      	ldrh	r3, [r3, #28]
 8000dcc:	81fb      	strh	r3, [r7, #14]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 8000dce:	89fb      	ldrh	r3, [r7, #14]
 8000dd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000dd4:	81fb      	strh	r3, [r7, #14]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8000dd6:	683b      	ldr	r3, [r7, #0]
 8000dd8:	881a      	ldrh	r2, [r3, #0]
 8000dda:	89fb      	ldrh	r3, [r7, #14]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	81fb      	strh	r3, [r7, #14]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 8000de0:	89bb      	ldrh	r3, [r7, #12]
 8000de2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000de6:	81bb      	strh	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	891b      	ldrh	r3, [r3, #8]
 8000dec:	021b      	lsls	r3, r3, #8
 8000dee:	b29a      	uxth	r2, r3
 8000df0:	89bb      	ldrh	r3, [r7, #12]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	885b      	ldrh	r3, [r3, #2]
 8000dfa:	021b      	lsls	r3, r3, #8
 8000dfc:	b29a      	uxth	r2, r3
 8000dfe:	89bb      	ldrh	r3, [r7, #12]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	81bb      	strh	r3, [r7, #12]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	685a      	ldr	r2, [r3, #4]
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	89fa      	ldrh	r2, [r7, #14]
 8000e10:	839a      	strh	r2, [r3, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	89ba      	ldrh	r2, [r7, #12]
 8000e16:	841a      	strh	r2, [r3, #32]
}
 8000e18:	bf00      	nop
 8000e1a:	3714      	adds	r7, #20
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bc80      	pop	{r7}
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop

08000e24 <TIM_OC1PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b085      	sub	sp, #20
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	460b      	mov	r3, r1
 8000e2e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8000e30:	2300      	movs	r3, #0
 8000e32:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr1 = TIMx->CCMR1;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	8b1b      	ldrh	r3, [r3, #24]
 8000e38:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 8000e3a:	89fb      	ldrh	r3, [r7, #14]
 8000e3c:	f023 0308 	bic.w	r3, r3, #8
 8000e40:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8000e42:	89fa      	ldrh	r2, [r7, #14]
 8000e44:	887b      	ldrh	r3, [r7, #2]
 8000e46:	4313      	orrs	r3, r2
 8000e48:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	89fa      	ldrh	r2, [r7, #14]
 8000e4e:	831a      	strh	r2, [r3, #24]
}
 8000e50:	bf00      	nop
 8000e52:	3714      	adds	r7, #20
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bc80      	pop	{r7}
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop

08000e5c <TIM_OC3PreloadConfig>:
  *     @arg TIM_OCPreload_Enable: Enable TIM output compare Preload
  *     @arg TIM_OCPreload_Disable: Disable TIM output compare Preload
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b085      	sub	sp, #20
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	460b      	mov	r3, r1
 8000e66:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	81fb      	strh	r3, [r7, #14]
  
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
  
  tmpccmr2 = TIMx->CCMR2;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	8b9b      	ldrh	r3, [r3, #28]
 8000e70:	81fb      	strh	r3, [r7, #14]
  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 8000e72:	89fb      	ldrh	r3, [r7, #14]
 8000e74:	f023 0308 	bic.w	r3, r3, #8
 8000e78:	81fb      	strh	r3, [r7, #14]
  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8000e7a:	89fa      	ldrh	r2, [r7, #14]
 8000e7c:	887b      	ldrh	r3, [r7, #2]
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	81fb      	strh	r3, [r7, #14]
  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	89fa      	ldrh	r2, [r7, #14]
 8000e86:	839a      	strh	r2, [r3, #28]
}
 8000e88:	bf00      	nop
 8000e8a:	3714      	adds	r7, #20
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bc80      	pop	{r7}
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop

08000e94 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	460b      	mov	r3, r1
 8000e9e:	807b      	strh	r3, [r7, #2]
 8000ea0:	4613      	mov	r3, r2
 8000ea2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000ea4:	787b      	ldrb	r3, [r7, #1]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d008      	beq.n	8000ebc <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	899b      	ldrh	r3, [r3, #12]
 8000eae:	b29a      	uxth	r2, r3
 8000eb0:	887b      	ldrh	r3, [r7, #2]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	b29a      	uxth	r2, r3
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 8000eba:	e009      	b.n	8000ed0 <TIM_ITConfig+0x3c>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	899b      	ldrh	r3, [r3, #12]
 8000ec0:	b29a      	uxth	r2, r3
 8000ec2:	887b      	ldrh	r3, [r7, #2]
 8000ec4:	43db      	mvns	r3, r3
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	4013      	ands	r3, r2
 8000eca:	b29a      	uxth	r2, r3
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	819a      	strh	r2, [r3, #12]
  }
}
 8000ed0:	bf00      	nop
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bc80      	pop	{r7}
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <TIM_GetFlagStatus>:
  *     TIM_FLAG_CC1OF or TIM_FLAG_CC2OF flags.  
  * @note TIM10 and TIM11 can have only update flag, TIM_FLAG_CC1 or TIM_FLAG_CC1OF flags         
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	460b      	mov	r3, r1
 8000ee6:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET; 
 8000ee8:	2300      	movs	r3, #0
 8000eea:	73fb      	strb	r3, [r7, #15]
   
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	8a1b      	ldrh	r3, [r3, #16]
 8000ef0:	b29a      	uxth	r2, r3
 8000ef2:	887b      	ldrh	r3, [r7, #2]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	b29b      	uxth	r3, r3
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d002      	beq.n	8000f02 <TIM_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000efc:	2301      	movs	r3, #1
 8000efe:	73fb      	strb	r3, [r7, #15]
 8000f00:	e001      	b.n	8000f06 <TIM_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000f02:	2300      	movs	r3, #0
 8000f04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3714      	adds	r7, #20
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bc80      	pop	{r7}
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <TIM_ClearFlag>:
  * @note TIM10 and TIM11 can have only update flag, TIM_FLAG_CC1
  *     or TIM_FLAG_CC1OF flags      
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 8000f14:	b480      	push	{r7}
 8000f16:	b083      	sub	sp, #12
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
 8000f1c:	460b      	mov	r3, r1
 8000f1e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8000f20:	887b      	ldrh	r3, [r7, #2]
 8000f22:	43db      	mvns	r3, r3
 8000f24:	b29a      	uxth	r2, r3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	821a      	strh	r2, [r3, #16]
}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr

08000f34 <TIM_GetITStatus>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_FLAG_CC1
  *     interrupt      
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	460b      	mov	r3, r1
 8000f3e:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8000f40:	2300      	movs	r3, #0
 8000f42:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 8000f44:	2300      	movs	r3, #0
 8000f46:	81bb      	strh	r3, [r7, #12]
 8000f48:	2300      	movs	r3, #0
 8000f4a:	817b      	strh	r3, [r7, #10]
  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	8a1b      	ldrh	r3, [r3, #16]
 8000f50:	b29a      	uxth	r2, r3
 8000f52:	887b      	ldrh	r3, [r7, #2]
 8000f54:	4013      	ands	r3, r2
 8000f56:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	899b      	ldrh	r3, [r3, #12]
 8000f5c:	b29a      	uxth	r2, r3
 8000f5e:	887b      	ldrh	r3, [r7, #2]
 8000f60:	4013      	ands	r3, r2
 8000f62:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000f64:	89bb      	ldrh	r3, [r7, #12]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d005      	beq.n	8000f76 <TIM_GetITStatus+0x42>
 8000f6a:	897b      	ldrh	r3, [r7, #10]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d002      	beq.n	8000f76 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000f70:	2301      	movs	r3, #1
 8000f72:	73fb      	strb	r3, [r7, #15]
 8000f74:	e001      	b.n	8000f7a <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000f76:	2300      	movs	r3, #0
 8000f78:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3714      	adds	r7, #20
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bc80      	pop	{r7}
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <TIM_ClearITPendingBit>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_IT_CC1
  *     interrupt        
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	460b      	mov	r3, r1
 8000f92:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000f94:	887b      	ldrh	r3, [r7, #2]
 8000f96:	43db      	mvns	r3, r3
 8000f98:	b29a      	uxth	r2, r3
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	821a      	strh	r2, [r3, #16]
}
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bc80      	pop	{r7}
 8000fa6:	4770      	bx	lr

08000fa8 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that 
  *        contains the configuration information for the specified USART peripheral.
  * @retval None.
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08a      	sub	sp, #40	; 0x28
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	627b      	str	r3, [r7, #36]	; 0x24
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }
   
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	8a1b      	ldrh	r3, [r3, #16]
 8000fc6:	b29b      	uxth	r3, r3
 8000fc8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fcc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000fd0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	88db      	ldrh	r3, [r3, #6]
 8000fd6:	461a      	mov	r2, r3
 8000fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe0:	b29a      	uxth	r2, r3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	899b      	ldrh	r3, [r3, #12]
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ff0:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000ff4:	f023 030c 	bic.w	r3, r3, #12
 8000ff8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	889a      	ldrh	r2, [r3, #4]
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	891b      	ldrh	r3, [r3, #8]
 8001002:	4313      	orrs	r3, r2
 8001004:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800100a:	4313      	orrs	r3, r2
 800100c:	b29b      	uxth	r3, r3
 800100e:	461a      	mov	r2, r3
 8001010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001012:	4313      	orrs	r3, r2
 8001014:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001018:	b29a      	uxth	r2, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	8a9b      	ldrh	r3, [r3, #20]
 8001022:	b29b      	uxth	r3, r3
 8001024:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8001026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001028:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800102c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	899b      	ldrh	r3, [r3, #12]
 8001032:	461a      	mov	r2, r3
 8001034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001036:	4313      	orrs	r3, r2
 8001038:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800103a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800103c:	b29a      	uxth	r2, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001042:	f107 0308 	add.w	r3, r7, #8
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fc5a 	bl	8000900 <RCC_GetClocksFreq>
  if (USARTx == USART1) 
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	4a2e      	ldr	r2, [pc, #184]	; (8001108 <USART_Init+0x160>)
 8001050:	4293      	cmp	r3, r2
 8001052:	d102      	bne.n	800105a <USART_Init+0xb2>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	623b      	str	r3, [r7, #32]
 8001058:	e001      	b.n	800105e <USART_Init+0xb6>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	623b      	str	r3, [r7, #32]
  }

  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	899b      	ldrh	r3, [r3, #12]
 8001062:	b29b      	uxth	r3, r3
 8001064:	b21b      	sxth	r3, r3
 8001066:	2b00      	cmp	r3, #0
 8001068:	da0c      	bge.n	8001084 <USART_Init+0xdc>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800106a:	6a3a      	ldr	r2, [r7, #32]
 800106c:	4613      	mov	r3, r2
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	4413      	add	r3, r2
 8001072:	009a      	lsls	r2, r3, #2
 8001074:	441a      	add	r2, r3
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	005b      	lsls	r3, r3, #1
 800107c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001080:	61fb      	str	r3, [r7, #28]
 8001082:	e00b      	b.n	800109c <USART_Init+0xf4>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001084:	6a3a      	ldr	r2, [r7, #32]
 8001086:	4613      	mov	r3, r2
 8001088:	009b      	lsls	r3, r3, #2
 800108a:	4413      	add	r3, r2
 800108c:	009a      	lsls	r2, r3, #2
 800108e:	441a      	add	r2, r3
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	fbb2 f3f3 	udiv	r3, r2, r3
 800109a:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 800109c:	69fb      	ldr	r3, [r7, #28]
 800109e:	4a1b      	ldr	r2, [pc, #108]	; (800110c <USART_Init+0x164>)
 80010a0:	fba2 2303 	umull	r2, r3, r2, r3
 80010a4:	095b      	lsrs	r3, r3, #5
 80010a6:	011b      	lsls	r3, r3, #4
 80010a8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80010aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ac:	091b      	lsrs	r3, r3, #4
 80010ae:	2264      	movs	r2, #100	; 0x64
 80010b0:	fb02 f303 	mul.w	r3, r2, r3
 80010b4:	69fa      	ldr	r2, [r7, #28]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	899b      	ldrh	r3, [r3, #12]
 80010be:	b29b      	uxth	r3, r3
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	da0c      	bge.n	80010e0 <USART_Init+0x138>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80010c6:	69bb      	ldr	r3, [r7, #24]
 80010c8:	00db      	lsls	r3, r3, #3
 80010ca:	3332      	adds	r3, #50	; 0x32
 80010cc:	4a0f      	ldr	r2, [pc, #60]	; (800110c <USART_Init+0x164>)
 80010ce:	fba2 2303 	umull	r2, r3, r2, r3
 80010d2:	095b      	lsrs	r3, r3, #5
 80010d4:	f003 0307 	and.w	r3, r3, #7
 80010d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010da:	4313      	orrs	r3, r2
 80010dc:	627b      	str	r3, [r7, #36]	; 0x24
 80010de:	e00b      	b.n	80010f8 <USART_Init+0x150>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80010e0:	69bb      	ldr	r3, [r7, #24]
 80010e2:	011b      	lsls	r3, r3, #4
 80010e4:	3332      	adds	r3, #50	; 0x32
 80010e6:	4a09      	ldr	r2, [pc, #36]	; (800110c <USART_Init+0x164>)
 80010e8:	fba2 2303 	umull	r2, r3, r2, r3
 80010ec:	095b      	lsrs	r3, r3, #5
 80010ee:	f003 030f 	and.w	r3, r3, #15
 80010f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80010f4:	4313      	orrs	r3, r2
 80010f6:	627b      	str	r3, [r7, #36]	; 0x24
  }
 
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 80010f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010fa:	b29a      	uxth	r2, r3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	811a      	strh	r2, [r3, #8]
}
 8001100:	bf00      	nop
 8001102:	3728      	adds	r7, #40	; 0x28
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}
 8001108:	40013800 	.word	0x40013800
 800110c:	51eb851f 	.word	0x51eb851f

08001110 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *   which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800111e:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2200      	movs	r2, #0
 8001124:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2200      	movs	r2, #0
 800112a:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2200      	movs	r2, #0
 8001130:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	220c      	movs	r2, #12
 8001136:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2200      	movs	r2, #0
 800113c:	819a      	strh	r2, [r3, #12]
}
 800113e:	bf00      	nop
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	bc80      	pop	{r7}
 8001146:	4770      	bx	lr

08001148 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001148:	b480      	push	{r7}
 800114a:	b083      	sub	sp, #12
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
 8001150:	460b      	mov	r3, r1
 8001152:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001154:	78fb      	ldrb	r3, [r7, #3]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d008      	beq.n	800116c <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	899b      	ldrh	r3, [r3, #12]
 800115e:	b29b      	uxth	r3, r3
 8001160:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001164:	b29a      	uxth	r2, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 800116a:	e007      	b.n	800117c <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	899b      	ldrh	r3, [r3, #12]
 8001170:	b29b      	uxth	r3, r3
 8001172:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001176:	b29a      	uxth	r2, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	819a      	strh	r2, [r3, #12]
  }
}
 800117c:	bf00      	nop
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	bc80      	pop	{r7}
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop

08001188 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None.
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	460b      	mov	r3, r1
 8001192:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001194:	887b      	ldrh	r3, [r7, #2]
 8001196:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800119a:	b29a      	uxth	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	809a      	strh	r2, [r3, #4]
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bc80      	pop	{r7}
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop

080011ac <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b087      	sub	sp, #28
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	460b      	mov	r3, r1
 80011b6:	807b      	strh	r3, [r7, #2]
 80011b8:	4613      	mov	r3, r2
 80011ba:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 80011bc:	2300      	movs	r3, #0
 80011be:	613b      	str	r3, [r7, #16]
 80011c0:	2300      	movs	r3, #0
 80011c2:	60fb      	str	r3, [r7, #12]
 80011c4:	2300      	movs	r3, #0
 80011c6:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 80011c8:	2300      	movs	r3, #0
 80011ca:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80011d0:	887b      	ldrh	r3, [r7, #2]
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	095b      	lsrs	r3, r3, #5
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80011da:	887b      	ldrh	r3, [r7, #2]
 80011dc:	f003 031f 	and.w	r3, r3, #31
 80011e0:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 80011e2:	2201      	movs	r2, #1
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ea:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d103      	bne.n	80011fa <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	330c      	adds	r3, #12
 80011f6:	617b      	str	r3, [r7, #20]
 80011f8:	e009      	b.n	800120e <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d103      	bne.n	8001208 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	3310      	adds	r3, #16
 8001204:	617b      	str	r3, [r7, #20]
 8001206:	e002      	b.n	800120e <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	3314      	adds	r3, #20
 800120c:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 800120e:	787b      	ldrb	r3, [r7, #1]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d006      	beq.n	8001222 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	697a      	ldr	r2, [r7, #20]
 8001218:	6811      	ldr	r1, [r2, #0]
 800121a:	68ba      	ldr	r2, [r7, #8]
 800121c:	430a      	orrs	r2, r1
 800121e:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001220:	e006      	b.n	8001230 <USART_ITConfig+0x84>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001222:	697b      	ldr	r3, [r7, #20]
 8001224:	697a      	ldr	r2, [r7, #20]
 8001226:	6811      	ldr	r1, [r2, #0]
 8001228:	68ba      	ldr	r2, [r7, #8]
 800122a:	43d2      	mvns	r2, r2
 800122c:	400a      	ands	r2, r1
 800122e:	601a      	str	r2, [r3, #0]
  }
}
 8001230:	bf00      	nop
 8001232:	371c      	adds	r7, #28
 8001234:	46bd      	mov	sp, r7
 8001236:	bc80      	pop	{r7}
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop

0800123c <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag.
  *     @arg USART_FLAG_PE:   Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 800123c:	b480      	push	{r7}
 800123e:	b085      	sub	sp, #20
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
 8001244:	460b      	mov	r3, r1
 8001246:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001248:	2300      	movs	r3, #0
 800124a:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	b29a      	uxth	r2, r3
 8001252:	887b      	ldrh	r3, [r7, #2]
 8001254:	4013      	ands	r3, r2
 8001256:	b29b      	uxth	r3, r3
 8001258:	2b00      	cmp	r3, #0
 800125a:	d002      	beq.n	8001262 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 800125c:	2301      	movs	r3, #1
 800125e:	73fb      	strb	r3, [r7, #15]
 8001260:	e001      	b.n	8001266 <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001262:	2300      	movs	r3, #0
 8001264:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001266:	7bfb      	ldrb	r3, [r7, #15]
}
 8001268:	4618      	mov	r0, r3
 800126a:	3714      	adds	r7, #20
 800126c:	46bd      	mov	sp, r7
 800126e:	bc80      	pop	{r7}
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop

08001274 <Init_GPIO>:

void (*TIM_Tvz_IRQ_Callback)(void);
Struct_Of_Values sensors;

void Init_GPIO()
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA,ENABLE);
 800127a:	2101      	movs	r1, #1
 800127c:	2001      	movs	r0, #1
 800127e:	f7ff fc19 	bl	8000ab4 <RCC_AHBPeriphClockCmd>
	GPIO_InitTypeDef init_gpio;

	//USART2
	GPIO_StructInit(&init_gpio);
 8001282:	463b      	mov	r3, r7
 8001284:	4618      	mov	r0, r3
 8001286:	f7ff faad 	bl	80007e4 <GPIO_StructInit>
	init_gpio.GPIO_Mode=GPIO_Mode_AF;
 800128a:	2302      	movs	r3, #2
 800128c:	713b      	strb	r3, [r7, #4]
	init_gpio.GPIO_Pin=GPIO_Pin_3 | GPIO_Pin_2;
 800128e:	230c      	movs	r3, #12
 8001290:	603b      	str	r3, [r7, #0]
	init_gpio.GPIO_Speed=GPIO_Speed_40MHz;
 8001292:	2303      	movs	r3, #3
 8001294:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOA,&init_gpio);
 8001296:	463b      	mov	r3, r7
 8001298:	4619      	mov	r1, r3
 800129a:	4815      	ldr	r0, [pc, #84]	; (80012f0 <Init_GPIO+0x7c>)
 800129c:	f7ff fa0c 	bl	80006b8 <GPIO_Init>
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource2,GPIO_AF_USART2);
 80012a0:	2207      	movs	r2, #7
 80012a2:	2102      	movs	r1, #2
 80012a4:	4812      	ldr	r0, [pc, #72]	; (80012f0 <Init_GPIO+0x7c>)
 80012a6:	f7ff fab7 	bl	8000818 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource3,GPIO_AF_USART2);
 80012aa:	2207      	movs	r2, #7
 80012ac:	2103      	movs	r1, #3
 80012ae:	4810      	ldr	r0, [pc, #64]	; (80012f0 <Init_GPIO+0x7c>)
 80012b0:	f7ff fab2 	bl	8000818 <GPIO_PinAFConfig>

	//ADC1 1.sensor
	GPIO_StructInit(&init_gpio);
 80012b4:	463b      	mov	r3, r7
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff fa94 	bl	80007e4 <GPIO_StructInit>
	init_gpio.GPIO_Mode=GPIO_Mode_AN;
 80012bc:	2303      	movs	r3, #3
 80012be:	713b      	strb	r3, [r7, #4]
	init_gpio.GPIO_Pin=GPIO_Pin_0;
 80012c0:	2301      	movs	r3, #1
 80012c2:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA,&init_gpio);
 80012c4:	463b      	mov	r3, r7
 80012c6:	4619      	mov	r1, r3
 80012c8:	4809      	ldr	r0, [pc, #36]	; (80012f0 <Init_GPIO+0x7c>)
 80012ca:	f7ff f9f5 	bl	80006b8 <GPIO_Init>

	//ADC1 2.sensor
	GPIO_StructInit(&init_gpio);
 80012ce:	463b      	mov	r3, r7
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff fa87 	bl	80007e4 <GPIO_StructInit>
	init_gpio.GPIO_Mode=GPIO_Mode_AN;
 80012d6:	2303      	movs	r3, #3
 80012d8:	713b      	strb	r3, [r7, #4]
	init_gpio.GPIO_Pin=GPIO_Pin_1;
 80012da:	2302      	movs	r3, #2
 80012dc:	603b      	str	r3, [r7, #0]
	GPIO_Init(GPIOA,&init_gpio);
 80012de:	463b      	mov	r3, r7
 80012e0:	4619      	mov	r1, r3
 80012e2:	4803      	ldr	r0, [pc, #12]	; (80012f0 <Init_GPIO+0x7c>)
 80012e4:	f7ff f9e8 	bl	80006b8 <GPIO_Init>
}
 80012e8:	bf00      	nop
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	40020000 	.word	0x40020000

080012f4 <Init_USART>:

void Init_USART()
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2,ENABLE);
 80012fa:	2101      	movs	r1, #1
 80012fc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001300:	f7ff fc14 	bl	8000b2c <RCC_APB1PeriphClockCmd>
	USART_InitTypeDef init_usart;
	NVIC_InitTypeDef init_nvic;

	USART_StructInit(&init_usart);
 8001304:	f107 0308 	add.w	r3, r7, #8
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff ff01 	bl	8001110 <USART_StructInit>
	init_usart.USART_BaudRate=9600;
 800130e:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001312:	60bb      	str	r3, [r7, #8]
	init_usart.USART_Mode=USART_Mode_Tx;
 8001314:	2308      	movs	r3, #8
 8001316:	827b      	strh	r3, [r7, #18]
	USART_Init(USART2,&init_usart);
 8001318:	f107 0308 	add.w	r3, r7, #8
 800131c:	4619      	mov	r1, r3
 800131e:	480c      	ldr	r0, [pc, #48]	; (8001350 <Init_USART+0x5c>)
 8001320:	f7ff fe42 	bl	8000fa8 <USART_Init>

	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_0);
 8001324:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 8001328:	f7fe ff28 	bl	800017c <NVIC_PriorityGroupConfig>
	init_nvic.NVIC_IRQChannel=USART2_IRQn;
 800132c:	2326      	movs	r3, #38	; 0x26
 800132e:	713b      	strb	r3, [r7, #4]
	init_nvic.NVIC_IRQChannelCmd=ENABLE;
 8001330:	2301      	movs	r3, #1
 8001332:	71fb      	strb	r3, [r7, #7]
	init_nvic.NVIC_IRQChannelSubPriority=0;
 8001334:	2300      	movs	r3, #0
 8001336:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&init_nvic);
 8001338:	1d3b      	adds	r3, r7, #4
 800133a:	4618      	mov	r0, r3
 800133c:	f7fe ff30 	bl	80001a0 <NVIC_Init>

	USART_Cmd(USART2,ENABLE);
 8001340:	2101      	movs	r1, #1
 8001342:	4803      	ldr	r0, [pc, #12]	; (8001350 <Init_USART+0x5c>)
 8001344:	f7ff ff00 	bl	8001148 <USART_Cmd>
}
 8001348:	bf00      	nop
 800134a:	3718      	adds	r7, #24
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}
 8001350:	40004400 	.word	0x40004400

08001354 <Init_ADC>:

void Init_ADC()
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1,ENABLE);
 800135a:	2101      	movs	r1, #1
 800135c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001360:	f7ff fbc6 	bl	8000af0 <RCC_APB2PeriphClockCmd>
	ADC_InitTypeDef init_adc;

	RCC_HSICmd(ENABLE);
 8001364:	2001      	movs	r0, #1
 8001366:	f7ff fa9f 	bl	80008a8 <RCC_HSICmd>
	while(RCC_GetFlagStatus(RCC_FLAG_HSIRDY)==RESET);
 800136a:	bf00      	nop
 800136c:	2021      	movs	r0, #33	; 0x21
 800136e:	f7ff fbfb 	bl	8000b68 <RCC_GetFlagStatus>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d0f9      	beq.n	800136c <Init_ADC+0x18>

	ADC_StructInit(&init_adc);
 8001378:	463b      	mov	r3, r7
 800137a:	4618      	mov	r0, r3
 800137c:	f7fe ffc4 	bl	8000308 <ADC_StructInit>
	ADC_Init(ADC1,&init_adc);
 8001380:	463b      	mov	r3, r7
 8001382:	4619      	mov	r1, r3
 8001384:	4809      	ldr	r0, [pc, #36]	; (80013ac <Init_ADC+0x58>)
 8001386:	f7fe ff6b 	bl	8000260 <ADC_Init>
	//ADC_RegularChannelConfig(ADC1,ADC_Channel_0,1,ADC_SampleTime_384Cycles);

	ADC_Cmd(ADC1,ENABLE);
 800138a:	2101      	movs	r1, #1
 800138c:	4807      	ldr	r0, [pc, #28]	; (80013ac <Init_ADC+0x58>)
 800138e:	f7fe ffdb 	bl	8000348 <ADC_Cmd>
	while(ADC_GetFlagStatus(ADC1,ADC_FLAG_ADONS)==RESET);
 8001392:	bf00      	nop
 8001394:	2140      	movs	r1, #64	; 0x40
 8001396:	4805      	ldr	r0, [pc, #20]	; (80013ac <Init_ADC+0x58>)
 8001398:	f7ff f974 	bl	8000684 <ADC_GetFlagStatus>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d0f8      	beq.n	8001394 <Init_ADC+0x40>
}
 80013a2:	bf00      	nop
 80013a4:	3718      	adds	r7, #24
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40012400 	.word	0x40012400

080013b0 <Init_Timer_Tvz>:

void Init_Timer_Tvz()
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3,ENABLE);
 80013b6:	2101      	movs	r1, #1
 80013b8:	2002      	movs	r0, #2
 80013ba:	f7ff fbb7 	bl	8000b2c <RCC_APB1PeriphClockCmd>
	TIM_TimeBaseInitTypeDef init_tim;
	NVIC_InitTypeDef init_nvic;

	TIM_TimeBaseStructInit(&init_tim);
 80013be:	1d3b      	adds	r3, r7, #4
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff fc55 	bl	8000c70 <TIM_TimeBaseStructInit>
	init_tim.TIM_Period=1000-1;
 80013c6:	f240 33e7 	movw	r3, #999	; 0x3e7
 80013ca:	60bb      	str	r3, [r7, #8]
	init_tim.TIM_Prescaler=2000-1;
 80013cc:	f240 73cf 	movw	r3, #1999	; 0x7cf
 80013d0:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseInit(TIM3,&init_tim);
 80013d2:	1d3b      	adds	r3, r7, #4
 80013d4:	4619      	mov	r1, r3
 80013d6:	480d      	ldr	r0, [pc, #52]	; (800140c <Init_Timer_Tvz+0x5c>)
 80013d8:	f7ff fbf8 	bl	8000bcc <TIM_TimeBaseInit>
	TIM_ITConfig(TIM3,TIM_IT_Update,ENABLE);
 80013dc:	2201      	movs	r2, #1
 80013de:	2101      	movs	r1, #1
 80013e0:	480a      	ldr	r0, [pc, #40]	; (800140c <Init_Timer_Tvz+0x5c>)
 80013e2:	f7ff fd57 	bl	8000e94 <TIM_ITConfig>

	init_nvic.NVIC_IRQChannel=TIM3_IRQn;
 80013e6:	231d      	movs	r3, #29
 80013e8:	703b      	strb	r3, [r7, #0]
	init_nvic.NVIC_IRQChannelCmd=ENABLE;
 80013ea:	2301      	movs	r3, #1
 80013ec:	70fb      	strb	r3, [r7, #3]
	init_nvic.NVIC_IRQChannelSubPriority=1;
 80013ee:	2301      	movs	r3, #1
 80013f0:	70bb      	strb	r3, [r7, #2]
	NVIC_Init(&init_nvic);
 80013f2:	463b      	mov	r3, r7
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7fe fed3 	bl	80001a0 <NVIC_Init>

	TIM_Cmd(TIM3,ENABLE);
 80013fa:	2101      	movs	r1, #1
 80013fc:	4803      	ldr	r0, [pc, #12]	; (800140c <Init_Timer_Tvz+0x5c>)
 80013fe:	f7ff fc6d 	bl	8000cdc <TIM_Cmd>
}
 8001402:	bf00      	nop
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40000400 	.word	0x40000400

08001410 <TIM3_IRQHandler>:

void TIM3_IRQHandler()
{
 8001410:	b580      	push	{r7, lr}
 8001412:	af00      	add	r7, sp, #0
	if(TIM_GetFlagStatus(TIM3,TIM_FLAG_Update))
 8001414:	2101      	movs	r1, #1
 8001416:	4807      	ldr	r0, [pc, #28]	; (8001434 <TIM3_IRQHandler+0x24>)
 8001418:	f7ff fd60 	bl	8000edc <TIM_GetFlagStatus>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d006      	beq.n	8001430 <TIM3_IRQHandler+0x20>
	{
		TIM_Tvz_IRQ_Callback();
 8001422:	4b05      	ldr	r3, [pc, #20]	; (8001438 <TIM3_IRQHandler+0x28>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4798      	blx	r3
		TIM_ClearFlag(TIM3,TIM_FLAG_Update);
 8001428:	2101      	movs	r1, #1
 800142a:	4802      	ldr	r0, [pc, #8]	; (8001434 <TIM3_IRQHandler+0x24>)
 800142c:	f7ff fd72 	bl	8000f14 <TIM_ClearFlag>
	}
}
 8001430:	bf00      	nop
 8001432:	bd80      	pop	{r7, pc}
 8001434:	40000400 	.word	0x40000400
 8001438:	20000060 	.word	0x20000060

0800143c <USART2_IRQHandler>:



void USART2_IRQHandler()
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b082      	sub	sp, #8
 8001440:	af00      	add	r7, sp, #0
	char character;
	if(USART_GetFlagStatus(USART2,USART_FLAG_TXE))
 8001442:	2180      	movs	r1, #128	; 0x80
 8001444:	4810      	ldr	r0, [pc, #64]	; (8001488 <USART2_IRQHandler+0x4c>)
 8001446:	f7ff fef9 	bl	800123c <USART_GetFlagStatus>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d016      	beq.n	800147e <USART2_IRQHandler+0x42>
	{
		character=*sensors.TX_Buffer++;
 8001450:	4b0e      	ldr	r3, [pc, #56]	; (800148c <USART2_IRQHandler+0x50>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	1c5a      	adds	r2, r3, #1
 8001456:	490d      	ldr	r1, [pc, #52]	; (800148c <USART2_IRQHandler+0x50>)
 8001458:	604a      	str	r2, [r1, #4]
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	71fb      	strb	r3, [r7, #7]
		if(character) USART_SendData(USART2,character);
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d006      	beq.n	8001472 <USART2_IRQHandler+0x36>
 8001464:	79fb      	ldrb	r3, [r7, #7]
 8001466:	b29b      	uxth	r3, r3
 8001468:	4619      	mov	r1, r3
 800146a:	4807      	ldr	r0, [pc, #28]	; (8001488 <USART2_IRQHandler+0x4c>)
 800146c:	f7ff fe8c 	bl	8001188 <USART_SendData>
		else USART_ITConfig(USART2,USART_IT_TXE,DISABLE);
	}
}
 8001470:	e005      	b.n	800147e <USART2_IRQHandler+0x42>
	char character;
	if(USART_GetFlagStatus(USART2,USART_FLAG_TXE))
	{
		character=*sensors.TX_Buffer++;
		if(character) USART_SendData(USART2,character);
		else USART_ITConfig(USART2,USART_IT_TXE,DISABLE);
 8001472:	2200      	movs	r2, #0
 8001474:	f240 7127 	movw	r1, #1831	; 0x727
 8001478:	4803      	ldr	r0, [pc, #12]	; (8001488 <USART2_IRQHandler+0x4c>)
 800147a:	f7ff fe97 	bl	80011ac <USART_ITConfig>
	}
}
 800147e:	bf00      	nop
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40004400 	.word	0x40004400
 800148c:	20000064 	.word	0x20000064

08001490 <Send_Buffer>:

void Send_Buffer(char *Buffer)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
	sensors.TX_Buffer=Buffer;
 8001498:	4a06      	ldr	r2, [pc, #24]	; (80014b4 <Send_Buffer+0x24>)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6053      	str	r3, [r2, #4]
	USART_ITConfig(USART2,USART_IT_TXE,ENABLE);
 800149e:	2201      	movs	r2, #1
 80014a0:	f240 7127 	movw	r1, #1831	; 0x727
 80014a4:	4804      	ldr	r0, [pc, #16]	; (80014b8 <Send_Buffer+0x28>)
 80014a6:	f7ff fe81 	bl	80011ac <USART_ITConfig>
}
 80014aa:	bf00      	nop
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000064 	.word	0x20000064
 80014b8:	40004400 	.word	0x40004400

080014bc <ADC_Right_Sensor>:


uint16_t ADC_Right_Sensor()
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
	ADC_RegularChannelConfig(ADC1,ADC_Channel_0,1,ADC_SampleTime_384Cycles);
 80014c0:	2307      	movs	r3, #7
 80014c2:	2201      	movs	r2, #1
 80014c4:	2100      	movs	r1, #0
 80014c6:	480a      	ldr	r0, [pc, #40]	; (80014f0 <ADC_Right_Sensor+0x34>)
 80014c8:	f7fe ff5a 	bl	8000380 <ADC_RegularChannelConfig>
	ADC_SoftwareStartConv(ADC1);
 80014cc:	4808      	ldr	r0, [pc, #32]	; (80014f0 <ADC_Right_Sensor+0x34>)
 80014ce:	f7ff f8bd 	bl	800064c <ADC_SoftwareStartConv>
	while(ADC_GetFlagStatus(ADC1,ADC_FLAG_EOC)==RESET);
 80014d2:	bf00      	nop
 80014d4:	2102      	movs	r1, #2
 80014d6:	4806      	ldr	r0, [pc, #24]	; (80014f0 <ADC_Right_Sensor+0x34>)
 80014d8:	f7ff f8d4 	bl	8000684 <ADC_GetFlagStatus>
 80014dc:	4603      	mov	r3, r0
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d0f8      	beq.n	80014d4 <ADC_Right_Sensor+0x18>
	return ADC_GetConversionValue(ADC1);
 80014e2:	4803      	ldr	r0, [pc, #12]	; (80014f0 <ADC_Right_Sensor+0x34>)
 80014e4:	f7ff f8c2 	bl	800066c <ADC_GetConversionValue>
 80014e8:	4603      	mov	r3, r0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40012400 	.word	0x40012400

080014f4 <ADC_Left_Sensor>:


uint16_t ADC_Left_Sensor()
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
	ADC_RegularChannelConfig(ADC1,ADC_Channel_1,1,ADC_SampleTime_384Cycles);
 80014f8:	2307      	movs	r3, #7
 80014fa:	2201      	movs	r2, #1
 80014fc:	2101      	movs	r1, #1
 80014fe:	480a      	ldr	r0, [pc, #40]	; (8001528 <ADC_Left_Sensor+0x34>)
 8001500:	f7fe ff3e 	bl	8000380 <ADC_RegularChannelConfig>
	ADC_SoftwareStartConv(ADC1);
 8001504:	4808      	ldr	r0, [pc, #32]	; (8001528 <ADC_Left_Sensor+0x34>)
 8001506:	f7ff f8a1 	bl	800064c <ADC_SoftwareStartConv>
	while(ADC_GetFlagStatus(ADC1,ADC_FLAG_EOC)==RESET);
 800150a:	bf00      	nop
 800150c:	2102      	movs	r1, #2
 800150e:	4806      	ldr	r0, [pc, #24]	; (8001528 <ADC_Left_Sensor+0x34>)
 8001510:	f7ff f8b8 	bl	8000684 <ADC_GetFlagStatus>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d0f8      	beq.n	800150c <ADC_Left_Sensor+0x18>
	return ADC_GetConversionValue(ADC1);
 800151a:	4803      	ldr	r0, [pc, #12]	; (8001528 <ADC_Left_Sensor+0x34>)
 800151c:	f7ff f8a6 	bl	800066c <ADC_GetConversionValue>
 8001520:	4603      	mov	r3, r0
}
 8001522:	4618      	mov	r0, r3
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	40012400 	.word	0x40012400

0800152c <Delay>:

void Delay(uint32_t time)
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for(i=0;i<time;i++)
 8001534:	2300      	movs	r3, #0
 8001536:	60fb      	str	r3, [r7, #12]
 8001538:	e002      	b.n	8001540 <Delay+0x14>
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	3301      	adds	r3, #1
 800153e:	60fb      	str	r3, [r7, #12]
 8001540:	68fa      	ldr	r2, [r7, #12]
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	429a      	cmp	r2, r3
 8001546:	d3f8      	bcc.n	800153a <Delay+0xe>
	{
	}
}
 8001548:	bf00      	nop
 800154a:	3714      	adds	r7, #20
 800154c:	46bd      	mov	sp, r7
 800154e:	bc80      	pop	{r7}
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop

08001554 <Timer_Tvz_Callback>:

void Timer_Tvz_Callback()
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
	uint16_t AD_value;
	uint16_t AD_value2;

	AD_value=ADC_Right_Sensor();
 800155a:	f7ff ffaf 	bl	80014bc <ADC_Right_Sensor>
 800155e:	4603      	mov	r3, r0
 8001560:	80fb      	strh	r3, [r7, #6]
	sensors.Right_Sensor=AD_value;
 8001562:	4a07      	ldr	r2, [pc, #28]	; (8001580 <Timer_Tvz_Callback+0x2c>)
 8001564:	88fb      	ldrh	r3, [r7, #6]
 8001566:	8013      	strh	r3, [r2, #0]

	AD_value2=ADC_Left_Sensor();
 8001568:	f7ff ffc4 	bl	80014f4 <ADC_Left_Sensor>
 800156c:	4603      	mov	r3, r0
 800156e:	80bb      	strh	r3, [r7, #4]
    sensors.Left_Sensor=AD_value2;
 8001570:	4a03      	ldr	r2, [pc, #12]	; (8001580 <Timer_Tvz_Callback+0x2c>)
 8001572:	88bb      	ldrh	r3, [r7, #4]
 8001574:	8053      	strh	r3, [r2, #2]
}
 8001576:	bf00      	nop
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20000064 	.word	0x20000064

08001584 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	6039      	str	r1, [r7, #0]
 800158e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001594:	2b00      	cmp	r3, #0
 8001596:	da0b      	bge.n	80015b0 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001598:	490d      	ldr	r1, [pc, #52]	; (80015d0 <NVIC_SetPriority+0x4c>)
 800159a:	79fb      	ldrb	r3, [r7, #7]
 800159c:	f003 030f 	and.w	r3, r3, #15
 80015a0:	3b04      	subs	r3, #4
 80015a2:	683a      	ldr	r2, [r7, #0]
 80015a4:	b2d2      	uxtb	r2, r2
 80015a6:	0112      	lsls	r2, r2, #4
 80015a8:	b2d2      	uxtb	r2, r2
 80015aa:	440b      	add	r3, r1
 80015ac:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 80015ae:	e009      	b.n	80015c4 <NVIC_SetPriority+0x40>
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80015b0:	4908      	ldr	r1, [pc, #32]	; (80015d4 <NVIC_SetPriority+0x50>)
 80015b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b6:	683a      	ldr	r2, [r7, #0]
 80015b8:	b2d2      	uxtb	r2, r2
 80015ba:	0112      	lsls	r2, r2, #4
 80015bc:	b2d2      	uxtb	r2, r2
 80015be:	440b      	add	r3, r1
 80015c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80015c4:	bf00      	nop
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bc80      	pop	{r7}
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	e000ed00 	.word	0xe000ed00
 80015d4:	e000e100 	.word	0xe000e100

080015d8 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80015e6:	d301      	bcc.n	80015ec <SysTick_Config+0x14>
 80015e8:	2301      	movs	r3, #1
 80015ea:	e011      	b.n	8001610 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80015ec:	4a0a      	ldr	r2, [pc, #40]	; (8001618 <SysTick_Config+0x40>)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80015f4:	3b01      	subs	r3, #1
 80015f6:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 80015f8:	210f      	movs	r1, #15
 80015fa:	f04f 30ff 	mov.w	r0, #4294967295
 80015fe:	f7ff ffc1 	bl	8001584 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001602:	4b05      	ldr	r3, [pc, #20]	; (8001618 <SysTick_Config+0x40>)
 8001604:	2200      	movs	r2, #0
 8001606:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001608:	4b03      	ldr	r3, [pc, #12]	; (8001618 <SysTick_Config+0x40>)
 800160a:	2207      	movs	r2, #7
 800160c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800160e:	2300      	movs	r3, #0
}
 8001610:	4618      	mov	r0, r3
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	e000e010 	.word	0xe000e010

0800161c <setSysTick>:
//Delays number of Systicks (happens every 1ms)
static void Delaypwm(__IO uint32_t dlyTicks){
	uint32_t curTicks = msTicks;
	while ((msTicks-curTicks)<dlyTicks);
}
void setSysTick(void){
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
	if(SysTick_Config(SystemCoreClock / 1000)){
 8001620:	4b07      	ldr	r3, [pc, #28]	; (8001640 <setSysTick+0x24>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	4a07      	ldr	r2, [pc, #28]	; (8001644 <setSysTick+0x28>)
 8001626:	fba2 2303 	umull	r2, r3, r2, r3
 800162a:	099b      	lsrs	r3, r3, #6
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff ffd3 	bl	80015d8 <SysTick_Config>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d000      	beq.n	800163a <setSysTick+0x1e>
		while(1){}
 8001638:	e7fe      	b.n	8001638 <setSysTick+0x1c>
	}
}
 800163a:	bf00      	nop
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	2000001c 	.word	0x2000001c
 8001644:	10624dd3 	.word	0x10624dd3

08001648 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b098      	sub	sp, #96	; 0x60
 800164c:	af00      	add	r7, sp, #0
	TIM_Tvz_IRQ_Callback=Timer_Tvz_Callback;
 800164e:	4b5c      	ldr	r3, [pc, #368]	; (80017c0 <main+0x178>)
 8001650:	4a5c      	ldr	r2, [pc, #368]	; (80017c4 <main+0x17c>)
 8001652:	601a      	str	r2, [r3, #0]



sysClockSetup();
 8001654:	f000 f94c 	bl	80018f0 <sysClockSetup>
Init_GPIO();
 8001658:	f7ff fe0c 	bl	8001274 <Init_GPIO>
Init_USART();
 800165c:	f7ff fe4a 	bl	80012f4 <Init_USART>
Init_ADC();
 8001660:	f7ff fe78 	bl	8001354 <Init_ADC>
Init_Timer_Tvz();
 8001664:	f7ff fea4 	bl	80013b0 <Init_Timer_Tvz>
	setSysTick();
 8001668:	f7ff ffd8 	bl	800161c <setSysTick>
	InitializeGPIO();
 800166c:	f000 f922 	bl	80018b4 <InitializeGPIO>
	InitializeTimer();
 8001670:	f000 f8b4 	bl	80017dc <InitializeTimer>
	InitializePWMChannel();
 8001674:	f000 f8d2 	bl	800181c <InitializePWMChannel>
	InitializePWMChannel2();
 8001678:	f000 f8f6 	bl	8001868 <InitializePWMChannel2>


char buffer[50];
long motor_pravy = 0;
 800167c:	2300      	movs	r3, #0
 800167e:	657b      	str	r3, [r7, #84]	; 0x54
long motor_lavy = 0;
 8001680:	2300      	movs	r3, #0
 8001682:	653b      	str	r3, [r7, #80]	; 0x50
long naj_lavy = 250;
 8001684:	23fa      	movs	r3, #250	; 0xfa
 8001686:	64fb      	str	r3, [r7, #76]	; 0x4c
long naj_pravy = 250;
 8001688:	23fa      	movs	r3, #250	; 0xfa
 800168a:	64bb      	str	r3, [r7, #72]	; 0x48
long najv_lavy = 3500;
 800168c:	f640 53ac 	movw	r3, #3500	; 0xdac
 8001690:	647b      	str	r3, [r7, #68]	; 0x44
long najv_pravy = 3500;
 8001692:	f640 53ac 	movw	r3, #3500	; 0xdac
 8001696:	643b      	str	r3, [r7, #64]	; 0x40
int rozdiel = 0;
 8001698:	2300      	movs	r3, #0
 800169a:	63fb      	str	r3, [r7, #60]	; 0x3c
int sucet =0;
 800169c:	2300      	movs	r3, #0
 800169e:	63bb      	str	r3, [r7, #56]	; 0x38
int r=0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	637b      	str	r3, [r7, #52]	; 0x34
int rychlost1=1495;
 80016a4:	f240 53d7 	movw	r3, #1495	; 0x5d7
 80016a8:	65fb      	str	r3, [r7, #92]	; 0x5c
int rychlost3=1490;
 80016aa:	f240 53d2 	movw	r3, #1490	; 0x5d2
 80016ae:	65bb      	str	r3, [r7, #88]	; 0x58
		while (1)
			{



			motor_pravy = ((sensors.Right_Sensor - naj_pravy)*(1000-300))/(najv_pravy-naj_pravy);
 80016b0:	4b45      	ldr	r3, [pc, #276]	; (80017c8 <main+0x180>)
 80016b2:	881b      	ldrh	r3, [r3, #0]
 80016b4:	461a      	mov	r2, r3
 80016b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 80016be:	fb02 f203 	mul.w	r2, r2, r3
 80016c2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80016c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016c6:	1acb      	subs	r3, r1, r3
 80016c8:	fb92 f3f3 	sdiv	r3, r2, r3
 80016cc:	657b      	str	r3, [r7, #84]	; 0x54
			motor_lavy = ((sensors.Left_Sensor - naj_lavy)*(1000-300))/(najv_lavy-naj_lavy);
 80016ce:	4b3e      	ldr	r3, [pc, #248]	; (80017c8 <main+0x180>)
 80016d0:	885b      	ldrh	r3, [r3, #2]
 80016d2:	461a      	mov	r2, r3
 80016d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 80016dc:	fb02 f203 	mul.w	r2, r2, r3
 80016e0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80016e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016e4:	1acb      	subs	r3, r1, r3
 80016e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80016ea:	653b      	str	r3, [r7, #80]	; 0x50

			rozdiel = motor_pravy - motor_lavy;
 80016ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80016ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	63fb      	str	r3, [r7, #60]	; 0x3c

			sucet = motor_pravy + motor_lavy;
 80016f4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80016f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016f8:	4413      	add	r3, r2
 80016fa:	63bb      	str	r3, [r7, #56]	; 0x38



			 if(sucet>300 && sucet<=600){
 80016fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80016fe:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001702:	dd0a      	ble.n	800171a <main+0xd2>
 8001704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001706:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 800170a:	dc06      	bgt.n	800171a <main+0xd2>
					 rychlost1=10+1495;
 800170c:	f240 53e1 	movw	r3, #1505	; 0x5e1
 8001710:	65fb      	str	r3, [r7, #92]	; 0x5c
					 rychlost3=-10+1490;
 8001712:	f44f 63b9 	mov.w	r3, #1480	; 0x5c8
 8001716:	65bb      	str	r3, [r7, #88]	; 0x58
 8001718:	e014      	b.n	8001744 <main+0xfc>
			 }
			 else if (sucet>600){
 800171a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800171c:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001720:	dd06      	ble.n	8001730 <main+0xe8>
				 rychlost1=20+1495;
 8001722:	f240 53eb 	movw	r3, #1515	; 0x5eb
 8001726:	65fb      	str	r3, [r7, #92]	; 0x5c
				 rychlost3=-20+1490;
 8001728:	f240 53be 	movw	r3, #1470	; 0x5be
 800172c:	65bb      	str	r3, [r7, #88]	; 0x58
 800172e:	e009      	b.n	8001744 <main+0xfc>
			 }
			 else if (sucet<=300){
 8001730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001732:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001736:	dc05      	bgt.n	8001744 <main+0xfc>
				 rychlost1=1495;
 8001738:	f240 53d7 	movw	r3, #1495	; 0x5d7
 800173c:	65fb      	str	r3, [r7, #92]	; 0x5c
				 rychlost3=1490;
 800173e:	f240 53d2 	movw	r3, #1490	; 0x5d2
 8001742:	65bb      	str	r3, [r7, #88]	; 0x58
			 }

			if( rozdiel <= 70 && rozdiel >= -70)
 8001744:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001746:	2b46      	cmp	r3, #70	; 0x46
 8001748:	dc09      	bgt.n	800175e <main+0x116>
 800174a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800174c:	f113 0f46 	cmn.w	r3, #70	; 0x46
 8001750:	db05      	blt.n	800175e <main+0x116>
			{
				TIM4->CCR1 = rychlost1; //1495 stred
 8001752:	4a1e      	ldr	r2, [pc, #120]	; (80017cc <main+0x184>)
 8001754:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001756:	6353      	str	r3, [r2, #52]	; 0x34
				TIM4->CCR3 = rychlost3; //1490 stred
 8001758:	4a1c      	ldr	r2, [pc, #112]	; (80017cc <main+0x184>)
 800175a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800175c:	63d3      	str	r3, [r2, #60]	; 0x3c

			}

			if(rozdiel > 70 )
 800175e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001760:	2b46      	cmp	r3, #70	; 0x46
 8001762:	dd0d      	ble.n	8001780 <main+0x138>
			{
				TIM4->CCR1 = rychlost1+(rozdiel/10);
 8001764:	4919      	ldr	r1, [pc, #100]	; (80017cc <main+0x184>)
 8001766:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001768:	4a19      	ldr	r2, [pc, #100]	; (80017d0 <main+0x188>)
 800176a:	fb82 0203 	smull	r0, r2, r2, r3
 800176e:	1092      	asrs	r2, r2, #2
 8001770:	17db      	asrs	r3, r3, #31
 8001772:	1ad2      	subs	r2, r2, r3
 8001774:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001776:	4413      	add	r3, r2
 8001778:	634b      	str	r3, [r1, #52]	; 0x34
				TIM4->CCR3 = rychlost3; //1200
 800177a:	4a14      	ldr	r2, [pc, #80]	; (80017cc <main+0x184>)
 800177c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800177e:	63d3      	str	r3, [r2, #60]	; 0x3c


			}

			if (rozdiel < -70)
 8001780:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001782:	f113 0f46 	cmn.w	r3, #70	; 0x46
 8001786:	da0d      	bge.n	80017a4 <main+0x15c>
			{
				TIM4->CCR3 = rychlost3+(rozdiel/10); //1800
 8001788:	4910      	ldr	r1, [pc, #64]	; (80017cc <main+0x184>)
 800178a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800178c:	4a10      	ldr	r2, [pc, #64]	; (80017d0 <main+0x188>)
 800178e:	fb82 0203 	smull	r0, r2, r2, r3
 8001792:	1092      	asrs	r2, r2, #2
 8001794:	17db      	asrs	r3, r3, #31
 8001796:	1ad2      	subs	r2, r2, r3
 8001798:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800179a:	4413      	add	r3, r2
 800179c:	63cb      	str	r3, [r1, #60]	; 0x3c
				TIM4->CCR1 = rychlost1;
 800179e:	4a0b      	ldr	r2, [pc, #44]	; (80017cc <main+0x184>)
 80017a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017a2:	6353      	str	r3, [r2, #52]	; 0x34
			//Send_Buffer(buffer);
			//Delay(800000);
			//sprintf(buffer,"pravy motor->%d\n\rlavy motor->%d\n\r",motor_pravy, motor_lavy);
			//Send_Buffer(buffer);
			//Delay(800000);
			sprintf(buffer,"sucet->%d\n\r",sucet);
 80017a4:	463b      	mov	r3, r7
 80017a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80017a8:	490a      	ldr	r1, [pc, #40]	; (80017d4 <main+0x18c>)
 80017aa:	4618      	mov	r0, r3
 80017ac:	f000 fbb0 	bl	8001f10 <siprintf>
			Send_Buffer(buffer);
 80017b0:	463b      	mov	r3, r7
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff fe6c 	bl	8001490 <Send_Buffer>
						Delay(800000);
 80017b8:	4807      	ldr	r0, [pc, #28]	; (80017d8 <main+0x190>)
 80017ba:	f7ff feb7 	bl	800152c <Delay>



			}
 80017be:	e777      	b.n	80016b0 <main+0x68>
 80017c0:	20000060 	.word	0x20000060
 80017c4:	08001555 	.word	0x08001555
 80017c8:	20000064 	.word	0x20000064
 80017cc:	40000800 	.word	0x40000800
 80017d0:	66666667 	.word	0x66666667
 80017d4:	08001fa0 	.word	0x08001fa0
 80017d8:	000c3500 	.word	0x000c3500

080017dc <InitializeTimer>:
#include <string.h>
#include <pwm.h>
#include <stdlib.h>

void InitializeTimer()
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 80017e2:	2101      	movs	r1, #1
 80017e4:	2004      	movs	r0, #4
 80017e6:	f7ff f9a1 	bl	8000b2c <RCC_APB1PeriphClockCmd>

    TIM_TimeBaseInitTypeDef timerInitStructure;
    timerInitStructure.TIM_Prescaler = 16-1;
 80017ea:	230f      	movs	r3, #15
 80017ec:	80bb      	strh	r3, [r7, #4]
    timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80017ee:	2300      	movs	r3, #0
 80017f0:	80fb      	strh	r3, [r7, #6]
    timerInitStructure.TIM_Period = 19999;
 80017f2:	f644 631f 	movw	r3, #19999	; 0x4e1f
 80017f6:	60bb      	str	r3, [r7, #8]
    timerInitStructure.TIM_ClockDivision = 0;
 80017f8:	2300      	movs	r3, #0
 80017fa:	81bb      	strh	r3, [r7, #12]
    TIM_TimeBaseInit(TIM4, &timerInitStructure);
 80017fc:	1d3b      	adds	r3, r7, #4
 80017fe:	4619      	mov	r1, r3
 8001800:	4805      	ldr	r0, [pc, #20]	; (8001818 <InitializeTimer+0x3c>)
 8001802:	f7ff f9e3 	bl	8000bcc <TIM_TimeBaseInit>
    TIM_Cmd(TIM4, ENABLE);
 8001806:	2101      	movs	r1, #1
 8001808:	4803      	ldr	r0, [pc, #12]	; (8001818 <InitializeTimer+0x3c>)
 800180a:	f7ff fa67 	bl	8000cdc <TIM_Cmd>
}
 800180e:	bf00      	nop
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40000800 	.word	0x40000800

0800181c <InitializePWMChannel>:

void InitializePWMChannel()
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b084      	sub	sp, #16
 8001820:	af00      	add	r7, sp, #0
    TIM_OCInitTypeDef outputChannelInit ;
    outputChannelInit.TIM_OCMode = TIM_OCMode_PWM1;
 8001822:	2360      	movs	r3, #96	; 0x60
 8001824:	80bb      	strh	r3, [r7, #4]
    outputChannelInit.TIM_Pulse = 1500;
 8001826:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800182a:	60bb      	str	r3, [r7, #8]
    outputChannelInit.TIM_OutputState = TIM_OutputState_Enable;
 800182c:	2301      	movs	r3, #1
 800182e:	80fb      	strh	r3, [r7, #6]
    outputChannelInit.TIM_OCPolarity = TIM_OCPolarity_High;
 8001830:	2300      	movs	r3, #0
 8001832:	81bb      	strh	r3, [r7, #12]

    TIM_OC1Init(TIM4, &outputChannelInit);
 8001834:	1d3b      	adds	r3, r7, #4
 8001836:	4619      	mov	r1, r3
 8001838:	4809      	ldr	r0, [pc, #36]	; (8001860 <InitializePWMChannel+0x44>)
 800183a:	f7ff fa6f 	bl	8000d1c <TIM_OC1Init>
    TIM_OC1PreloadConfig(TIM4, TIM_OCPreload_Enable);
 800183e:	2108      	movs	r1, #8
 8001840:	4807      	ldr	r0, [pc, #28]	; (8001860 <InitializePWMChannel+0x44>)
 8001842:	f7ff faef 	bl	8000e24 <TIM_OC1PreloadConfig>
    GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_TIM4);
 8001846:	2202      	movs	r2, #2
 8001848:	2106      	movs	r1, #6
 800184a:	4806      	ldr	r0, [pc, #24]	; (8001864 <InitializePWMChannel+0x48>)
 800184c:	f7fe ffe4 	bl	8000818 <GPIO_PinAFConfig>
    TIM_ARRPreloadConfig(TIM4,ENABLE);
 8001850:	2101      	movs	r1, #1
 8001852:	4803      	ldr	r0, [pc, #12]	; (8001860 <InitializePWMChannel+0x44>)
 8001854:	f7ff fa22 	bl	8000c9c <TIM_ARRPreloadConfig>
}
 8001858:	bf00      	nop
 800185a:	3710      	adds	r7, #16
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	40000800 	.word	0x40000800
 8001864:	40020400 	.word	0x40020400

08001868 <InitializePWMChannel2>:

void InitializePWMChannel2()
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b084      	sub	sp, #16
 800186c:	af00      	add	r7, sp, #0
    TIM_OCInitTypeDef outputChannelInit ;
    outputChannelInit.TIM_OCMode = TIM_OCMode_PWM1;
 800186e:	2360      	movs	r3, #96	; 0x60
 8001870:	80bb      	strh	r3, [r7, #4]
    outputChannelInit.TIM_Pulse = 1500;
 8001872:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8001876:	60bb      	str	r3, [r7, #8]
    outputChannelInit.TIM_OutputState = TIM_OutputState_Enable;
 8001878:	2301      	movs	r3, #1
 800187a:	80fb      	strh	r3, [r7, #6]
    outputChannelInit.TIM_OCPolarity = TIM_OCPolarity_High;
 800187c:	2300      	movs	r3, #0
 800187e:	81bb      	strh	r3, [r7, #12]

    TIM_OC3Init(TIM4, &outputChannelInit);
 8001880:	1d3b      	adds	r3, r7, #4
 8001882:	4619      	mov	r1, r3
 8001884:	4809      	ldr	r0, [pc, #36]	; (80018ac <InitializePWMChannel2+0x44>)
 8001886:	f7ff fa8b 	bl	8000da0 <TIM_OC3Init>
    TIM_OC3PreloadConfig(TIM4, TIM_OCPreload_Enable);
 800188a:	2108      	movs	r1, #8
 800188c:	4807      	ldr	r0, [pc, #28]	; (80018ac <InitializePWMChannel2+0x44>)
 800188e:	f7ff fae5 	bl	8000e5c <TIM_OC3PreloadConfig>
    GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_TIM4);
 8001892:	2202      	movs	r2, #2
 8001894:	2108      	movs	r1, #8
 8001896:	4806      	ldr	r0, [pc, #24]	; (80018b0 <InitializePWMChannel2+0x48>)
 8001898:	f7fe ffbe 	bl	8000818 <GPIO_PinAFConfig>
    TIM_ARRPreloadConfig(TIM4,ENABLE);
 800189c:	2101      	movs	r1, #1
 800189e:	4803      	ldr	r0, [pc, #12]	; (80018ac <InitializePWMChannel2+0x44>)
 80018a0:	f7ff f9fc 	bl	8000c9c <TIM_ARRPreloadConfig>
}
 80018a4:	bf00      	nop
 80018a6:	3710      	adds	r7, #16
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40000800 	.word	0x40000800
 80018b0:	40020400 	.word	0x40020400

080018b4 <InitializeGPIO>:

void InitializeGPIO()
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 80018ba:	2101      	movs	r1, #1
 80018bc:	2002      	movs	r0, #2
 80018be:	f7ff f8f9 	bl	8000ab4 <RCC_AHBPeriphClockCmd>

    GPIO_InitTypeDef gpioStructure;
    gpioStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_8;
 80018c2:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80018c6:	603b      	str	r3, [r7, #0]
    gpioStructure.GPIO_Mode = GPIO_Mode_AF;
 80018c8:	2302      	movs	r3, #2
 80018ca:	713b      	strb	r3, [r7, #4]
    gpioStructure.GPIO_OType = GPIO_OType_PP;
 80018cc:	2300      	movs	r3, #0
 80018ce:	71bb      	strb	r3, [r7, #6]
    gpioStructure.GPIO_PuPd  = GPIO_PuPd_UP;
 80018d0:	2301      	movs	r3, #1
 80018d2:	71fb      	strb	r3, [r7, #7]
    gpioStructure.GPIO_Speed = GPIO_Speed_40MHz;
 80018d4:	2303      	movs	r3, #3
 80018d6:	717b      	strb	r3, [r7, #5]
    GPIO_Init(GPIOB, &gpioStructure);
 80018d8:	463b      	mov	r3, r7
 80018da:	4619      	mov	r1, r3
 80018dc:	4803      	ldr	r0, [pc, #12]	; (80018ec <InitializeGPIO+0x38>)
 80018de:	f7fe feeb 	bl	80006b8 <GPIO_Init>

}
 80018e2:	bf00      	nop
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}
 80018ea:	bf00      	nop
 80018ec:	40020400 	.word	0x40020400

080018f0 <sysClockSetup>:

void sysClockSetup()
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
	RCC_HSICmd(ENABLE);
 80018f4:	2001      	movs	r0, #1
 80018f6:	f7fe ffd7 	bl	80008a8 <RCC_HSICmd>
	while(RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET);
 80018fa:	bf00      	nop
 80018fc:	2021      	movs	r0, #33	; 0x21
 80018fe:	f7ff f933 	bl	8000b68 <RCC_GetFlagStatus>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d0f9      	beq.n	80018fc <sysClockSetup+0xc>

	RCC_SYSCLKConfig(RCC_CFGR_SW_HSI);
 8001908:	2001      	movs	r0, #1
 800190a:	f7fe ffdd 	bl	80008c8 <RCC_SYSCLKConfig>
	SystemCoreClockUpdate();
 800190e:	f000 f8e3 	bl	8001ad8 <SystemCoreClockUpdate>
}
 8001912:	bf00      	nop
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop

08001918 <TIM2_IRQHandler>:
{
	TIM9->CCR1 = gDutyCycleOut = value;
}

void TIM2_IRQHandler(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM2, TIM_IT_CC2) == SET)
 800191c:	2104      	movs	r1, #4
 800191e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001922:	f7ff fb07 	bl	8000f34 <TIM_GetITStatus>
 8001926:	4603      	mov	r3, r0
 8001928:	2b01      	cmp	r3, #1
 800192a:	d11e      	bne.n	800196a <TIM2_IRQHandler+0x52>
	{
		/* Clear TIM3 Capture compare interrupt pending bit */
		/* Get the Input Capture value */
		gIC2Value = TIM2->CCR2;
 800192c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001932:	b29a      	uxth	r2, r3
 8001934:	4b19      	ldr	r3, [pc, #100]	; (800199c <TIM2_IRQHandler+0x84>)
 8001936:	801a      	strh	r2, [r3, #0]

		/* Duty cycle computation */
		gDutyCycleIn = TIM2->CCR1;
 8001938:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800193c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800193e:	b29a      	uxth	r2, r3
 8001940:	4b17      	ldr	r3, [pc, #92]	; (80019a0 <TIM2_IRQHandler+0x88>)
 8001942:	801a      	strh	r2, [r3, #0]

		/* Frequency computation */
		gFrequency = 1000000 / gIC2Value;
 8001944:	4b15      	ldr	r3, [pc, #84]	; (800199c <TIM2_IRQHandler+0x84>)
 8001946:	881b      	ldrh	r3, [r3, #0]
 8001948:	461a      	mov	r2, r3
 800194a:	4b16      	ldr	r3, [pc, #88]	; (80019a4 <TIM2_IRQHandler+0x8c>)
 800194c:	fb93 f3f2 	sdiv	r3, r3, r2
 8001950:	b29a      	uxth	r2, r3
 8001952:	4b15      	ldr	r3, [pc, #84]	; (80019a8 <TIM2_IRQHandler+0x90>)
 8001954:	801a      	strh	r2, [r3, #0]

		TIM_ClearITPendingBit(TIM2, TIM_IT_CC1);
 8001956:	2102      	movs	r1, #2
 8001958:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800195c:	f7ff fb14 	bl	8000f88 <TIM_ClearITPendingBit>
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8001960:	2101      	movs	r1, #1
 8001962:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001966:	f7ff fb0f 	bl	8000f88 <TIM_ClearITPendingBit>
	}
	if (TIM_GetITStatus(TIM2, TIM_IT_Update) == SET)
 800196a:	2101      	movs	r1, #1
 800196c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001970:	f7ff fae0 	bl	8000f34 <TIM_GetITStatus>
 8001974:	4603      	mov	r3, r0
 8001976:	2b01      	cmp	r3, #1
 8001978:	d10e      	bne.n	8001998 <TIM2_IRQHandler+0x80>
	{
		gDutyCycleIn = gDutyCycleOut = 0;
 800197a:	4b0c      	ldr	r3, [pc, #48]	; (80019ac <TIM2_IRQHandler+0x94>)
 800197c:	2200      	movs	r2, #0
 800197e:	801a      	strh	r2, [r3, #0]
 8001980:	4b0a      	ldr	r3, [pc, #40]	; (80019ac <TIM2_IRQHandler+0x94>)
 8001982:	881a      	ldrh	r2, [r3, #0]
 8001984:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <TIM2_IRQHandler+0x88>)
 8001986:	801a      	strh	r2, [r3, #0]
		gFrequency = 0;
 8001988:	4b07      	ldr	r3, [pc, #28]	; (80019a8 <TIM2_IRQHandler+0x90>)
 800198a:	2200      	movs	r2, #0
 800198c:	801a      	strh	r2, [r3, #0]

		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 800198e:	2101      	movs	r1, #1
 8001990:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001994:	f7ff faf8 	bl	8000f88 <TIM_ClearITPendingBit>
	}
}
 8001998:	bf00      	nop
 800199a:	bd80      	pop	{r7, pc}
 800199c:	20000058 	.word	0x20000058
 80019a0:	2000005a 	.word	0x2000005a
 80019a4:	000f4240 	.word	0x000f4240
 80019a8:	2000005e 	.word	0x2000005e
 80019ac:	2000005c 	.word	0x2000005c

080019b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80019b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019e8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80019b4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80019b6:	e003      	b.n	80019c0 <LoopCopyDataInit>

080019b8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80019b8:	4b0c      	ldr	r3, [pc, #48]	; (80019ec <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 80019ba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80019bc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80019be:	3104      	adds	r1, #4

080019c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80019c0:	480b      	ldr	r0, [pc, #44]	; (80019f0 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 80019c2:	4b0c      	ldr	r3, [pc, #48]	; (80019f4 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 80019c4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80019c6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80019c8:	d3f6      	bcc.n	80019b8 <CopyDataInit>
  ldr r2, =_sbss
 80019ca:	4a0b      	ldr	r2, [pc, #44]	; (80019f8 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 80019cc:	e002      	b.n	80019d4 <LoopFillZerobss>

080019ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80019ce:	2300      	movs	r3, #0
  str r3, [r2], #4
 80019d0:	f842 3b04 	str.w	r3, [r2], #4

080019d4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80019d4:	4b09      	ldr	r3, [pc, #36]	; (80019fc <LoopFillZerobss+0x28>)
  cmp r2, r3
 80019d6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80019d8:	d3f9      	bcc.n	80019ce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80019da:	f000 f849 	bl	8001a70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019de:	f000 faad 	bl	8001f3c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019e2:	f7ff fe31 	bl	8001648 <main>
  bx lr
 80019e6:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80019e8:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 80019ec:	08001fb4 	.word	0x08001fb4
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 80019f0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80019f4:	2000003c 	.word	0x2000003c
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 80019f8:	2000003c 	.word	0x2000003c
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 80019fc:	20000070 	.word	0x20000070

08001a00 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a00:	e7fe      	b.n	8001a00 <ADC1_IRQHandler>
	...

08001a04 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
}
 8001a08:	bf00      	nop
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr

08001a10 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8001a14:	e7fe      	b.n	8001a14 <HardFault_Handler+0x4>
 8001a16:	bf00      	nop

08001a18 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8001a1c:	e7fe      	b.n	8001a1c <MemManage_Handler+0x4>
 8001a1e:	bf00      	nop

08001a20 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8001a24:	e7fe      	b.n	8001a24 <BusFault_Handler+0x4>
 8001a26:	bf00      	nop

08001a28 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8001a2c:	e7fe      	b.n	8001a2c <UsageFault_Handler+0x4>
 8001a2e:	bf00      	nop

08001a30 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
}
 8001a34:	bf00      	nop
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bc80      	pop	{r7}
 8001a3a:	4770      	bx	lr

08001a3c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
}
 8001a40:	bf00      	nop
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bc80      	pop	{r7}
 8001a46:	4770      	bx	lr

08001a48 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
}
 8001a4c:	bf00      	nop
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bc80      	pop	{r7}
 8001a52:	4770      	bx	lr

08001a54 <SysTick_Handler>:
  * @param  None
  * @retval None
  */
volatile uint32_t msTicks;
void SysTick_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
	msTicks++;
 8001a58:	4b04      	ldr	r3, [pc, #16]	; (8001a6c <SysTick_Handler+0x18>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	4a03      	ldr	r2, [pc, #12]	; (8001a6c <SysTick_Handler+0x18>)
 8001a60:	6013      	str	r3, [r2, #0]
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8001a62:	bf00      	nop
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bc80      	pop	{r7}
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	2000006c 	.word	0x2000006c

08001a70 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8001a74:	4a15      	ldr	r2, [pc, #84]	; (8001acc <SystemInit+0x5c>)
 8001a76:	4b15      	ldr	r3, [pc, #84]	; (8001acc <SystemInit+0x5c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a7e:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8001a80:	4912      	ldr	r1, [pc, #72]	; (8001acc <SystemInit+0x5c>)
 8001a82:	4b12      	ldr	r3, [pc, #72]	; (8001acc <SystemInit+0x5c>)
 8001a84:	689a      	ldr	r2, [r3, #8]
 8001a86:	4b12      	ldr	r3, [pc, #72]	; (8001ad0 <SystemInit+0x60>)
 8001a88:	4013      	ands	r3, r2
 8001a8a:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8001a8c:	4a0f      	ldr	r2, [pc, #60]	; (8001acc <SystemInit+0x5c>)
 8001a8e:	4b0f      	ldr	r3, [pc, #60]	; (8001acc <SystemInit+0x5c>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8001a96:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8001a9a:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001a9c:	4a0b      	ldr	r2, [pc, #44]	; (8001acc <SystemInit+0x5c>)
 8001a9e:	4b0b      	ldr	r3, [pc, #44]	; (8001acc <SystemInit+0x5c>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aa6:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8001aa8:	4a08      	ldr	r2, [pc, #32]	; (8001acc <SystemInit+0x5c>)
 8001aaa:	4b08      	ldr	r3, [pc, #32]	; (8001acc <SystemInit+0x5c>)
 8001aac:	689b      	ldr	r3, [r3, #8]
 8001aae:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001ab2:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001ab4:	4b05      	ldr	r3, [pc, #20]	; (8001acc <SystemInit+0x5c>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 8001aba:	f000 f8b9 	bl	8001c30 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001abe:	4b05      	ldr	r3, [pc, #20]	; (8001ad4 <SystemInit+0x64>)
 8001ac0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ac4:	609a      	str	r2, [r3, #8]
#endif
}
 8001ac6:	bf00      	nop
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	88ffc00c 	.word	0x88ffc00c
 8001ad4:	e000ed00 	.word	0xe000ed00

08001ad8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b087      	sub	sp, #28
 8001adc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, msirange = 0;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	617b      	str	r3, [r7, #20]
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	613b      	str	r3, [r7, #16]
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	60fb      	str	r3, [r7, #12]
 8001aea:	2300      	movs	r3, #0
 8001aec:	60bb      	str	r3, [r7, #8]
 8001aee:	2300      	movs	r3, #0
 8001af0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001af2:	4b49      	ldr	r3, [pc, #292]	; (8001c18 <SystemCoreClockUpdate+0x140>)
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	f003 030c 	and.w	r3, r3, #12
 8001afa:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	2b0c      	cmp	r3, #12
 8001b00:	d864      	bhi.n	8001bcc <SystemCoreClockUpdate+0xf4>
 8001b02:	a201      	add	r2, pc, #4	; (adr r2, 8001b08 <SystemCoreClockUpdate+0x30>)
 8001b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b08:	08001b3d 	.word	0x08001b3d
 8001b0c:	08001bcd 	.word	0x08001bcd
 8001b10:	08001bcd 	.word	0x08001bcd
 8001b14:	08001bcd 	.word	0x08001bcd
 8001b18:	08001b5d 	.word	0x08001b5d
 8001b1c:	08001bcd 	.word	0x08001bcd
 8001b20:	08001bcd 	.word	0x08001bcd
 8001b24:	08001bcd 	.word	0x08001bcd
 8001b28:	08001b65 	.word	0x08001b65
 8001b2c:	08001bcd 	.word	0x08001bcd
 8001b30:	08001bcd 	.word	0x08001bcd
 8001b34:	08001bcd 	.word	0x08001bcd
 8001b38:	08001b6d 	.word	0x08001b6d
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8001b3c:	4b36      	ldr	r3, [pc, #216]	; (8001c18 <SystemCoreClockUpdate+0x140>)
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001b44:	0b5b      	lsrs	r3, r3, #13
 8001b46:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001b50:	fa02 f303 	lsl.w	r3, r2, r3
 8001b54:	461a      	mov	r2, r3
 8001b56:	4b31      	ldr	r3, [pc, #196]	; (8001c1c <SystemCoreClockUpdate+0x144>)
 8001b58:	601a      	str	r2, [r3, #0]
      break;
 8001b5a:	e047      	b.n	8001bec <SystemCoreClockUpdate+0x114>
    case 0x04:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8001b5c:	4b2f      	ldr	r3, [pc, #188]	; (8001c1c <SystemCoreClockUpdate+0x144>)
 8001b5e:	4a30      	ldr	r2, [pc, #192]	; (8001c20 <SystemCoreClockUpdate+0x148>)
 8001b60:	601a      	str	r2, [r3, #0]
      break;
 8001b62:	e043      	b.n	8001bec <SystemCoreClockUpdate+0x114>
    case 0x08:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8001b64:	4b2d      	ldr	r3, [pc, #180]	; (8001c1c <SystemCoreClockUpdate+0x144>)
 8001b66:	4a2f      	ldr	r2, [pc, #188]	; (8001c24 <SystemCoreClockUpdate+0x14c>)
 8001b68:	601a      	str	r2, [r3, #0]
      break;
 8001b6a:	e03f      	b.n	8001bec <SystemCoreClockUpdate+0x114>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8001b6c:	4b2a      	ldr	r3, [pc, #168]	; (8001c18 <SystemCoreClockUpdate+0x140>)
 8001b6e:	689b      	ldr	r3, [r3, #8]
 8001b70:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001b74:	613b      	str	r3, [r7, #16]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8001b76:	4b28      	ldr	r3, [pc, #160]	; (8001c18 <SystemCoreClockUpdate+0x140>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8001b7e:	60fb      	str	r3, [r7, #12]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8001b80:	693b      	ldr	r3, [r7, #16]
 8001b82:	0c9b      	lsrs	r3, r3, #18
 8001b84:	4a28      	ldr	r2, [pc, #160]	; (8001c28 <SystemCoreClockUpdate+0x150>)
 8001b86:	5cd3      	ldrb	r3, [r2, r3]
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	613b      	str	r3, [r7, #16]
      plldiv = (plldiv >> 22) + 1;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	0d9b      	lsrs	r3, r3, #22
 8001b90:	3301      	adds	r3, #1
 8001b92:	60fb      	str	r3, [r7, #12]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8001b94:	4b20      	ldr	r3, [pc, #128]	; (8001c18 <SystemCoreClockUpdate+0x140>)
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b9c:	60bb      	str	r3, [r7, #8]

      if (pllsource == 0x00)
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d109      	bne.n	8001bb8 <SystemCoreClockUpdate+0xe0>
      {
        /* HSI oscillator clock selected as PLL clock entry */
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
 8001ba4:	693b      	ldr	r3, [r7, #16]
 8001ba6:	4a1e      	ldr	r2, [pc, #120]	; (8001c20 <SystemCoreClockUpdate+0x148>)
 8001ba8:	fb02 f203 	mul.w	r2, r2, r3
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb2:	4a1a      	ldr	r2, [pc, #104]	; (8001c1c <SystemCoreClockUpdate+0x144>)
 8001bb4:	6013      	str	r3, [r2, #0]
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 8001bb6:	e019      	b.n	8001bec <SystemCoreClockUpdate+0x114>
        SystemCoreClock = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock entry */
        SystemCoreClock = (((HSE_VALUE) * pllmul) / plldiv);
 8001bb8:	693b      	ldr	r3, [r7, #16]
 8001bba:	4a1a      	ldr	r2, [pc, #104]	; (8001c24 <SystemCoreClockUpdate+0x14c>)
 8001bbc:	fb02 f203 	mul.w	r2, r2, r3
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bc6:	4a15      	ldr	r2, [pc, #84]	; (8001c1c <SystemCoreClockUpdate+0x144>)
 8001bc8:	6013      	str	r3, [r2, #0]
      }
      break;
 8001bca:	e00f      	b.n	8001bec <SystemCoreClockUpdate+0x114>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE) >> 13;
 8001bcc:	4b12      	ldr	r3, [pc, #72]	; (8001c18 <SystemCoreClockUpdate+0x140>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001bd4:	0b5b      	lsrs	r3, r3, #13
 8001bd6:	607b      	str	r3, [r7, #4]
      SystemCoreClock = (32768 * (1 << (msirange + 1)));
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3301      	adds	r3, #1
 8001bdc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001be0:	fa02 f303 	lsl.w	r3, r2, r3
 8001be4:	461a      	mov	r2, r3
 8001be6:	4b0d      	ldr	r3, [pc, #52]	; (8001c1c <SystemCoreClockUpdate+0x144>)
 8001be8:	601a      	str	r2, [r3, #0]
      break;
 8001bea:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001bec:	4b0a      	ldr	r3, [pc, #40]	; (8001c18 <SystemCoreClockUpdate+0x140>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bf4:	091b      	lsrs	r3, r3, #4
 8001bf6:	4a0d      	ldr	r2, [pc, #52]	; (8001c2c <SystemCoreClockUpdate+0x154>)
 8001bf8:	5cd3      	ldrb	r3, [r2, r3]
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 8001bfe:	4b07      	ldr	r3, [pc, #28]	; (8001c1c <SystemCoreClockUpdate+0x144>)
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	697b      	ldr	r3, [r7, #20]
 8001c04:	fa22 f303 	lsr.w	r3, r2, r3
 8001c08:	4a04      	ldr	r2, [pc, #16]	; (8001c1c <SystemCoreClockUpdate+0x144>)
 8001c0a:	6013      	str	r3, [r2, #0]
}
 8001c0c:	bf00      	nop
 8001c0e:	371c      	adds	r7, #28
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	40023800 	.word	0x40023800
 8001c1c:	2000001c 	.word	0x2000001c
 8001c20:	00f42400 	.word	0x00f42400
 8001c24:	007a1200 	.word	0x007a1200
 8001c28:	20000020 	.word	0x20000020
 8001c2c:	2000002c 	.word	0x2000002c

08001c30 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001c36:	2300      	movs	r3, #0
 8001c38:	607b      	str	r3, [r7, #4]
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001c3e:	4a41      	ldr	r2, [pc, #260]	; (8001d44 <SetSysClock+0x114>)
 8001c40:	4b40      	ldr	r3, [pc, #256]	; (8001d44 <SetSysClock+0x114>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c48:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001c4a:	4b3e      	ldr	r3, [pc, #248]	; (8001d44 <SetSysClock+0x114>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c52:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	3301      	adds	r3, #1
 8001c58:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d103      	bne.n	8001c68 <SetSysClock+0x38>
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001c66:	d1f0      	bne.n	8001c4a <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001c68:	4b36      	ldr	r3, [pc, #216]	; (8001d44 <SetSysClock+0x114>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d002      	beq.n	8001c7a <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001c74:	2301      	movs	r3, #1
 8001c76:	603b      	str	r3, [r7, #0]
 8001c78:	e001      	b.n	8001c7e <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d15a      	bne.n	8001d3a <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8001c84:	4a30      	ldr	r2, [pc, #192]	; (8001d48 <SetSysClock+0x118>)
 8001c86:	4b30      	ldr	r3, [pc, #192]	; (8001d48 <SetSysClock+0x118>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f043 0304 	orr.w	r3, r3, #4
 8001c8e:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8001c90:	4a2d      	ldr	r2, [pc, #180]	; (8001d48 <SetSysClock+0x118>)
 8001c92:	4b2d      	ldr	r3, [pc, #180]	; (8001d48 <SetSysClock+0x118>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f043 0302 	orr.w	r3, r3, #2
 8001c9a:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 8001c9c:	4a2a      	ldr	r2, [pc, #168]	; (8001d48 <SetSysClock+0x118>)
 8001c9e:	4b2a      	ldr	r3, [pc, #168]	; (8001d48 <SetSysClock+0x118>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f043 0301 	orr.w	r3, r3, #1
 8001ca6:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001ca8:	4a26      	ldr	r2, [pc, #152]	; (8001d44 <SetSysClock+0x114>)
 8001caa:	4b26      	ldr	r3, [pc, #152]	; (8001d44 <SetSysClock+0x114>)
 8001cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cb2:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8001cb4:	4b25      	ldr	r3, [pc, #148]	; (8001d4c <SetSysClock+0x11c>)
 8001cb6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001cba:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8001cbc:	bf00      	nop
 8001cbe:	4b23      	ldr	r3, [pc, #140]	; (8001d4c <SetSysClock+0x11c>)
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f003 0310 	and.w	r3, r3, #16
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d1f9      	bne.n	8001cbe <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001cca:	4a1e      	ldr	r2, [pc, #120]	; (8001d44 <SetSysClock+0x114>)
 8001ccc:	4b1d      	ldr	r3, [pc, #116]	; (8001d44 <SetSysClock+0x114>)
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001cd2:	4a1c      	ldr	r2, [pc, #112]	; (8001d44 <SetSysClock+0x114>)
 8001cd4:	4b1b      	ldr	r3, [pc, #108]	; (8001d44 <SetSysClock+0x114>)
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8001cda:	4a1a      	ldr	r2, [pc, #104]	; (8001d44 <SetSysClock+0x114>)
 8001cdc:	4b19      	ldr	r3, [pc, #100]	; (8001d44 <SetSysClock+0x114>)
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 8001ce2:	4a18      	ldr	r2, [pc, #96]	; (8001d44 <SetSysClock+0x114>)
 8001ce4:	4b17      	ldr	r3, [pc, #92]	; (8001d44 <SetSysClock+0x114>)
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001cec:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 8001cee:	4a15      	ldr	r2, [pc, #84]	; (8001d44 <SetSysClock+0x114>)
 8001cf0:	4b14      	ldr	r3, [pc, #80]	; (8001d44 <SetSysClock+0x114>)
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 8001cf8:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001cfa:	4a12      	ldr	r2, [pc, #72]	; (8001d44 <SetSysClock+0x114>)
 8001cfc:	4b11      	ldr	r3, [pc, #68]	; (8001d44 <SetSysClock+0x114>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d04:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001d06:	bf00      	nop
 8001d08:	4b0e      	ldr	r3, [pc, #56]	; (8001d44 <SetSysClock+0x114>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d0f9      	beq.n	8001d08 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001d14:	4a0b      	ldr	r2, [pc, #44]	; (8001d44 <SetSysClock+0x114>)
 8001d16:	4b0b      	ldr	r3, [pc, #44]	; (8001d44 <SetSysClock+0x114>)
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	f023 0303 	bic.w	r3, r3, #3
 8001d1e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8001d20:	4a08      	ldr	r2, [pc, #32]	; (8001d44 <SetSysClock+0x114>)
 8001d22:	4b08      	ldr	r3, [pc, #32]	; (8001d44 <SetSysClock+0x114>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	f043 0303 	orr.w	r3, r3, #3
 8001d2a:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8001d2c:	bf00      	nop
 8001d2e:	4b05      	ldr	r3, [pc, #20]	; (8001d44 <SetSysClock+0x114>)
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f003 030c 	and.w	r3, r3, #12
 8001d36:	2b0c      	cmp	r3, #12
 8001d38:	d1f9      	bne.n	8001d2e <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 8001d3a:	bf00      	nop
 8001d3c:	370c      	adds	r7, #12
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bc80      	pop	{r7}
 8001d42:	4770      	bx	lr
 8001d44:	40023800 	.word	0x40023800
 8001d48:	40023c00 	.word	0x40023c00
 8001d4c:	40007000 	.word	0x40007000

08001d50 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b087      	sub	sp, #28
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	60f8      	str	r0, [r7, #12]
 8001d58:	60b9      	str	r1, [r7, #8]
 8001d5a:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001d60:	e004      	b.n	8001d6c <ts_itoa+0x1c>
		div *= base;
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	687a      	ldr	r2, [r7, #4]
 8001d66:	fb02 f303 	mul.w	r3, r2, r3
 8001d6a:	617b      	str	r3, [r7, #20]
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
	int div = 1;
	while (d/div >= base)
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	68ba      	ldr	r2, [r7, #8]
 8001d70:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d2f3      	bcs.n	8001d62 <ts_itoa+0x12>
		div *= base;

	while (div != 0)
 8001d7a:	e029      	b.n	8001dd0 <ts_itoa+0x80>
	{
		int num = d/div;
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	68ba      	ldr	r2, [r7, #8]
 8001d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d84:	613b      	str	r3, [r7, #16]
		d = d%div;
 8001d86:	697a      	ldr	r2, [r7, #20]
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	fbb3 f1f2 	udiv	r1, r3, r2
 8001d8e:	fb02 f201 	mul.w	r2, r2, r1
 8001d92:	1a9b      	subs	r3, r3, r2
 8001d94:	60bb      	str	r3, [r7, #8]
		div /= base;
 8001d96:	697a      	ldr	r2, [r7, #20]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d9e:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001da0:	693b      	ldr	r3, [r7, #16]
 8001da2:	2b09      	cmp	r3, #9
 8001da4:	dd0a      	ble.n	8001dbc <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	1c59      	adds	r1, r3, #1
 8001dac:	68fa      	ldr	r2, [r7, #12]
 8001dae:	6011      	str	r1, [r2, #0]
 8001db0:	693a      	ldr	r2, [r7, #16]
 8001db2:	b2d2      	uxtb	r2, r2
 8001db4:	3237      	adds	r2, #55	; 0x37
 8001db6:	b2d2      	uxtb	r2, r2
 8001db8:	701a      	strb	r2, [r3, #0]
 8001dba:	e009      	b.n	8001dd0 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	1c59      	adds	r1, r3, #1
 8001dc2:	68fa      	ldr	r2, [r7, #12]
 8001dc4:	6011      	str	r1, [r2, #0]
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	b2d2      	uxtb	r2, r2
 8001dca:	3230      	adds	r2, #48	; 0x30
 8001dcc:	b2d2      	uxtb	r2, r2
 8001dce:	701a      	strb	r2, [r3, #0]
{
	int div = 1;
	while (d/div >= base)
		div *= base;

	while (div != 0)
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d1d2      	bne.n	8001d7c <ts_itoa+0x2c>
		if (num > 9)
			*((*buf)++) = (num-10) + 'A';
		else
			*((*buf)++) = num + '0';
	}
}
 8001dd6:	bf00      	nop
 8001dd8:	371c      	adds	r7, #28
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bc80      	pop	{r7}
 8001dde:	4770      	bx	lr

08001de0 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b088      	sub	sp, #32
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	60f8      	str	r0, [r7, #12]
 8001de8:	60b9      	str	r1, [r7, #8]
 8001dea:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001df0:	e07d      	b.n	8001eee <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	2b25      	cmp	r3, #37	; 0x25
 8001df8:	d171      	bne.n	8001ede <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8001dfa:	68bb      	ldr	r3, [r7, #8]
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	2b64      	cmp	r3, #100	; 0x64
 8001e06:	d01e      	beq.n	8001e46 <ts_formatstring+0x66>
 8001e08:	2b64      	cmp	r3, #100	; 0x64
 8001e0a:	dc06      	bgt.n	8001e1a <ts_formatstring+0x3a>
 8001e0c:	2b58      	cmp	r3, #88	; 0x58
 8001e0e:	d050      	beq.n	8001eb2 <ts_formatstring+0xd2>
 8001e10:	2b63      	cmp	r3, #99	; 0x63
 8001e12:	d00e      	beq.n	8001e32 <ts_formatstring+0x52>
 8001e14:	2b25      	cmp	r3, #37	; 0x25
 8001e16:	d058      	beq.n	8001eca <ts_formatstring+0xea>
 8001e18:	e05d      	b.n	8001ed6 <ts_formatstring+0xf6>
 8001e1a:	2b73      	cmp	r3, #115	; 0x73
 8001e1c:	d02b      	beq.n	8001e76 <ts_formatstring+0x96>
 8001e1e:	2b73      	cmp	r3, #115	; 0x73
 8001e20:	dc02      	bgt.n	8001e28 <ts_formatstring+0x48>
 8001e22:	2b69      	cmp	r3, #105	; 0x69
 8001e24:	d00f      	beq.n	8001e46 <ts_formatstring+0x66>
 8001e26:	e056      	b.n	8001ed6 <ts_formatstring+0xf6>
 8001e28:	2b75      	cmp	r3, #117	; 0x75
 8001e2a:	d037      	beq.n	8001e9c <ts_formatstring+0xbc>
 8001e2c:	2b78      	cmp	r3, #120	; 0x78
 8001e2e:	d040      	beq.n	8001eb2 <ts_formatstring+0xd2>
 8001e30:	e051      	b.n	8001ed6 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	1c5a      	adds	r2, r3, #1
 8001e36:	60fa      	str	r2, [r7, #12]
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	1d11      	adds	r1, r2, #4
 8001e3c:	6079      	str	r1, [r7, #4]
 8001e3e:	6812      	ldr	r2, [r2, #0]
 8001e40:	b2d2      	uxtb	r2, r2
 8001e42:	701a      	strb	r2, [r3, #0]
				break;
 8001e44:	e047      	b.n	8001ed6 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	1d1a      	adds	r2, r3, #4
 8001e4a:	607a      	str	r2, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	da07      	bge.n	8001e66 <ts_formatstring+0x86>
					{
						val *= -1;
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	425b      	negs	r3, r3
 8001e5a:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	1c5a      	adds	r2, r3, #1
 8001e60:	60fa      	str	r2, [r7, #12]
 8001e62:	222d      	movs	r2, #45	; 0x2d
 8001e64:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001e66:	69f9      	ldr	r1, [r7, #28]
 8001e68:	f107 030c 	add.w	r3, r7, #12
 8001e6c:	220a      	movs	r2, #10
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff ff6e 	bl	8001d50 <ts_itoa>
				}
				break;
 8001e74:	e02f      	b.n	8001ed6 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	1d1a      	adds	r2, r3, #4
 8001e7a:	607a      	str	r2, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001e80:	e007      	b.n	8001e92 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	1c5a      	adds	r2, r3, #1
 8001e86:	60fa      	str	r2, [r7, #12]
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	1c51      	adds	r1, r2, #1
 8001e8c:	61b9      	str	r1, [r7, #24]
 8001e8e:	7812      	ldrb	r2, [r2, #0]
 8001e90:	701a      	strb	r2, [r3, #0]
				}
				break;
			  case 's':
				{
					char * arg = va_arg(va, char *);
					while (*arg)
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	781b      	ldrb	r3, [r3, #0]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d1f3      	bne.n	8001e82 <ts_formatstring+0xa2>
					{
						*buf++ = *arg++;
					}
				}
				break;
 8001e9a:	e01c      	b.n	8001ed6 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	1d1a      	adds	r2, r3, #4
 8001ea0:	607a      	str	r2, [r7, #4]
 8001ea2:	6819      	ldr	r1, [r3, #0]
 8001ea4:	f107 030c 	add.w	r3, r7, #12
 8001ea8:	220a      	movs	r2, #10
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7ff ff50 	bl	8001d50 <ts_itoa>
				break;
 8001eb0:	e011      	b.n	8001ed6 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	1d1a      	adds	r2, r3, #4
 8001eb6:	607a      	str	r2, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4619      	mov	r1, r3
 8001ebc:	f107 030c 	add.w	r3, r7, #12
 8001ec0:	2210      	movs	r2, #16
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff ff44 	bl	8001d50 <ts_itoa>
				break;
 8001ec8:	e005      	b.n	8001ed6 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	1c5a      	adds	r2, r3, #1
 8001ece:	60fa      	str	r2, [r7, #12]
 8001ed0:	2225      	movs	r2, #37	; 0x25
 8001ed2:	701a      	strb	r2, [r3, #0]
				  break;
 8001ed4:	bf00      	nop
			}
			fmt++;
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	3301      	adds	r3, #1
 8001eda:	60bb      	str	r3, [r7, #8]
 8001edc:	e007      	b.n	8001eee <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	1c5a      	adds	r2, r3, #1
 8001ee2:	60fa      	str	r2, [r7, #12]
 8001ee4:	68ba      	ldr	r2, [r7, #8]
 8001ee6:	1c51      	adds	r1, r2, #1
 8001ee8:	60b9      	str	r1, [r7, #8]
 8001eea:	7812      	ldrb	r2, [r2, #0]
 8001eec:	701a      	strb	r2, [r3, #0]
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
	char *start_buf = buf;
	while(*fmt)
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f47f af7d 	bne.w	8001df2 <ts_formatstring+0x12>
		else
		{
			*buf++ = *fmt++;
		}
	}
	*buf = 0;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	2200      	movs	r2, #0
 8001efc:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	461a      	mov	r2, r3
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	1ad3      	subs	r3, r2, r3
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3720      	adds	r7, #32
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop

08001f10 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8001f10:	b40e      	push	{r1, r2, r3}
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b085      	sub	sp, #20
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8001f1a:	f107 0320 	add.w	r3, r7, #32
 8001f1e:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8001f20:	68ba      	ldr	r2, [r7, #8]
 8001f22:	69f9      	ldr	r1, [r7, #28]
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f7ff ff5b 	bl	8001de0 <ts_formatstring>
 8001f2a:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	3714      	adds	r7, #20
 8001f32:	46bd      	mov	sp, r7
 8001f34:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001f38:	b003      	add	sp, #12
 8001f3a:	4770      	bx	lr

08001f3c <__libc_init_array>:
 8001f3c:	4b0e      	ldr	r3, [pc, #56]	; (8001f78 <__libc_init_array+0x3c>)
 8001f3e:	b570      	push	{r4, r5, r6, lr}
 8001f40:	461e      	mov	r6, r3
 8001f42:	4c0e      	ldr	r4, [pc, #56]	; (8001f7c <__libc_init_array+0x40>)
 8001f44:	2500      	movs	r5, #0
 8001f46:	1ae4      	subs	r4, r4, r3
 8001f48:	10a4      	asrs	r4, r4, #2
 8001f4a:	42a5      	cmp	r5, r4
 8001f4c:	d004      	beq.n	8001f58 <__libc_init_array+0x1c>
 8001f4e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f52:	4798      	blx	r3
 8001f54:	3501      	adds	r5, #1
 8001f56:	e7f8      	b.n	8001f4a <__libc_init_array+0xe>
 8001f58:	f000 f816 	bl	8001f88 <_init>
 8001f5c:	4b08      	ldr	r3, [pc, #32]	; (8001f80 <__libc_init_array+0x44>)
 8001f5e:	4c09      	ldr	r4, [pc, #36]	; (8001f84 <__libc_init_array+0x48>)
 8001f60:	461e      	mov	r6, r3
 8001f62:	1ae4      	subs	r4, r4, r3
 8001f64:	10a4      	asrs	r4, r4, #2
 8001f66:	2500      	movs	r5, #0
 8001f68:	42a5      	cmp	r5, r4
 8001f6a:	d004      	beq.n	8001f76 <__libc_init_array+0x3a>
 8001f6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f70:	4798      	blx	r3
 8001f72:	3501      	adds	r5, #1
 8001f74:	e7f8      	b.n	8001f68 <__libc_init_array+0x2c>
 8001f76:	bd70      	pop	{r4, r5, r6, pc}
 8001f78:	08001fac 	.word	0x08001fac
 8001f7c:	08001fac 	.word	0x08001fac
 8001f80:	08001fac 	.word	0x08001fac
 8001f84:	08001fb0 	.word	0x08001fb0

08001f88 <_init>:
 8001f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f8a:	bf00      	nop
 8001f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f8e:	bc08      	pop	{r3}
 8001f90:	469e      	mov	lr, r3
 8001f92:	4770      	bx	lr

08001f94 <_fini>:
 8001f94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f96:	bf00      	nop
 8001f98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f9a:	bc08      	pop	{r3}
 8001f9c:	469e      	mov	lr, r3
 8001f9e:	4770      	bx	lr
