# Software Features and Enhancements

-   **[New RTL Level Clock Domain Crossing Analysis and P&R](GUID-7320ECF4-BABA-43A9-AFB0-C62F884F255C.md)**  

-   **[SmartTime CDC Report Enhancements](GUID-4C2A7BAF-F6F4-4FAA-A314-22CA3C80C68B.md)**  

-   **[New Post-layout Flow for Adjusting Signal Integrity Parameters and Timing](GUID-F07610C0-8F75-4840-8D12-3AF34732BD03.md)**  
With Libero SoC v2021.1, the Components view lists all configured components and SmartDesigns in a project when the project is opened.
-   **[New Components View](GUID-FB3D5350-B16C-4197-BDB0-98B8B7D57BBA.md)**  
Libero SoC v2021.1.introduces a new Components view that lists all configured components and SmartDesign modules in a project.
-   **[System Verilog Multiple-File Compilation Unit](GUID-11730EC2-C72E-42F0-9E02-82AA4FD81187.md)**  
Libero SoC v2021.1.supports the multiple-file compilation unit \(MFCU\) for System Verilog, so that constructs defined in one compilation unit are visible in a different compilation unit.
-   **[SmartPower Vectorless Activity Estimation](GUID-CD0B6D5D-A42D-457C-9C18-3583A9E2F463.md)**  
Libero SoC v2021.1.improves the vectorless activity estimation in SmartPower and reduces its computation time significantly.
-   **[Timing Report Explorer Enhancements](GUID-45F6366B-FBDB-4369-8B91-4BB9C2F29A7D.md)**  

-   **[Modelsim ME Pro](GUID-2FF0A39B-6FDB-4C19-8094-E805FD7B3971.md)**  
The Modelsim ME and Modelsim ME Pro bundled in Libero SoC v2021.1 has been upgraded to version 2020.4 OEM.
-   **[Red Hat Enterprise Linux 8 Support](GUID-1E2FAEDB-BDDC-4A68-B637-18F22A0401FE.md)**  
Libero SoC v2021.1 introduces support for Red Hat Enterprise Linux 8. For details, see [System Requirements](GUID-CC4B5908-3180-4263-8036-169A59D945A2.md).
-   **[Verilog and System Verilog Protected Files](GUID-5E641115-BC9B-4350-9AE4-8247E9F91264.md)**  

-   **[Enable Back Annotated \(BA\) Simulation for MSS](GUID-AD32A05E-20CA-40B4-B97A-4CC7E7E27A31.md)**  


