{"index": 122, "svad": "This property verifies that the signal rMSR_BE is reset to 0 one clock cycle after the reset signal grst is asserted. Specifically, whenever the active-high reset signal grst becomes 1 on a rising edge of the clock gclk, the signal rMSR_BE must be 0 on the next rising edge of gclk. The property is disabled and not checked when grst is 0.", "reference_sva": "property p_rMSR_BE_reset_logic;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rMSR_BE == 0;\nendproperty\nassert_p_rMSR_BE_reset_logic: assert property (p_rMSR_BE_reset_logic) else $error(\"Assertion failed: rMSR_BE signal is not 0 one cycle after grst is asserted\");", "generated_sva": "property p_rMSR_BE_reset;\n  @(posedge gclk) disable iff (!grst)\n  grst |=> (rMSR_BE == 1'b0);\nendproperty\n\nassert property (p_rMSR_BE_reset);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_rMSR_BE_reset_logic\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `rMSR_BE`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `grst == 1`\n    * Response condition: `##1 rMSR_BE == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `grst == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 rMSR_BE == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 0)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) grst == 1 |-> ##1 rMSR_BE == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_rMSR_BE_reset_logic;\n    @(posedge gclk) disable iff (grst == 0)\n        grst == 1 |-> ##1 rMSR_BE == 0;\nendproperty\nassert_p_rMSR_BE_reset_logic: assert property (p_rMSR_BE_reset_logic) else $error(\"Assertion failed: rMSR_BE signal is not 0 one cycle after grst is asserted\");\n```\n\n**Summary:**\nProperty `p_rMSR_BE_reset_logic` uses overlapping implication synchronized to `gclk`.", "error_message": null, "generation_time": 29.116916179656982, "verification_time": 0.025733232498168945, "from_cache": false}