v 20091004 2
C 40300 40000 0 0 0 title-B.sym
B 41500 45600 6400 4500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 47900 45700 48400 45700 1 0 0
{
T 47900 45700 5 10 0 0 0 0 1
pintype=unknown
T 47805 45645 5 10 1 1 0 6 1
pinnumber=RX<-0
T 47900 45700 5 10 0 0 0 0 1
pinseq=0
}
P 47900 45900 48400 45900 1 0 0
{
T 47900 45900 5 10 0 0 0 0 1
pintype=unknown
T 47805 45845 5 10 1 1 0 6 1
pinnumber=TX->1
T 47900 45900 5 10 0 0 0 0 1
pinseq=0
}
P 47900 46100 48400 46100 1 0 0
{
T 47900 46100 5 10 0 0 0 0 1
pintype=unknown
T 47955 46095 5 10 1 2 0 0 1
SEL=unknown
T 47805 46045 5 10 1 1 0 6 1
pinnumber=2
T 47900 46100 5 10 0 0 0 0 1
pinseq=0
}
P 47900 46300 48400 46300 1 0 0
{
T 47900 46300 5 10 0 0 0 0 1
pintype=unknown
T 48655 46195 5 10 1 2 0 0 1
PWM=unknown
T 47805 46245 5 10 1 1 0 6 1
pinnumber=~3
T 47900 46300 5 10 0 0 0 0 1
pinseq=0
}
P 47900 46500 48400 46500 1 0 0
{
T 47900 46500 5 10 0 0 0 0 1
pintype=unknown
T 47805 46445 5 10 1 1 0 6 1
pinnumber=4
T 47900 46500 5 10 0 0 0 0 1
pinseq=0
}
P 47900 46900 48400 46900 1 0 0
{
T 47900 46900 5 10 0 0 0 0 1
pintype=unknown
T 48455 46895 5 10 1 2 0 0 1
D0=unknown
T 47805 46845 5 10 1 1 0 6 1
pinnumber=~6
T 47900 46900 5 10 0 0 0 0 1
pinseq=0
}
P 47900 47100 48400 47100 1 0 0
{
T 47900 47100 5 10 0 0 0 0 1
pintype=unknown
T 48455 47095 5 10 1 2 0 0 1
D1=unknown
T 47805 47045 5 10 1 1 0 6 1
pinnumber=7
T 47900 47100 5 10 0 0 0 0 1
pinseq=0
}
P 47900 48100 48400 48100 1 0 0
{
T 47900 48100 5 10 0 0 0 0 1
pintype=unknown
T 48455 48095 5 10 1 2 0 0 1
D2=unknown
T 47805 48045 5 10 1 1 0 6 1
pinnumber=8
T 47900 48100 5 10 0 0 0 0 1
pinseq=0
}
P 47900 48300 48400 48300 1 0 0
{
T 47900 48300 5 10 0 0 0 0 1
pintype=unknown
T 48455 48295 5 10 1 2 0 0 1
D3=unknown
T 47805 48245 5 10 1 1 0 6 1
pinnumber=~9
T 47900 48300 5 10 0 0 0 0 1
pinseq=0
}
P 47900 48500 48400 48500 1 0 0
{
T 47900 48500 5 10 0 0 0 0 1
pintype=unknown
T 48455 48495 5 10 1 2 0 0 1
D4=unknown
T 47805 48445 5 10 1 1 0 6 1
pinnumber=~10
T 47900 48500 5 10 0 0 0 0 1
pinseq=0
}
P 47900 48700 48400 48700 1 0 0
{
T 47900 48700 5 10 0 0 0 0 1
pintype=unknown
T 48455 48695 5 10 1 2 0 0 1
D5=unknown
T 47805 48645 5 10 1 1 0 6 1
pinnumber=~11
T 47900 48700 5 10 0 0 0 0 1
pinseq=0
}
P 47900 48900 48400 48900 1 0 0
{
T 47900 48900 5 10 0 0 0 0 1
pintype=unknown
T 48455 48895 5 10 1 2 0 0 1
D6=unknown
T 47805 48845 5 10 1 1 0 6 1
pinnumber=12
T 47900 48900 5 10 0 0 0 0 1
pinseq=0
}
P 47900 49100 48400 49100 1 0 0
{
T 47900 49100 5 10 0 0 0 0 1
pintype=unknown
T 48455 49095 5 10 1 2 0 0 1
D7=unknown
T 47805 49045 5 10 1 1 0 6 1
pinnumber=13
T 47900 49100 5 10 0 0 0 0 1
pinseq=0
}
P 41500 45900 41000 45900 1 0 0
{
T 41500 45900 5 10 0 0 0 0 1
pintype=unknown
T 41845 45895 5 10 1 2 0 6 1
A4=unknown
T 41095 45945 5 10 0 1 0 0 1
pinnumber=0
T 41500 45900 5 10 0 0 0 0 1
pinseq=0
}
P 41500 46100 41000 46100 1 0 0
{
T 41500 46100 5 10 0 0 0 0 1
pintype=unknown
T 41845 46095 5 10 1 2 0 6 1
A3=unknown
T 41095 46145 5 10 0 1 0 0 1
pinnumber=0
T 41500 46100 5 10 0 0 0 0 1
pinseq=0
}
P 41500 46300 41000 46300 1 0 0
{
T 41500 46300 5 10 0 0 0 0 1
pintype=unknown
T 41845 46295 5 10 1 2 0 6 1
A2=unknown
T 41095 46345 5 10 0 1 0 0 1
pinnumber=0
T 41500 46300 5 10 0 0 0 0 1
pinseq=0
}
P 41500 46500 41000 46500 1 0 0
{
T 41500 46500 5 10 0 0 0 0 1
pintype=unknown
T 41845 46495 5 10 1 2 0 6 1
A1=unknown
T 41095 46545 5 10 0 1 0 0 1
pinnumber=0
T 41500 46500 5 10 0 0 0 0 1
pinseq=0
}
P 41500 46700 41000 46700 1 0 0
{
T 41500 46700 5 10 0 0 0 0 1
pintype=unknown
T 41845 46695 5 10 1 2 0 6 1
A0=unknown
T 41095 46745 5 10 0 1 0 0 1
pinnumber=0
T 41500 46700 5 10 0 0 0 0 1
pinseq=0
T 40400 45500 5 10 1 1 0 0 1
netname=DIS
}
P 41500 45700 41000 45700 1 0 0
{
T 41500 45700 5 10 0 0 0 0 1
pintype=unknown
T 41845 45695 5 10 1 2 0 6 1
A5=unknown
T 41095 45745 5 10 0 1 0 0 1
pinnumber=0
T 41500 45700 5 10 0 0 0 0 1
pinseq=0
}
P 41500 47400 41000 47400 1 0 0
{
T 41500 47400 5 10 0 0 0 0 1
pintype=unknown
T 41145 46895 5 10 1 2 0 6 1
GND=0
T 41595 47345 5 10 1 2 0 0 1
GND=0
T 41500 47400 5 10 0 0 0 0 1
pinseq=0
}
P 41500 47800 41000 47800 1 0 0
{
T 41500 47800 5 10 0 0 0 0 1
pintype=unknown
T 40945 48595 5 10 1 1 0 6 1
VCC=5V
T 41595 47745 5 10 1 2 0 0 1
5V=0
T 41500 47800 5 10 0 2 0 0 1
pinseq=0
}
B 45200 47400 1200 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 45600 47800 400 400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 40700 47100 1 0 0 ground.sym
N 40900 47400 41500 47400 4
C 40600 48000 1 0 0 vcc-2.sym
N 40800 48000 40800 47800 4
N 40800 47800 41000 47800 4
C 53400 49400 1 180 1 HCTL-2016-1.sym
{
T 53800 46600 5 10 1 1 180 6 1
device=HCTL-2016
T 53800 46200 5 10 0 0 180 6 1
footprint=DIP16
}
C 53400 43000 1 0 0 HCTL-2016-1.sym
{
T 53800 45800 5 10 1 1 0 0 1
device=HCTL-2016
T 53800 46200 5 10 0 0 0 0 1
footprint=DIP16
}
N 47900 46100 52500 46100 4
N 52500 45400 53400 45400 4
N 48400 45700 50400 45700 4
N 50400 45700 50400 44800 4
N 52500 45400 52500 47000 4
N 52500 47000 53400 47000 4
N 55400 45400 55400 47000 4
N 55500 47300 55500 45100 4
N 55500 45100 55400 45100 4
N 55500 47300 55400 47300 4
N 55400 47600 55600 47600 4
N 55600 47600 55600 44800 4
N 55600 44800 55400 44800 4
N 55400 47900 55700 47900 4
N 55700 47900 55700 44500 4
N 55700 44500 55400 44500 4
N 55400 48200 55800 48200 4
N 55800 48200 55800 44200 4
N 55800 44200 55400 44200 4
N 55400 43900 55900 43900 4
N 55900 43900 55900 48500 4
N 55400 43600 56000 43600 4
N 56000 43600 56000 48800 4
N 55400 43300 56100 43300 4
N 56100 43300 56100 49100 4
N 55900 48500 55400 48500 4
N 56000 48800 55400 48800 4
N 56100 49100 55400 49100 4
C 45800 40900 1 90 0 crystal-1.sym
{
T 45500 41300 5 10 1 1 180 0 1
device=X1
T 47000 41300 5 10 1 1 180 0 1
refdes=7.151222 MHz
T 45100 41100 5 10 0 0 90 0 1
symversion=0.1
}
N 52800 45100 53400 45100 4
N 52800 47300 53400 47300 4
N 50900 44800 50900 47600 4
N 50900 47600 53400 47600 4
N 53400 44500 53100 44500 4
N 53100 44500 53100 47900 4
N 55400 46200 56400 46200 4
N 48400 46900 50800 46900 4
N 48400 47100 50700 47100 4
N 48400 48100 50600 48100 4
N 48400 48300 50500 48300 4
N 48400 48500 50400 48500 4
N 48400 48700 50300 48700 4
N 48400 48900 50200 48900 4
N 48400 49100 50100 49100 4
N 55500 46300 56500 46300 4
N 55600 46400 56600 46400 4
N 55700 46500 56700 46500 4
N 55800 46600 56800 46600 4
N 55900 46700 56900 46700 4
N 56000 46800 57000 46800 4
N 56100 46900 57100 46900 4
N 56400 46200 56400 49600 4
N 56400 49600 50800 49600 4
N 50800 49600 50800 46900 4
N 56500 46300 56500 49700 4
N 56500 49700 50700 49700 4
N 50700 49700 50700 47100 4
N 50600 48100 50600 49800 4
N 50600 49800 56600 49800 4
N 50500 48300 50500 49900 4
N 50500 49900 56700 49900 4
N 50400 48500 50400 50000 4
N 50400 50000 56800 50000 4
N 50300 48700 50300 50100 4
N 50300 50100 56900 50100 4
N 50200 48900 50200 50200 4
N 50200 50200 57000 50200 4
N 50100 49100 50100 50300 4
N 50100 50300 57100 50300 4
N 56600 46400 56600 49800 4
N 56700 46500 56700 49900 4
N 56800 46600 56800 50000 4
N 56900 46700 56900 50100 4
N 57000 46800 57000 50200 4
N 57100 50300 57100 46900 4
C 52600 43200 1 0 0 input-1.sym
{
T 52600 43500 5 10 0 0 0 0 1
device=INPUT
T 51700 43200 5 10 1 1 0 0 1
NAME=M_ENC_B
}
C 52600 43500 1 0 0 input-1.sym
{
T 52600 43800 5 10 0 0 0 0 1
device=INPUT
T 51700 43600 5 10 1 1 0 0 1
name=M_ENC_A
}
C 52600 48700 1 0 0 input-1.sym
{
T 52600 49000 5 10 0 0 0 0 1
device=INPUT
T 51700 48800 5 10 1 1 0 0 1
name=J_ENC_A
}
C 52600 49000 1 0 0 input-1.sym
{
T 52600 49300 5 10 0 1 0 0 1
device=INPUT
T 51700 49100 5 10 1 1 0 0 1
name=J_ENC_B
}
N 47600 44200 52800 44200 4
N 52800 47300 52800 44200 4
C 48400 46200 1 0 0 output-1.sym
{
T 48500 46500 5 10 0 0 0 0 1
device=OUTPUT
}
C 48200 45200 1 0 0 input-1.sym
{
T 47800 45200 5 10 1 1 0 0 1
device=LIM1
}
C 48200 44800 1 0 0 input-1.sym
{
T 47800 44800 5 10 1 1 0 0 1
device=LIM2
}
N 48400 46500 50000 46500 4
N 50000 46500 50000 45300 4
N 50000 45300 49000 45300 4
N 52300 44800 53400 44800 4
T 54200 40100 9 10 1 0 0 0 1
Eduardo, Ronaldo e Tiago
T 50300 40100 9 10 1 0 0 0 1
1
T 51900 40100 9 10 1 0 0 0 1
1
N 53100 47900 53400 47900 4
T 48455 46695 5 10 1 2 0 0 1
RST=unknown
T 50300 40700 9 10 1 0 0 0 1
Encoder Counter
P 47900 46700 48400 46700 1 0 0
{
T 47900 46700 5 10 0 0 0 0 1
pintype=OUTPUT
T 47805 46645 5 10 1 1 0 6 1
pinnumber=~5
T 47900 46700 5 10 0 0 0 0 1
pinseq=0
T 47900 46700 5 10 0 0 0 0 1
device=OUTPUT
}
N 48400 45900 49200 45900 4
N 49200 45900 49200 44900 4
N 49200 44900 49000 44900 4
N 48400 46700 53100 46700 4
T 41600 49900 9 10 1 0 0 0 1
IntelÂ® Galileo Gen 2
C 46100 40500 1 0 0 resistor-1.sym
{
T 46400 40900 5 10 0 0 0 0 1
device=RESISTOR
T 46300 40800 5 10 1 1 0 0 1
refdes=R1
T 46300 40300 5 10 1 1 0 0 1
value=2k2
}
N 45700 40900 45700 40600 4
N 45700 40600 46100 40600 4
C 46700 41700 1 90 0 resistor-1.sym
{
T 46300 42000 5 10 0 0 90 0 1
device=RESISTOR
T 46400 42100 5 10 1 1 180 0 1
refdes=R2
T 46700 42000 5 10 1 1 0 0 1
value=1M
}
N 45700 41600 45700 42400 4
N 45700 41700 46600 41700 4
C 46000 42400 1 90 0 4011-1.sym
{
T 44900 44100 5 10 0 0 90 0 1
device=4011
T 43500 44100 5 10 0 0 90 0 1
footprint=DIP14
T 45100 42700 5 10 1 1 90 0 1
refdes=U1
T 43100 44100 5 10 0 0 90 0 1
symversion=1.0
}
N 45700 42100 45300 42100 4
N 45300 42100 45300 42400 4
N 45500 43700 46600 43700 4
N 46600 43700 46600 42600 4
C 48100 42800 1 90 0 4011-1.sym
{
T 47000 44500 5 10 0 0 90 0 1
device=4011
T 45600 44500 5 10 0 0 90 0 1
footprint=DIP14
T 47200 43100 5 10 1 1 90 0 1
refdes=U2
T 45200 44500 5 10 0 0 90 0 1
symversion=1.0
}
N 47000 40600 47400 40600 4
N 47400 40600 47400 42800 4
N 47400 42200 47800 42200 4
N 47800 42200 47800 42800 4
N 46600 42700 47400 42700 4
N 47600 44100 47600 44200 4
C 40600 46600 1 90 1 output-1.sym
{
T 40300 46500 5 10 0 0 90 6 1
device=OUTPUT
}
N 41500 46700 40500 46700 4
N 40500 46700 40500 46600 4
C 51000 44300 1 0 0 4011-1.sym
{
T 52700 45400 5 10 0 0 0 0 1
device=4011
T 52700 46800 5 10 0 0 0 0 1
footprint=DIP14
T 51300 45200 5 10 1 1 0 0 1
refdes=U3
T 52700 47200 5 10 0 0 0 0 1
symversion=1.0
}
N 50400 44800 51000 44800 4
N 51000 44800 51000 45000 4
N 49800 44600 51000 44600 4
C 49600 44600 1 0 0 vcc-2.sym
T 49745 44795 5 10 1 1 0 6 1
VCC=5V
