
BuczekSumowskiBluePillProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008730  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  0800883c  0800883c  0001883c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008864  08008864  000202cc  2**0
                  CONTENTS
  4 .ARM          00000000  08008864  08008864  000202cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008864  08008864  000202cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008864  08008864  00018864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008868  08008868  00018868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002cc  20000000  0800886c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b0  200002cc  08008b38  000202cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000057c  08008b38  0002057c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000202cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013bb7  00000000  00000000  000202f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002163  00000000  00000000  00033eac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001148  00000000  00000000  00036010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001078  00000000  00000000  00037158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ee8  00000000  00000000  000381d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012791  00000000  00000000  000510b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090f0c  00000000  00000000  00063849  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f4755  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b2c  00000000  00000000  000f47a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200002cc 	.word	0x200002cc
 8000128:	00000000 	.word	0x00000000
 800012c:	08008824 	.word	0x08008824

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200002d0 	.word	0x200002d0
 8000148:	08008824 	.word	0x08008824

0800014c <__aeabi_fmul>:
 800014c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000150:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000154:	bf1e      	ittt	ne
 8000156:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015a:	ea92 0f0c 	teqne	r2, ip
 800015e:	ea93 0f0c 	teqne	r3, ip
 8000162:	d06f      	beq.n	8000244 <__aeabi_fmul+0xf8>
 8000164:	441a      	add	r2, r3
 8000166:	ea80 0c01 	eor.w	ip, r0, r1
 800016a:	0240      	lsls	r0, r0, #9
 800016c:	bf18      	it	ne
 800016e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000172:	d01e      	beq.n	80001b2 <__aeabi_fmul+0x66>
 8000174:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000178:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800017c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000180:	fba0 3101 	umull	r3, r1, r0, r1
 8000184:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000188:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800018c:	bf3e      	ittt	cc
 800018e:	0049      	lslcc	r1, r1, #1
 8000190:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000194:	005b      	lslcc	r3, r3, #1
 8000196:	ea40 0001 	orr.w	r0, r0, r1
 800019a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800019e:	2afd      	cmp	r2, #253	; 0xfd
 80001a0:	d81d      	bhi.n	80001de <__aeabi_fmul+0x92>
 80001a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001a6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001aa:	bf08      	it	eq
 80001ac:	f020 0001 	biceq.w	r0, r0, #1
 80001b0:	4770      	bx	lr
 80001b2:	f090 0f00 	teq	r0, #0
 80001b6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001ba:	bf08      	it	eq
 80001bc:	0249      	lsleq	r1, r1, #9
 80001be:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001c6:	3a7f      	subs	r2, #127	; 0x7f
 80001c8:	bfc2      	ittt	gt
 80001ca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001ce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d2:	4770      	bxgt	lr
 80001d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001d8:	f04f 0300 	mov.w	r3, #0
 80001dc:	3a01      	subs	r2, #1
 80001de:	dc5d      	bgt.n	800029c <__aeabi_fmul+0x150>
 80001e0:	f112 0f19 	cmn.w	r2, #25
 80001e4:	bfdc      	itt	le
 80001e6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ea:	4770      	bxle	lr
 80001ec:	f1c2 0200 	rsb	r2, r2, #0
 80001f0:	0041      	lsls	r1, r0, #1
 80001f2:	fa21 f102 	lsr.w	r1, r1, r2
 80001f6:	f1c2 0220 	rsb	r2, r2, #32
 80001fa:	fa00 fc02 	lsl.w	ip, r0, r2
 80001fe:	ea5f 0031 	movs.w	r0, r1, rrx
 8000202:	f140 0000 	adc.w	r0, r0, #0
 8000206:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020a:	bf08      	it	eq
 800020c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000210:	4770      	bx	lr
 8000212:	f092 0f00 	teq	r2, #0
 8000216:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021a:	bf02      	ittt	eq
 800021c:	0040      	lsleq	r0, r0, #1
 800021e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000222:	3a01      	subeq	r2, #1
 8000224:	d0f9      	beq.n	800021a <__aeabi_fmul+0xce>
 8000226:	ea40 000c 	orr.w	r0, r0, ip
 800022a:	f093 0f00 	teq	r3, #0
 800022e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000232:	bf02      	ittt	eq
 8000234:	0049      	lsleq	r1, r1, #1
 8000236:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023a:	3b01      	subeq	r3, #1
 800023c:	d0f9      	beq.n	8000232 <__aeabi_fmul+0xe6>
 800023e:	ea41 010c 	orr.w	r1, r1, ip
 8000242:	e78f      	b.n	8000164 <__aeabi_fmul+0x18>
 8000244:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000248:	ea92 0f0c 	teq	r2, ip
 800024c:	bf18      	it	ne
 800024e:	ea93 0f0c 	teqne	r3, ip
 8000252:	d00a      	beq.n	800026a <__aeabi_fmul+0x11e>
 8000254:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000258:	bf18      	it	ne
 800025a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800025e:	d1d8      	bne.n	8000212 <__aeabi_fmul+0xc6>
 8000260:	ea80 0001 	eor.w	r0, r0, r1
 8000264:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000268:	4770      	bx	lr
 800026a:	f090 0f00 	teq	r0, #0
 800026e:	bf17      	itett	ne
 8000270:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000274:	4608      	moveq	r0, r1
 8000276:	f091 0f00 	teqne	r1, #0
 800027a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800027e:	d014      	beq.n	80002aa <__aeabi_fmul+0x15e>
 8000280:	ea92 0f0c 	teq	r2, ip
 8000284:	d101      	bne.n	800028a <__aeabi_fmul+0x13e>
 8000286:	0242      	lsls	r2, r0, #9
 8000288:	d10f      	bne.n	80002aa <__aeabi_fmul+0x15e>
 800028a:	ea93 0f0c 	teq	r3, ip
 800028e:	d103      	bne.n	8000298 <__aeabi_fmul+0x14c>
 8000290:	024b      	lsls	r3, r1, #9
 8000292:	bf18      	it	ne
 8000294:	4608      	movne	r0, r1
 8000296:	d108      	bne.n	80002aa <__aeabi_fmul+0x15e>
 8000298:	ea80 0001 	eor.w	r0, r0, r1
 800029c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a8:	4770      	bx	lr
 80002aa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002ae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b2:	4770      	bx	lr

080002b4 <__aeabi_frsub>:
 80002b4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80002b8:	e002      	b.n	80002c0 <__addsf3>
 80002ba:	bf00      	nop

080002bc <__aeabi_fsub>:
 80002bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080002c0 <__addsf3>:
 80002c0:	0042      	lsls	r2, r0, #1
 80002c2:	bf1f      	itttt	ne
 80002c4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002c8:	ea92 0f03 	teqne	r2, r3
 80002cc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002d0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002d4:	d06a      	beq.n	80003ac <__addsf3+0xec>
 80002d6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80002da:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80002de:	bfc1      	itttt	gt
 80002e0:	18d2      	addgt	r2, r2, r3
 80002e2:	4041      	eorgt	r1, r0
 80002e4:	4048      	eorgt	r0, r1
 80002e6:	4041      	eorgt	r1, r0
 80002e8:	bfb8      	it	lt
 80002ea:	425b      	neglt	r3, r3
 80002ec:	2b19      	cmp	r3, #25
 80002ee:	bf88      	it	hi
 80002f0:	4770      	bxhi	lr
 80002f2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80002f6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002fa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80002fe:	bf18      	it	ne
 8000300:	4240      	negne	r0, r0
 8000302:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000306:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800030a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800030e:	bf18      	it	ne
 8000310:	4249      	negne	r1, r1
 8000312:	ea92 0f03 	teq	r2, r3
 8000316:	d03f      	beq.n	8000398 <__addsf3+0xd8>
 8000318:	f1a2 0201 	sub.w	r2, r2, #1
 800031c:	fa41 fc03 	asr.w	ip, r1, r3
 8000320:	eb10 000c 	adds.w	r0, r0, ip
 8000324:	f1c3 0320 	rsb	r3, r3, #32
 8000328:	fa01 f103 	lsl.w	r1, r1, r3
 800032c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000330:	d502      	bpl.n	8000338 <__addsf3+0x78>
 8000332:	4249      	negs	r1, r1
 8000334:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000338:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800033c:	d313      	bcc.n	8000366 <__addsf3+0xa6>
 800033e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000342:	d306      	bcc.n	8000352 <__addsf3+0x92>
 8000344:	0840      	lsrs	r0, r0, #1
 8000346:	ea4f 0131 	mov.w	r1, r1, rrx
 800034a:	f102 0201 	add.w	r2, r2, #1
 800034e:	2afe      	cmp	r2, #254	; 0xfe
 8000350:	d251      	bcs.n	80003f6 <__addsf3+0x136>
 8000352:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000356:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800035a:	bf08      	it	eq
 800035c:	f020 0001 	biceq.w	r0, r0, #1
 8000360:	ea40 0003 	orr.w	r0, r0, r3
 8000364:	4770      	bx	lr
 8000366:	0049      	lsls	r1, r1, #1
 8000368:	eb40 0000 	adc.w	r0, r0, r0
 800036c:	3a01      	subs	r2, #1
 800036e:	bf28      	it	cs
 8000370:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000374:	d2ed      	bcs.n	8000352 <__addsf3+0x92>
 8000376:	fab0 fc80 	clz	ip, r0
 800037a:	f1ac 0c08 	sub.w	ip, ip, #8
 800037e:	ebb2 020c 	subs.w	r2, r2, ip
 8000382:	fa00 f00c 	lsl.w	r0, r0, ip
 8000386:	bfaa      	itet	ge
 8000388:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800038c:	4252      	neglt	r2, r2
 800038e:	4318      	orrge	r0, r3
 8000390:	bfbc      	itt	lt
 8000392:	40d0      	lsrlt	r0, r2
 8000394:	4318      	orrlt	r0, r3
 8000396:	4770      	bx	lr
 8000398:	f092 0f00 	teq	r2, #0
 800039c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80003a0:	bf06      	itte	eq
 80003a2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80003a6:	3201      	addeq	r2, #1
 80003a8:	3b01      	subne	r3, #1
 80003aa:	e7b5      	b.n	8000318 <__addsf3+0x58>
 80003ac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003b4:	bf18      	it	ne
 80003b6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003ba:	d021      	beq.n	8000400 <__addsf3+0x140>
 80003bc:	ea92 0f03 	teq	r2, r3
 80003c0:	d004      	beq.n	80003cc <__addsf3+0x10c>
 80003c2:	f092 0f00 	teq	r2, #0
 80003c6:	bf08      	it	eq
 80003c8:	4608      	moveq	r0, r1
 80003ca:	4770      	bx	lr
 80003cc:	ea90 0f01 	teq	r0, r1
 80003d0:	bf1c      	itt	ne
 80003d2:	2000      	movne	r0, #0
 80003d4:	4770      	bxne	lr
 80003d6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80003da:	d104      	bne.n	80003e6 <__addsf3+0x126>
 80003dc:	0040      	lsls	r0, r0, #1
 80003de:	bf28      	it	cs
 80003e0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80003e4:	4770      	bx	lr
 80003e6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80003ea:	bf3c      	itt	cc
 80003ec:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80003f0:	4770      	bxcc	lr
 80003f2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80003f6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80003fa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003fe:	4770      	bx	lr
 8000400:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000404:	bf16      	itet	ne
 8000406:	4608      	movne	r0, r1
 8000408:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800040c:	4601      	movne	r1, r0
 800040e:	0242      	lsls	r2, r0, #9
 8000410:	bf06      	itte	eq
 8000412:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000416:	ea90 0f01 	teqeq	r0, r1
 800041a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800041e:	4770      	bx	lr

08000420 <__aeabi_ui2f>:
 8000420:	f04f 0300 	mov.w	r3, #0
 8000424:	e004      	b.n	8000430 <__aeabi_i2f+0x8>
 8000426:	bf00      	nop

08000428 <__aeabi_i2f>:
 8000428:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	ea5f 0c00 	movs.w	ip, r0
 8000434:	bf08      	it	eq
 8000436:	4770      	bxeq	lr
 8000438:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 800043c:	4601      	mov	r1, r0
 800043e:	f04f 0000 	mov.w	r0, #0
 8000442:	e01c      	b.n	800047e <__aeabi_l2f+0x2a>

08000444 <__aeabi_ul2f>:
 8000444:	ea50 0201 	orrs.w	r2, r0, r1
 8000448:	bf08      	it	eq
 800044a:	4770      	bxeq	lr
 800044c:	f04f 0300 	mov.w	r3, #0
 8000450:	e00a      	b.n	8000468 <__aeabi_l2f+0x14>
 8000452:	bf00      	nop

08000454 <__aeabi_l2f>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000460:	d502      	bpl.n	8000468 <__aeabi_l2f+0x14>
 8000462:	4240      	negs	r0, r0
 8000464:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000468:	ea5f 0c01 	movs.w	ip, r1
 800046c:	bf02      	ittt	eq
 800046e:	4684      	moveq	ip, r0
 8000470:	4601      	moveq	r1, r0
 8000472:	2000      	moveq	r0, #0
 8000474:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000478:	bf08      	it	eq
 800047a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800047e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000482:	fabc f28c 	clz	r2, ip
 8000486:	3a08      	subs	r2, #8
 8000488:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800048c:	db10      	blt.n	80004b0 <__aeabi_l2f+0x5c>
 800048e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000492:	4463      	add	r3, ip
 8000494:	fa00 fc02 	lsl.w	ip, r0, r2
 8000498:	f1c2 0220 	rsb	r2, r2, #32
 800049c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004a0:	fa20 f202 	lsr.w	r2, r0, r2
 80004a4:	eb43 0002 	adc.w	r0, r3, r2
 80004a8:	bf08      	it	eq
 80004aa:	f020 0001 	biceq.w	r0, r0, #1
 80004ae:	4770      	bx	lr
 80004b0:	f102 0220 	add.w	r2, r2, #32
 80004b4:	fa01 fc02 	lsl.w	ip, r1, r2
 80004b8:	f1c2 0220 	rsb	r2, r2, #32
 80004bc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004c0:	fa21 f202 	lsr.w	r2, r1, r2
 80004c4:	eb43 0002 	adc.w	r0, r3, r2
 80004c8:	bf08      	it	eq
 80004ca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_f2iz>:
 80004d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80004d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80004d8:	d30f      	bcc.n	80004fa <__aeabi_f2iz+0x2a>
 80004da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80004de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80004e2:	d90d      	bls.n	8000500 <__aeabi_f2iz+0x30>
 80004e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80004e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80004ec:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80004f0:	fa23 f002 	lsr.w	r0, r3, r2
 80004f4:	bf18      	it	ne
 80004f6:	4240      	negne	r0, r0
 80004f8:	4770      	bx	lr
 80004fa:	f04f 0000 	mov.w	r0, #0
 80004fe:	4770      	bx	lr
 8000500:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000504:	d101      	bne.n	800050a <__aeabi_f2iz+0x3a>
 8000506:	0242      	lsls	r2, r0, #9
 8000508:	d105      	bne.n	8000516 <__aeabi_f2iz+0x46>
 800050a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800050e:	bf08      	it	eq
 8000510:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000514:	4770      	bx	lr
 8000516:	f04f 0000 	mov.w	r0, #0
 800051a:	4770      	bx	lr

0800051c <runMotor>:

enum ActionState action_state;


//speed = 0 to 255
void runMotor(enum Side motor_side, enum Rotation rot, uint8_t speed) {\
 800051c:	b580      	push	{r7, lr}
 800051e:	b08a      	sub	sp, #40	; 0x28
 8000520:	af00      	add	r7, sp, #0
 8000522:	4603      	mov	r3, r0
 8000524:	71fb      	strb	r3, [r7, #7]
 8000526:	460b      	mov	r3, r1
 8000528:	71bb      	strb	r3, [r7, #6]
 800052a:	4613      	mov	r3, r2
 800052c:	717b      	strb	r3, [r7, #5]
  GPIO_TypeDef *controll_port2;
  int controll_pin2;

  volatile uint32_t *pwm_channel;

  if (motor_side == RIGHT) {
 800052e:	79fb      	ldrb	r3, [r7, #7]
 8000530:	2b00      	cmp	r3, #0
 8000532:	d10c      	bne.n	800054e <runMotor+0x32>
	controll_port1 = BIN1_PORT;
 8000534:	4b28      	ldr	r3, [pc, #160]	; (80005d8 <runMotor+0xbc>)
 8000536:	627b      	str	r3, [r7, #36]	; 0x24
	controll_pin1 = BIN1_PIN;
 8000538:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800053c:	623b      	str	r3, [r7, #32]
	controll_port2 = BIN2_PORT;
 800053e:	4b26      	ldr	r3, [pc, #152]	; (80005d8 <runMotor+0xbc>)
 8000540:	61fb      	str	r3, [r7, #28]
	controll_pin2 = BIN2_PIN;
 8000542:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000546:	61bb      	str	r3, [r7, #24]

	pwm_channel = &TIM1->CCR3;
 8000548:	4b24      	ldr	r3, [pc, #144]	; (80005dc <runMotor+0xc0>)
 800054a:	617b      	str	r3, [r7, #20]
 800054c:	e00e      	b.n	800056c <runMotor+0x50>
  } else if (motor_side == LEFT) {
 800054e:	79fb      	ldrb	r3, [r7, #7]
 8000550:	2b01      	cmp	r3, #1
 8000552:	d10b      	bne.n	800056c <runMotor+0x50>
	controll_port1 = AIN2_PORT;
 8000554:	4b20      	ldr	r3, [pc, #128]	; (80005d8 <runMotor+0xbc>)
 8000556:	627b      	str	r3, [r7, #36]	; 0x24
	controll_pin1 = AIN2_PIN;
 8000558:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800055c:	623b      	str	r3, [r7, #32]
	controll_port2 = AIN1_PORT;
 800055e:	4b20      	ldr	r3, [pc, #128]	; (80005e0 <runMotor+0xc4>)
 8000560:	61fb      	str	r3, [r7, #28]
	controll_pin2 = AIN1_PIN;
 8000562:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000566:	61bb      	str	r3, [r7, #24]

	pwm_channel = &TIM1->CCR2;
 8000568:	4b1e      	ldr	r3, [pc, #120]	; (80005e4 <runMotor+0xc8>)
 800056a:	617b      	str	r3, [r7, #20]
  }

  int value;

  if (rot == CLOCKWISE) {
 800056c:	79bb      	ldrb	r3, [r7, #6]
 800056e:	2b00      	cmp	r3, #0
 8000570:	d102      	bne.n	8000578 <runMotor+0x5c>
    value = GPIO_PIN_SET;
 8000572:	2301      	movs	r3, #1
 8000574:	613b      	str	r3, [r7, #16]
 8000576:	e004      	b.n	8000582 <runMotor+0x66>
  } else if (rot == COUNTER_CLOCKWISE) {
 8000578:	79bb      	ldrb	r3, [r7, #6]
 800057a:	2b01      	cmp	r3, #1
 800057c:	d101      	bne.n	8000582 <runMotor+0x66>
    value = GPIO_PIN_RESET;
 800057e:	2300      	movs	r3, #0
 8000580:	613b      	str	r3, [r7, #16]
  }

  HAL_GPIO_WritePin(controll_port1, controll_pin1, value);
 8000582:	6a3b      	ldr	r3, [r7, #32]
 8000584:	b29b      	uxth	r3, r3
 8000586:	693a      	ldr	r2, [r7, #16]
 8000588:	b2d2      	uxtb	r2, r2
 800058a:	4619      	mov	r1, r3
 800058c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800058e:	f000 fe89 	bl	80012a4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(controll_port2, controll_pin2, !value);
 8000592:	69bb      	ldr	r3, [r7, #24]
 8000594:	b299      	uxth	r1, r3
 8000596:	693b      	ldr	r3, [r7, #16]
 8000598:	2b00      	cmp	r3, #0
 800059a:	bf0c      	ite	eq
 800059c:	2301      	moveq	r3, #1
 800059e:	2300      	movne	r3, #0
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	461a      	mov	r2, r3
 80005a4:	69f8      	ldr	r0, [r7, #28]
 80005a6:	f000 fe7d 	bl	80012a4 <HAL_GPIO_WritePin>

  //max pwm value: 65535
  int converted_speed = (((float) speed)*(65535/255));
 80005aa:	797b      	ldrb	r3, [r7, #5]
 80005ac:	4618      	mov	r0, r3
 80005ae:	f7ff ff37 	bl	8000420 <__aeabi_ui2f>
 80005b2:	4603      	mov	r3, r0
 80005b4:	490c      	ldr	r1, [pc, #48]	; (80005e8 <runMotor+0xcc>)
 80005b6:	4618      	mov	r0, r3
 80005b8:	f7ff fdc8 	bl	800014c <__aeabi_fmul>
 80005bc:	4603      	mov	r3, r0
 80005be:	4618      	mov	r0, r3
 80005c0:	f7ff ff86 	bl	80004d0 <__aeabi_f2iz>
 80005c4:	4603      	mov	r3, r0
 80005c6:	60fb      	str	r3, [r7, #12]
  *pwm_channel = converted_speed;
 80005c8:	68fa      	ldr	r2, [r7, #12]
 80005ca:	697b      	ldr	r3, [r7, #20]
 80005cc:	601a      	str	r2, [r3, #0]

}
 80005ce:	bf00      	nop
 80005d0:	3728      	adds	r7, #40	; 0x28
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	40010c00 	.word	0x40010c00
 80005dc:	40012c3c 	.word	0x40012c3c
 80005e0:	40010800 	.word	0x40010800
 80005e4:	40012c38 	.word	0x40012c38
 80005e8:	43808000 	.word	0x43808000

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f0:	f000 fb6a 	bl	8000cc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f4:	f000 f822 	bl	800063c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f8:	f000 f936 	bl	8000868 <MX_GPIO_Init>
  MX_I2C1_Init();
 80005fc:	f000 f85a 	bl	80006b4 <MX_I2C1_Init>
  MX_TIM1_Init();
 8000600:	f000 f886 	bl	8000710 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  	initLasers();
 8000604:	f000 f9c4 	bl	8000990 <initLasers>


	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000608:	2104      	movs	r1, #4
 800060a:	480b      	ldr	r0, [pc, #44]	; (8000638 <main+0x4c>)
 800060c:	f002 fade 	bl	8002bcc <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000610:	2108      	movs	r1, #8
 8000612:	4809      	ldr	r0, [pc, #36]	; (8000638 <main+0x4c>)
 8000614:	f002 fada 	bl	8002bcc <HAL_TIM_PWM_Start>
	  HAL_GPIO_WritePin(BIN2_PORT, BIN2_PIN, GPIO_PIN_RESET);

	  TIM1->CCR2 = 65535; //ch 2 - pwma
*/

	  runMotor(RIGHT, CLOCKWISE, 100);
 8000618:	2264      	movs	r2, #100	; 0x64
 800061a:	2100      	movs	r1, #0
 800061c:	2000      	movs	r0, #0
 800061e:	f7ff ff7d 	bl	800051c <runMotor>
	  runMotor(LEFT, CLOCKWISE, 100);
 8000622:	2264      	movs	r2, #100	; 0x64
 8000624:	2100      	movs	r1, #0
 8000626:	2001      	movs	r0, #1
 8000628:	f7ff ff78 	bl	800051c <runMotor>
	  HAL_Delay(500);
 800062c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000630:	f000 fbac 	bl	8000d8c <HAL_Delay>
	  runMotor(RIGHT, CLOCKWISE, 100);
 8000634:	e7f0      	b.n	8000618 <main+0x2c>
 8000636:	bf00      	nop
 8000638:	2000033c 	.word	0x2000033c

0800063c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b090      	sub	sp, #64	; 0x40
 8000640:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000642:	f107 0318 	add.w	r3, r7, #24
 8000646:	2228      	movs	r2, #40	; 0x28
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f008 f8da 	bl	8008804 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000650:	1d3b      	adds	r3, r7, #4
 8000652:	2200      	movs	r2, #0
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	605a      	str	r2, [r3, #4]
 8000658:	609a      	str	r2, [r3, #8]
 800065a:	60da      	str	r2, [r3, #12]
 800065c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800065e:	2302      	movs	r3, #2
 8000660:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000662:	2301      	movs	r3, #1
 8000664:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000666:	2310      	movs	r3, #16
 8000668:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800066a:	2300      	movs	r3, #0
 800066c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800066e:	f107 0318 	add.w	r3, r7, #24
 8000672:	4618      	mov	r0, r3
 8000674:	f001 fdfc 	bl	8002270 <HAL_RCC_OscConfig>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d001      	beq.n	8000682 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800067e:	f000 fa05 	bl	8000a8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000682:	230f      	movs	r3, #15
 8000684:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000686:	2300      	movs	r3, #0
 8000688:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800068a:	2300      	movs	r3, #0
 800068c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800068e:	2300      	movs	r3, #0
 8000690:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000692:	2300      	movs	r3, #0
 8000694:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000696:	1d3b      	adds	r3, r7, #4
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f002 f86a 	bl	8002774 <HAL_RCC_ClockConfig>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80006a6:	f000 f9f1 	bl	8000a8c <Error_Handler>
  }
}
 80006aa:	bf00      	nop
 80006ac:	3740      	adds	r7, #64	; 0x40
 80006ae:	46bd      	mov	sp, r7
 80006b0:	bd80      	pop	{r7, pc}
	...

080006b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006b8:	4b12      	ldr	r3, [pc, #72]	; (8000704 <MX_I2C1_Init+0x50>)
 80006ba:	4a13      	ldr	r2, [pc, #76]	; (8000708 <MX_I2C1_Init+0x54>)
 80006bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80006be:	4b11      	ldr	r3, [pc, #68]	; (8000704 <MX_I2C1_Init+0x50>)
 80006c0:	4a12      	ldr	r2, [pc, #72]	; (800070c <MX_I2C1_Init+0x58>)
 80006c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006c4:	4b0f      	ldr	r3, [pc, #60]	; (8000704 <MX_I2C1_Init+0x50>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006ca:	4b0e      	ldr	r3, [pc, #56]	; (8000704 <MX_I2C1_Init+0x50>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006d0:	4b0c      	ldr	r3, [pc, #48]	; (8000704 <MX_I2C1_Init+0x50>)
 80006d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006d8:	4b0a      	ldr	r3, [pc, #40]	; (8000704 <MX_I2C1_Init+0x50>)
 80006da:	2200      	movs	r2, #0
 80006dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006de:	4b09      	ldr	r3, [pc, #36]	; (8000704 <MX_I2C1_Init+0x50>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006e4:	4b07      	ldr	r3, [pc, #28]	; (8000704 <MX_I2C1_Init+0x50>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006ea:	4b06      	ldr	r3, [pc, #24]	; (8000704 <MX_I2C1_Init+0x50>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006f0:	4804      	ldr	r0, [pc, #16]	; (8000704 <MX_I2C1_Init+0x50>)
 80006f2:	f000 fdef 	bl	80012d4 <HAL_I2C_Init>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80006fc:	f000 f9c6 	bl	8000a8c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000700:	bf00      	nop
 8000702:	bd80      	pop	{r7, pc}
 8000704:	200002e8 	.word	0x200002e8
 8000708:	40005400 	.word	0x40005400
 800070c:	000186a0 	.word	0x000186a0

08000710 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b096      	sub	sp, #88	; 0x58
 8000714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000716:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800071a:	2200      	movs	r2, #0
 800071c:	601a      	str	r2, [r3, #0]
 800071e:	605a      	str	r2, [r3, #4]
 8000720:	609a      	str	r2, [r3, #8]
 8000722:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000724:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800072e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]
 8000738:	609a      	str	r2, [r3, #8]
 800073a:	60da      	str	r2, [r3, #12]
 800073c:	611a      	str	r2, [r3, #16]
 800073e:	615a      	str	r2, [r3, #20]
 8000740:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000742:	1d3b      	adds	r3, r7, #4
 8000744:	2220      	movs	r2, #32
 8000746:	2100      	movs	r1, #0
 8000748:	4618      	mov	r0, r3
 800074a:	f008 f85b 	bl	8008804 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800074e:	4b44      	ldr	r3, [pc, #272]	; (8000860 <MX_TIM1_Init+0x150>)
 8000750:	4a44      	ldr	r2, [pc, #272]	; (8000864 <MX_TIM1_Init+0x154>)
 8000752:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000754:	4b42      	ldr	r3, [pc, #264]	; (8000860 <MX_TIM1_Init+0x150>)
 8000756:	2200      	movs	r2, #0
 8000758:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800075a:	4b41      	ldr	r3, [pc, #260]	; (8000860 <MX_TIM1_Init+0x150>)
 800075c:	2200      	movs	r2, #0
 800075e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000760:	4b3f      	ldr	r3, [pc, #252]	; (8000860 <MX_TIM1_Init+0x150>)
 8000762:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000766:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000768:	4b3d      	ldr	r3, [pc, #244]	; (8000860 <MX_TIM1_Init+0x150>)
 800076a:	2200      	movs	r2, #0
 800076c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800076e:	4b3c      	ldr	r3, [pc, #240]	; (8000860 <MX_TIM1_Init+0x150>)
 8000770:	2200      	movs	r2, #0
 8000772:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000774:	4b3a      	ldr	r3, [pc, #232]	; (8000860 <MX_TIM1_Init+0x150>)
 8000776:	2280      	movs	r2, #128	; 0x80
 8000778:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800077a:	4839      	ldr	r0, [pc, #228]	; (8000860 <MX_TIM1_Init+0x150>)
 800077c:	f002 f97e 	bl	8002a7c <HAL_TIM_Base_Init>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000786:	f000 f981 	bl	8000a8c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800078a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800078e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000790:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000794:	4619      	mov	r1, r3
 8000796:	4832      	ldr	r0, [pc, #200]	; (8000860 <MX_TIM1_Init+0x150>)
 8000798:	f002 fb78 	bl	8002e8c <HAL_TIM_ConfigClockSource>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80007a2:	f000 f973 	bl	8000a8c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80007a6:	482e      	ldr	r0, [pc, #184]	; (8000860 <MX_TIM1_Init+0x150>)
 80007a8:	f002 f9b7 	bl	8002b1a <HAL_TIM_PWM_Init>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80007b2:	f000 f96b 	bl	8000a8c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007b6:	2300      	movs	r3, #0
 80007b8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007ba:	2300      	movs	r3, #0
 80007bc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007be:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80007c2:	4619      	mov	r1, r3
 80007c4:	4826      	ldr	r0, [pc, #152]	; (8000860 <MX_TIM1_Init+0x150>)
 80007c6:	f002 fec9 	bl	800355c <HAL_TIMEx_MasterConfigSynchronization>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80007d0:	f000 f95c 	bl	8000a8c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007d4:	2360      	movs	r3, #96	; 0x60
 80007d6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80007d8:	2300      	movs	r3, #0
 80007da:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007dc:	2300      	movs	r3, #0
 80007de:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007e0:	2300      	movs	r3, #0
 80007e2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007e4:	2300      	movs	r3, #0
 80007e6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007e8:	2300      	movs	r3, #0
 80007ea:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007ec:	2300      	movs	r3, #0
 80007ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007f4:	2204      	movs	r2, #4
 80007f6:	4619      	mov	r1, r3
 80007f8:	4819      	ldr	r0, [pc, #100]	; (8000860 <MX_TIM1_Init+0x150>)
 80007fa:	f002 fa89 	bl	8002d10 <HAL_TIM_PWM_ConfigChannel>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8000804:	f000 f942 	bl	8000a8c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000808:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800080c:	2208      	movs	r2, #8
 800080e:	4619      	mov	r1, r3
 8000810:	4813      	ldr	r0, [pc, #76]	; (8000860 <MX_TIM1_Init+0x150>)
 8000812:	f002 fa7d 	bl	8002d10 <HAL_TIM_PWM_ConfigChannel>
 8000816:	4603      	mov	r3, r0
 8000818:	2b00      	cmp	r3, #0
 800081a:	d001      	beq.n	8000820 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 800081c:	f000 f936 	bl	8000a8c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000820:	2300      	movs	r3, #0
 8000822:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000824:	2300      	movs	r3, #0
 8000826:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000828:	2300      	movs	r3, #0
 800082a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800082c:	2300      	movs	r3, #0
 800082e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000830:	2300      	movs	r3, #0
 8000832:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000834:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000838:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800083a:	2300      	movs	r3, #0
 800083c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800083e:	1d3b      	adds	r3, r7, #4
 8000840:	4619      	mov	r1, r3
 8000842:	4807      	ldr	r0, [pc, #28]	; (8000860 <MX_TIM1_Init+0x150>)
 8000844:	f002 fee8 	bl	8003618 <HAL_TIMEx_ConfigBreakDeadTime>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 800084e:	f000 f91d 	bl	8000a8c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000852:	4803      	ldr	r0, [pc, #12]	; (8000860 <MX_TIM1_Init+0x150>)
 8000854:	f000 f9b0 	bl	8000bb8 <HAL_TIM_MspPostInit>

}
 8000858:	bf00      	nop
 800085a:	3758      	adds	r7, #88	; 0x58
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	2000033c 	.word	0x2000033c
 8000864:	40012c00 	.word	0x40012c00

08000868 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b088      	sub	sp, #32
 800086c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086e:	f107 0310 	add.w	r3, r7, #16
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	605a      	str	r2, [r3, #4]
 8000878:	609a      	str	r2, [r3, #8]
 800087a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800087c:	4b40      	ldr	r3, [pc, #256]	; (8000980 <MX_GPIO_Init+0x118>)
 800087e:	699b      	ldr	r3, [r3, #24]
 8000880:	4a3f      	ldr	r2, [pc, #252]	; (8000980 <MX_GPIO_Init+0x118>)
 8000882:	f043 0310 	orr.w	r3, r3, #16
 8000886:	6193      	str	r3, [r2, #24]
 8000888:	4b3d      	ldr	r3, [pc, #244]	; (8000980 <MX_GPIO_Init+0x118>)
 800088a:	699b      	ldr	r3, [r3, #24]
 800088c:	f003 0310 	and.w	r3, r3, #16
 8000890:	60fb      	str	r3, [r7, #12]
 8000892:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000894:	4b3a      	ldr	r3, [pc, #232]	; (8000980 <MX_GPIO_Init+0x118>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	4a39      	ldr	r2, [pc, #228]	; (8000980 <MX_GPIO_Init+0x118>)
 800089a:	f043 0308 	orr.w	r3, r3, #8
 800089e:	6193      	str	r3, [r2, #24]
 80008a0:	4b37      	ldr	r3, [pc, #220]	; (8000980 <MX_GPIO_Init+0x118>)
 80008a2:	699b      	ldr	r3, [r3, #24]
 80008a4:	f003 0308 	and.w	r3, r3, #8
 80008a8:	60bb      	str	r3, [r7, #8]
 80008aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ac:	4b34      	ldr	r3, [pc, #208]	; (8000980 <MX_GPIO_Init+0x118>)
 80008ae:	699b      	ldr	r3, [r3, #24]
 80008b0:	4a33      	ldr	r2, [pc, #204]	; (8000980 <MX_GPIO_Init+0x118>)
 80008b2:	f043 0304 	orr.w	r3, r3, #4
 80008b6:	6193      	str	r3, [r2, #24]
 80008b8:	4b31      	ldr	r3, [pc, #196]	; (8000980 <MX_GPIO_Init+0x118>)
 80008ba:	699b      	ldr	r3, [r3, #24]
 80008bc:	f003 0304 	and.w	r3, r3, #4
 80008c0:	607b      	str	r3, [r7, #4]
 80008c2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80008c4:	2200      	movs	r2, #0
 80008c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ca:	482e      	ldr	r0, [pc, #184]	; (8000984 <MX_GPIO_Init+0x11c>)
 80008cc:	f000 fcea 	bl	80012a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4
 80008d0:	2200      	movs	r2, #0
 80008d2:	f24e 01f0 	movw	r1, #57584	; 0xe0f0
 80008d6:	482c      	ldr	r0, [pc, #176]	; (8000988 <MX_GPIO_Init+0x120>)
 80008d8:	f000 fce4 	bl	80012a4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80008dc:	2200      	movs	r2, #0
 80008de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008e2:	482a      	ldr	r0, [pc, #168]	; (800098c <MX_GPIO_Init+0x124>)
 80008e4:	f000 fcde 	bl	80012a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80008e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ee:	2301      	movs	r3, #1
 80008f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f6:	2302      	movs	r3, #2
 80008f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008fa:	f107 0310 	add.w	r3, r7, #16
 80008fe:	4619      	mov	r1, r3
 8000900:	4820      	ldr	r0, [pc, #128]	; (8000984 <MX_GPIO_Init+0x11c>)
 8000902:	f000 fb4b 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_3;
 8000906:	f641 4308 	movw	r3, #7176	; 0x1c08
 800090a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800090c:	2300      	movs	r3, #0
 800090e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000914:	f107 0310 	add.w	r3, r7, #16
 8000918:	4619      	mov	r1, r3
 800091a:	481b      	ldr	r0, [pc, #108]	; (8000988 <MX_GPIO_Init+0x120>)
 800091c:	f000 fb3e 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB15 PB4
                           PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4
 8000920:	f24e 03f0 	movw	r3, #57584	; 0xe0f0
 8000924:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000926:	2301      	movs	r3, #1
 8000928:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092e:	2302      	movs	r3, #2
 8000930:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000932:	f107 0310 	add.w	r3, r7, #16
 8000936:	4619      	mov	r1, r3
 8000938:	4813      	ldr	r0, [pc, #76]	; (8000988 <MX_GPIO_Init+0x120>)
 800093a:	f000 fb2f 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800093e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000942:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000944:	2301      	movs	r3, #1
 8000946:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094c:	2302      	movs	r3, #2
 800094e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000950:	f107 0310 	add.w	r3, r7, #16
 8000954:	4619      	mov	r1, r3
 8000956:	480d      	ldr	r0, [pc, #52]	; (800098c <MX_GPIO_Init+0x124>)
 8000958:	f000 fb20 	bl	8000f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 800095c:	f44f 4318 	mov.w	r3, #38912	; 0x9800
 8000960:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000962:	2300      	movs	r3, #0
 8000964:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096a:	f107 0310 	add.w	r3, r7, #16
 800096e:	4619      	mov	r1, r3
 8000970:	4806      	ldr	r0, [pc, #24]	; (800098c <MX_GPIO_Init+0x124>)
 8000972:	f000 fb13 	bl	8000f9c <HAL_GPIO_Init>

}
 8000976:	bf00      	nop
 8000978:	3720      	adds	r7, #32
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40021000 	.word	0x40021000
 8000984:	40011000 	.word	0x40011000
 8000988:	40010c00 	.word	0x40010c00
 800098c:	40010800 	.word	0x40010800

08000990 <initLasers>:

/* USER CODE BEGIN 4 */

void initLasers() {
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
	uint8_t VhvSettings;
	uint8_t PhaseCal;
	//MessageLen = sprintf((char*)Message, "msalamon.pl VL53L0X test\n\r");
	//HAL_UART_Transmit(&huart2, Message, MessageLen, 100);

	Dev->I2cHandle = &hi2c1;
 8000996:	4b3a      	ldr	r3, [pc, #232]	; (8000a80 <initLasers+0xf0>)
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	4a3a      	ldr	r2, [pc, #232]	; (8000a84 <initLasers+0xf4>)
 800099c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	Dev->I2cDevAddr = 0x52;
 80009a0:	4b37      	ldr	r3, [pc, #220]	; (8000a80 <initLasers+0xf0>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	2252      	movs	r2, #82	; 0x52
 80009a6:	f883 2184 	strb.w	r2, [r3, #388]	; 0x184

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET); // Disable XSHUT
 80009aa:	2200      	movs	r2, #0
 80009ac:	2180      	movs	r1, #128	; 0x80
 80009ae:	4836      	ldr	r0, [pc, #216]	; (8000a88 <initLasers+0xf8>)
 80009b0:	f000 fc78 	bl	80012a4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80009b4:	2064      	movs	r0, #100	; 0x64
 80009b6:	f000 f9e9 	bl	8000d8c <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET); // Enable XSHUT
 80009ba:	2201      	movs	r2, #1
 80009bc:	2180      	movs	r1, #128	; 0x80
 80009be:	4832      	ldr	r0, [pc, #200]	; (8000a88 <initLasers+0xf8>)
 80009c0:	f000 fc70 	bl	80012a4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80009c4:	2064      	movs	r0, #100	; 0x64
 80009c6:	f000 f9e1 	bl	8000d8c <HAL_Delay>

	//
	// VL53L0X init for Single Measurement
	//

	VL53L0X_WaitDeviceBooted( Dev );
 80009ca:	4b2d      	ldr	r3, [pc, #180]	; (8000a80 <initLasers+0xf0>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4618      	mov	r0, r3
 80009d0:	f003 f990 	bl	8003cf4 <VL53L0X_WaitDeviceBooted>
	VL53L0X_DataInit( Dev );
 80009d4:	4b2a      	ldr	r3, [pc, #168]	; (8000a80 <initLasers+0xf0>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4618      	mov	r0, r3
 80009da:	f002 fe81 	bl	80036e0 <VL53L0X_DataInit>
	VL53L0X_StaticInit( Dev);
 80009de:	4b28      	ldr	r3, [pc, #160]	; (8000a80 <initLasers+0xf0>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	4618      	mov	r0, r3
 80009e4:	f003 f802 	bl	80039ec <VL53L0X_StaticInit>
	VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 80009e8:	4b25      	ldr	r3, [pc, #148]	; (8000a80 <initLasers+0xf0>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	1c7a      	adds	r2, r7, #1
 80009ee:	1cb9      	adds	r1, r7, #2
 80009f0:	4618      	mov	r0, r3
 80009f2:	f003 febd 	bl	8004770 <VL53L0X_PerformRefCalibration>
	VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 80009f6:	4b22      	ldr	r3, [pc, #136]	; (8000a80 <initLasers+0xf0>)
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	1cfa      	adds	r2, r7, #3
 80009fc:	1d39      	adds	r1, r7, #4
 80009fe:	4618      	mov	r0, r3
 8000a00:	f004 fbd0 	bl	80051a4 <VL53L0X_PerformRefSpadManagement>
	VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8000a04:	4b1e      	ldr	r3, [pc, #120]	; (8000a80 <initLasers+0xf0>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	2100      	movs	r1, #0
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f003 fa34 	bl	8003e78 <VL53L0X_SetDeviceMode>

	// Enable/Disable Sigma and Signal check
	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8000a10:	4b1b      	ldr	r3, [pc, #108]	; (8000a80 <initLasers+0xf0>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2201      	movs	r2, #1
 8000a16:	2100      	movs	r1, #0
 8000a18:	4618      	mov	r0, r3
 8000a1a:	f003 fca5 	bl	8004368 <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8000a1e:	4b18      	ldr	r3, [pc, #96]	; (8000a80 <initLasers+0xf0>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	2201      	movs	r2, #1
 8000a24:	2101      	movs	r1, #1
 8000a26:	4618      	mov	r0, r3
 8000a28:	f003 fc9e 	bl	8004368 <VL53L0X_SetLimitCheckEnable>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 8000a2c:	4b14      	ldr	r3, [pc, #80]	; (8000a80 <initLasers+0xf0>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	f641 1299 	movw	r2, #6553	; 0x1999
 8000a34:	2101      	movs	r1, #1
 8000a36:	4618      	mov	r0, r3
 8000a38:	f003 fd44 	bl	80044c4 <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 8000a3c:	4b10      	ldr	r3, [pc, #64]	; (8000a80 <initLasers+0xf0>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8000a44:	2100      	movs	r1, #0
 8000a46:	4618      	mov	r0, r3
 8000a48:	f003 fd3c 	bl	80044c4 <VL53L0X_SetLimitCheckValue>
	VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 8000a4c:	4b0c      	ldr	r3, [pc, #48]	; (8000a80 <initLasers+0xf0>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	f248 01e8 	movw	r1, #33000	; 0x80e8
 8000a54:	4618      	mov	r0, r3
 8000a56:	f003 fa6a 	bl	8003f2e <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8000a5a:	4b09      	ldr	r3, [pc, #36]	; (8000a80 <initLasers+0xf0>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	2212      	movs	r2, #18
 8000a60:	2100      	movs	r1, #0
 8000a62:	4618      	mov	r0, r3
 8000a64:	f003 fa89 	bl	8003f7a <VL53L0X_SetVcselPulsePeriod>
	VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 8000a68:	4b05      	ldr	r3, [pc, #20]	; (8000a80 <initLasers+0xf0>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	220e      	movs	r2, #14
 8000a6e:	2101      	movs	r1, #1
 8000a70:	4618      	mov	r0, r3
 8000a72:	f003 fa82 	bl	8003f7a <VL53L0X_SetVcselPulsePeriod>
}
 8000a76:	bf00      	nop
 8000a78:	3708      	adds	r7, #8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	bf00      	nop
 8000a80:	20000000 	.word	0x20000000
 8000a84:	200002e8 	.word	0x200002e8
 8000a88:	40010c00 	.word	0x40010c00

08000a8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a90:	b672      	cpsid	i
}
 8000a92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a94:	e7fe      	b.n	8000a94 <Error_Handler+0x8>
	...

08000a98 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a9e:	4b0e      	ldr	r3, [pc, #56]	; (8000ad8 <HAL_MspInit+0x40>)
 8000aa0:	699b      	ldr	r3, [r3, #24]
 8000aa2:	4a0d      	ldr	r2, [pc, #52]	; (8000ad8 <HAL_MspInit+0x40>)
 8000aa4:	f043 0301 	orr.w	r3, r3, #1
 8000aa8:	6193      	str	r3, [r2, #24]
 8000aaa:	4b0b      	ldr	r3, [pc, #44]	; (8000ad8 <HAL_MspInit+0x40>)
 8000aac:	699b      	ldr	r3, [r3, #24]
 8000aae:	f003 0301 	and.w	r3, r3, #1
 8000ab2:	607b      	str	r3, [r7, #4]
 8000ab4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ab6:	4b08      	ldr	r3, [pc, #32]	; (8000ad8 <HAL_MspInit+0x40>)
 8000ab8:	69db      	ldr	r3, [r3, #28]
 8000aba:	4a07      	ldr	r2, [pc, #28]	; (8000ad8 <HAL_MspInit+0x40>)
 8000abc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ac0:	61d3      	str	r3, [r2, #28]
 8000ac2:	4b05      	ldr	r3, [pc, #20]	; (8000ad8 <HAL_MspInit+0x40>)
 8000ac4:	69db      	ldr	r3, [r3, #28]
 8000ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aca:	603b      	str	r3, [r7, #0]
 8000acc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bc80      	pop	{r7}
 8000ad6:	4770      	bx	lr
 8000ad8:	40021000 	.word	0x40021000

08000adc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b08a      	sub	sp, #40	; 0x28
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae4:	f107 0314 	add.w	r3, r7, #20
 8000ae8:	2200      	movs	r2, #0
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	605a      	str	r2, [r3, #4]
 8000aee:	609a      	str	r2, [r3, #8]
 8000af0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4a1d      	ldr	r2, [pc, #116]	; (8000b6c <HAL_I2C_MspInit+0x90>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d132      	bne.n	8000b62 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000afc:	4b1c      	ldr	r3, [pc, #112]	; (8000b70 <HAL_I2C_MspInit+0x94>)
 8000afe:	699b      	ldr	r3, [r3, #24]
 8000b00:	4a1b      	ldr	r2, [pc, #108]	; (8000b70 <HAL_I2C_MspInit+0x94>)
 8000b02:	f043 0308 	orr.w	r3, r3, #8
 8000b06:	6193      	str	r3, [r2, #24]
 8000b08:	4b19      	ldr	r3, [pc, #100]	; (8000b70 <HAL_I2C_MspInit+0x94>)
 8000b0a:	699b      	ldr	r3, [r3, #24]
 8000b0c:	f003 0308 	and.w	r3, r3, #8
 8000b10:	613b      	str	r3, [r7, #16]
 8000b12:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000b14:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000b18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b1a:	2312      	movs	r3, #18
 8000b1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b1e:	2303      	movs	r3, #3
 8000b20:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b22:	f107 0314 	add.w	r3, r7, #20
 8000b26:	4619      	mov	r1, r3
 8000b28:	4812      	ldr	r0, [pc, #72]	; (8000b74 <HAL_I2C_MspInit+0x98>)
 8000b2a:	f000 fa37 	bl	8000f9c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8000b2e:	4b12      	ldr	r3, [pc, #72]	; (8000b78 <HAL_I2C_MspInit+0x9c>)
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	627b      	str	r3, [r7, #36]	; 0x24
 8000b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b36:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000b3a:	627b      	str	r3, [r7, #36]	; 0x24
 8000b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b3e:	f043 0302 	orr.w	r3, r3, #2
 8000b42:	627b      	str	r3, [r7, #36]	; 0x24
 8000b44:	4a0c      	ldr	r2, [pc, #48]	; (8000b78 <HAL_I2C_MspInit+0x9c>)
 8000b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b48:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b4a:	4b09      	ldr	r3, [pc, #36]	; (8000b70 <HAL_I2C_MspInit+0x94>)
 8000b4c:	69db      	ldr	r3, [r3, #28]
 8000b4e:	4a08      	ldr	r2, [pc, #32]	; (8000b70 <HAL_I2C_MspInit+0x94>)
 8000b50:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b54:	61d3      	str	r3, [r2, #28]
 8000b56:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <HAL_I2C_MspInit+0x94>)
 8000b58:	69db      	ldr	r3, [r3, #28]
 8000b5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b5e:	60fb      	str	r3, [r7, #12]
 8000b60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b62:	bf00      	nop
 8000b64:	3728      	adds	r7, #40	; 0x28
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	40005400 	.word	0x40005400
 8000b70:	40021000 	.word	0x40021000
 8000b74:	40010c00 	.word	0x40010c00
 8000b78:	40010000 	.word	0x40010000

08000b7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b085      	sub	sp, #20
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a09      	ldr	r2, [pc, #36]	; (8000bb0 <HAL_TIM_Base_MspInit+0x34>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d10b      	bne.n	8000ba6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b8e:	4b09      	ldr	r3, [pc, #36]	; (8000bb4 <HAL_TIM_Base_MspInit+0x38>)
 8000b90:	699b      	ldr	r3, [r3, #24]
 8000b92:	4a08      	ldr	r2, [pc, #32]	; (8000bb4 <HAL_TIM_Base_MspInit+0x38>)
 8000b94:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000b98:	6193      	str	r3, [r2, #24]
 8000b9a:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <HAL_TIM_Base_MspInit+0x38>)
 8000b9c:	699b      	ldr	r3, [r3, #24]
 8000b9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000ba6:	bf00      	nop
 8000ba8:	3714      	adds	r7, #20
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bc80      	pop	{r7}
 8000bae:	4770      	bx	lr
 8000bb0:	40012c00 	.word	0x40012c00
 8000bb4:	40021000 	.word	0x40021000

08000bb8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b088      	sub	sp, #32
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc0:	f107 0310 	add.w	r3, r7, #16
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	605a      	str	r2, [r3, #4]
 8000bca:	609a      	str	r2, [r3, #8]
 8000bcc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	4a10      	ldr	r2, [pc, #64]	; (8000c14 <HAL_TIM_MspPostInit+0x5c>)
 8000bd4:	4293      	cmp	r3, r2
 8000bd6:	d118      	bne.n	8000c0a <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd8:	4b0f      	ldr	r3, [pc, #60]	; (8000c18 <HAL_TIM_MspPostInit+0x60>)
 8000bda:	699b      	ldr	r3, [r3, #24]
 8000bdc:	4a0e      	ldr	r2, [pc, #56]	; (8000c18 <HAL_TIM_MspPostInit+0x60>)
 8000bde:	f043 0304 	orr.w	r3, r3, #4
 8000be2:	6193      	str	r3, [r2, #24]
 8000be4:	4b0c      	ldr	r3, [pc, #48]	; (8000c18 <HAL_TIM_MspPostInit+0x60>)
 8000be6:	699b      	ldr	r3, [r3, #24]
 8000be8:	f003 0304 	and.w	r3, r3, #4
 8000bec:	60fb      	str	r3, [r7, #12]
 8000bee:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bf0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000bf4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bfe:	f107 0310 	add.w	r3, r7, #16
 8000c02:	4619      	mov	r1, r3
 8000c04:	4805      	ldr	r0, [pc, #20]	; (8000c1c <HAL_TIM_MspPostInit+0x64>)
 8000c06:	f000 f9c9 	bl	8000f9c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000c0a:	bf00      	nop
 8000c0c:	3720      	adds	r7, #32
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40012c00 	.word	0x40012c00
 8000c18:	40021000 	.word	0x40021000
 8000c1c:	40010800 	.word	0x40010800

08000c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c24:	e7fe      	b.n	8000c24 <NMI_Handler+0x4>

08000c26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c26:	b480      	push	{r7}
 8000c28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c2a:	e7fe      	b.n	8000c2a <HardFault_Handler+0x4>

08000c2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c30:	e7fe      	b.n	8000c30 <MemManage_Handler+0x4>

08000c32 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c32:	b480      	push	{r7}
 8000c34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c36:	e7fe      	b.n	8000c36 <BusFault_Handler+0x4>

08000c38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c3c:	e7fe      	b.n	8000c3c <UsageFault_Handler+0x4>

08000c3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bc80      	pop	{r7}
 8000c48:	4770      	bx	lr

08000c4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c4a:	b480      	push	{r7}
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c4e:	bf00      	nop
 8000c50:	46bd      	mov	sp, r7
 8000c52:	bc80      	pop	{r7}
 8000c54:	4770      	bx	lr

08000c56 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c56:	b480      	push	{r7}
 8000c58:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c5a:	bf00      	nop
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bc80      	pop	{r7}
 8000c60:	4770      	bx	lr

08000c62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c62:	b580      	push	{r7, lr}
 8000c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c66:	f000 f875 	bl	8000d54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c6a:	bf00      	nop
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c6e:	b480      	push	{r7}
 8000c70:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c72:	bf00      	nop
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bc80      	pop	{r7}
 8000c78:	4770      	bx	lr
	...

08000c7c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c7c:	480c      	ldr	r0, [pc, #48]	; (8000cb0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c7e:	490d      	ldr	r1, [pc, #52]	; (8000cb4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c80:	4a0d      	ldr	r2, [pc, #52]	; (8000cb8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c84:	e002      	b.n	8000c8c <LoopCopyDataInit>

08000c86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c8a:	3304      	adds	r3, #4

08000c8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c90:	d3f9      	bcc.n	8000c86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c92:	4a0a      	ldr	r2, [pc, #40]	; (8000cbc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c94:	4c0a      	ldr	r4, [pc, #40]	; (8000cc0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c98:	e001      	b.n	8000c9e <LoopFillZerobss>

08000c9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c9c:	3204      	adds	r2, #4

08000c9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ca0:	d3fb      	bcc.n	8000c9a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000ca2:	f7ff ffe4 	bl	8000c6e <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ca6:	f007 fd7b 	bl	80087a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000caa:	f7ff fc9f 	bl	80005ec <main>
  bx lr
 8000cae:	4770      	bx	lr
  ldr r0, =_sdata
 8000cb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cb4:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 8000cb8:	0800886c 	.word	0x0800886c
  ldr r2, =_sbss
 8000cbc:	200002cc 	.word	0x200002cc
  ldr r4, =_ebss
 8000cc0:	2000057c 	.word	0x2000057c

08000cc4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cc4:	e7fe      	b.n	8000cc4 <ADC1_2_IRQHandler>
	...

08000cc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ccc:	4b08      	ldr	r3, [pc, #32]	; (8000cf0 <HAL_Init+0x28>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a07      	ldr	r2, [pc, #28]	; (8000cf0 <HAL_Init+0x28>)
 8000cd2:	f043 0310 	orr.w	r3, r3, #16
 8000cd6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cd8:	2003      	movs	r0, #3
 8000cda:	f000 f92b 	bl	8000f34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cde:	200f      	movs	r0, #15
 8000ce0:	f000 f808 	bl	8000cf4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ce4:	f7ff fed8 	bl	8000a98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ce8:	2300      	movs	r3, #0
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40022000 	.word	0x40022000

08000cf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cfc:	4b12      	ldr	r3, [pc, #72]	; (8000d48 <HAL_InitTick+0x54>)
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	4b12      	ldr	r3, [pc, #72]	; (8000d4c <HAL_InitTick+0x58>)
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	4619      	mov	r1, r3
 8000d06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d12:	4618      	mov	r0, r3
 8000d14:	f000 f935 	bl	8000f82 <HAL_SYSTICK_Config>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	e00e      	b.n	8000d40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	2b0f      	cmp	r3, #15
 8000d26:	d80a      	bhi.n	8000d3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	6879      	ldr	r1, [r7, #4]
 8000d2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000d30:	f000 f90b 	bl	8000f4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d34:	4a06      	ldr	r2, [pc, #24]	; (8000d50 <HAL_InitTick+0x5c>)
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	e000      	b.n	8000d40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3708      	adds	r7, #8
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	20000004 	.word	0x20000004
 8000d4c:	2000000c 	.word	0x2000000c
 8000d50:	20000008 	.word	0x20000008

08000d54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d58:	4b05      	ldr	r3, [pc, #20]	; (8000d70 <HAL_IncTick+0x1c>)
 8000d5a:	781b      	ldrb	r3, [r3, #0]
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	4b05      	ldr	r3, [pc, #20]	; (8000d74 <HAL_IncTick+0x20>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4413      	add	r3, r2
 8000d64:	4a03      	ldr	r2, [pc, #12]	; (8000d74 <HAL_IncTick+0x20>)
 8000d66:	6013      	str	r3, [r2, #0]
}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bc80      	pop	{r7}
 8000d6e:	4770      	bx	lr
 8000d70:	2000000c 	.word	0x2000000c
 8000d74:	20000538 	.word	0x20000538

08000d78 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d7c:	4b02      	ldr	r3, [pc, #8]	; (8000d88 <HAL_GetTick+0x10>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bc80      	pop	{r7}
 8000d86:	4770      	bx	lr
 8000d88:	20000538 	.word	0x20000538

08000d8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d94:	f7ff fff0 	bl	8000d78 <HAL_GetTick>
 8000d98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000da4:	d005      	beq.n	8000db2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000da6:	4b0a      	ldr	r3, [pc, #40]	; (8000dd0 <HAL_Delay+0x44>)
 8000da8:	781b      	ldrb	r3, [r3, #0]
 8000daa:	461a      	mov	r2, r3
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	4413      	add	r3, r2
 8000db0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000db2:	bf00      	nop
 8000db4:	f7ff ffe0 	bl	8000d78 <HAL_GetTick>
 8000db8:	4602      	mov	r2, r0
 8000dba:	68bb      	ldr	r3, [r7, #8]
 8000dbc:	1ad3      	subs	r3, r2, r3
 8000dbe:	68fa      	ldr	r2, [r7, #12]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d8f7      	bhi.n	8000db4 <HAL_Delay+0x28>
  {
  }
}
 8000dc4:	bf00      	nop
 8000dc6:	bf00      	nop
 8000dc8:	3710      	adds	r7, #16
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	2000000c 	.word	0x2000000c

08000dd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	f003 0307 	and.w	r3, r3, #7
 8000de2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000de4:	4b0c      	ldr	r3, [pc, #48]	; (8000e18 <__NVIC_SetPriorityGrouping+0x44>)
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dea:	68ba      	ldr	r2, [r7, #8]
 8000dec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000df0:	4013      	ands	r3, r2
 8000df2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dfc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e06:	4a04      	ldr	r2, [pc, #16]	; (8000e18 <__NVIC_SetPriorityGrouping+0x44>)
 8000e08:	68bb      	ldr	r3, [r7, #8]
 8000e0a:	60d3      	str	r3, [r2, #12]
}
 8000e0c:	bf00      	nop
 8000e0e:	3714      	adds	r7, #20
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bc80      	pop	{r7}
 8000e14:	4770      	bx	lr
 8000e16:	bf00      	nop
 8000e18:	e000ed00 	.word	0xe000ed00

08000e1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e20:	4b04      	ldr	r3, [pc, #16]	; (8000e34 <__NVIC_GetPriorityGrouping+0x18>)
 8000e22:	68db      	ldr	r3, [r3, #12]
 8000e24:	0a1b      	lsrs	r3, r3, #8
 8000e26:	f003 0307 	and.w	r3, r3, #7
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bc80      	pop	{r7}
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	4603      	mov	r3, r0
 8000e40:	6039      	str	r1, [r7, #0]
 8000e42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	db0a      	blt.n	8000e62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e4c:	683b      	ldr	r3, [r7, #0]
 8000e4e:	b2da      	uxtb	r2, r3
 8000e50:	490c      	ldr	r1, [pc, #48]	; (8000e84 <__NVIC_SetPriority+0x4c>)
 8000e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e56:	0112      	lsls	r2, r2, #4
 8000e58:	b2d2      	uxtb	r2, r2
 8000e5a:	440b      	add	r3, r1
 8000e5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e60:	e00a      	b.n	8000e78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	b2da      	uxtb	r2, r3
 8000e66:	4908      	ldr	r1, [pc, #32]	; (8000e88 <__NVIC_SetPriority+0x50>)
 8000e68:	79fb      	ldrb	r3, [r7, #7]
 8000e6a:	f003 030f 	and.w	r3, r3, #15
 8000e6e:	3b04      	subs	r3, #4
 8000e70:	0112      	lsls	r2, r2, #4
 8000e72:	b2d2      	uxtb	r2, r2
 8000e74:	440b      	add	r3, r1
 8000e76:	761a      	strb	r2, [r3, #24]
}
 8000e78:	bf00      	nop
 8000e7a:	370c      	adds	r7, #12
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bc80      	pop	{r7}
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	e000e100 	.word	0xe000e100
 8000e88:	e000ed00 	.word	0xe000ed00

08000e8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b089      	sub	sp, #36	; 0x24
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	60f8      	str	r0, [r7, #12]
 8000e94:	60b9      	str	r1, [r7, #8]
 8000e96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	f003 0307 	and.w	r3, r3, #7
 8000e9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ea0:	69fb      	ldr	r3, [r7, #28]
 8000ea2:	f1c3 0307 	rsb	r3, r3, #7
 8000ea6:	2b04      	cmp	r3, #4
 8000ea8:	bf28      	it	cs
 8000eaa:	2304      	movcs	r3, #4
 8000eac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eae:	69fb      	ldr	r3, [r7, #28]
 8000eb0:	3304      	adds	r3, #4
 8000eb2:	2b06      	cmp	r3, #6
 8000eb4:	d902      	bls.n	8000ebc <NVIC_EncodePriority+0x30>
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	3b03      	subs	r3, #3
 8000eba:	e000      	b.n	8000ebe <NVIC_EncodePriority+0x32>
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ec0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000ec4:	69bb      	ldr	r3, [r7, #24]
 8000ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eca:	43da      	mvns	r2, r3
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	401a      	ands	r2, r3
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ed4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	fa01 f303 	lsl.w	r3, r1, r3
 8000ede:	43d9      	mvns	r1, r3
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee4:	4313      	orrs	r3, r2
         );
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3724      	adds	r7, #36	; 0x24
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bc80      	pop	{r7}
 8000eee:	4770      	bx	lr

08000ef0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	3b01      	subs	r3, #1
 8000efc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f00:	d301      	bcc.n	8000f06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f02:	2301      	movs	r3, #1
 8000f04:	e00f      	b.n	8000f26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f06:	4a0a      	ldr	r2, [pc, #40]	; (8000f30 <SysTick_Config+0x40>)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	3b01      	subs	r3, #1
 8000f0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f0e:	210f      	movs	r1, #15
 8000f10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f14:	f7ff ff90 	bl	8000e38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f18:	4b05      	ldr	r3, [pc, #20]	; (8000f30 <SysTick_Config+0x40>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f1e:	4b04      	ldr	r3, [pc, #16]	; (8000f30 <SysTick_Config+0x40>)
 8000f20:	2207      	movs	r2, #7
 8000f22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f24:	2300      	movs	r3, #0
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	e000e010 	.word	0xe000e010

08000f34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	f7ff ff49 	bl	8000dd4 <__NVIC_SetPriorityGrouping>
}
 8000f42:	bf00      	nop
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}

08000f4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	b086      	sub	sp, #24
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	4603      	mov	r3, r0
 8000f52:	60b9      	str	r1, [r7, #8]
 8000f54:	607a      	str	r2, [r7, #4]
 8000f56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f5c:	f7ff ff5e 	bl	8000e1c <__NVIC_GetPriorityGrouping>
 8000f60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	68b9      	ldr	r1, [r7, #8]
 8000f66:	6978      	ldr	r0, [r7, #20]
 8000f68:	f7ff ff90 	bl	8000e8c <NVIC_EncodePriority>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f72:	4611      	mov	r1, r2
 8000f74:	4618      	mov	r0, r3
 8000f76:	f7ff ff5f 	bl	8000e38 <__NVIC_SetPriority>
}
 8000f7a:	bf00      	nop
 8000f7c:	3718      	adds	r7, #24
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}

08000f82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f82:	b580      	push	{r7, lr}
 8000f84:	b082      	sub	sp, #8
 8000f86:	af00      	add	r7, sp, #0
 8000f88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	f7ff ffb0 	bl	8000ef0 <SysTick_Config>
 8000f90:	4603      	mov	r3, r0
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
	...

08000f9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b08b      	sub	sp, #44	; 0x2c
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000faa:	2300      	movs	r3, #0
 8000fac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fae:	e169      	b.n	8001284 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	69fa      	ldr	r2, [r7, #28]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	f040 8158 	bne.w	800127e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	4a9a      	ldr	r2, [pc, #616]	; (800123c <HAL_GPIO_Init+0x2a0>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d05e      	beq.n	8001096 <HAL_GPIO_Init+0xfa>
 8000fd8:	4a98      	ldr	r2, [pc, #608]	; (800123c <HAL_GPIO_Init+0x2a0>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d875      	bhi.n	80010ca <HAL_GPIO_Init+0x12e>
 8000fde:	4a98      	ldr	r2, [pc, #608]	; (8001240 <HAL_GPIO_Init+0x2a4>)
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	d058      	beq.n	8001096 <HAL_GPIO_Init+0xfa>
 8000fe4:	4a96      	ldr	r2, [pc, #600]	; (8001240 <HAL_GPIO_Init+0x2a4>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d86f      	bhi.n	80010ca <HAL_GPIO_Init+0x12e>
 8000fea:	4a96      	ldr	r2, [pc, #600]	; (8001244 <HAL_GPIO_Init+0x2a8>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d052      	beq.n	8001096 <HAL_GPIO_Init+0xfa>
 8000ff0:	4a94      	ldr	r2, [pc, #592]	; (8001244 <HAL_GPIO_Init+0x2a8>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d869      	bhi.n	80010ca <HAL_GPIO_Init+0x12e>
 8000ff6:	4a94      	ldr	r2, [pc, #592]	; (8001248 <HAL_GPIO_Init+0x2ac>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d04c      	beq.n	8001096 <HAL_GPIO_Init+0xfa>
 8000ffc:	4a92      	ldr	r2, [pc, #584]	; (8001248 <HAL_GPIO_Init+0x2ac>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d863      	bhi.n	80010ca <HAL_GPIO_Init+0x12e>
 8001002:	4a92      	ldr	r2, [pc, #584]	; (800124c <HAL_GPIO_Init+0x2b0>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d046      	beq.n	8001096 <HAL_GPIO_Init+0xfa>
 8001008:	4a90      	ldr	r2, [pc, #576]	; (800124c <HAL_GPIO_Init+0x2b0>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d85d      	bhi.n	80010ca <HAL_GPIO_Init+0x12e>
 800100e:	2b12      	cmp	r3, #18
 8001010:	d82a      	bhi.n	8001068 <HAL_GPIO_Init+0xcc>
 8001012:	2b12      	cmp	r3, #18
 8001014:	d859      	bhi.n	80010ca <HAL_GPIO_Init+0x12e>
 8001016:	a201      	add	r2, pc, #4	; (adr r2, 800101c <HAL_GPIO_Init+0x80>)
 8001018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800101c:	08001097 	.word	0x08001097
 8001020:	08001071 	.word	0x08001071
 8001024:	08001083 	.word	0x08001083
 8001028:	080010c5 	.word	0x080010c5
 800102c:	080010cb 	.word	0x080010cb
 8001030:	080010cb 	.word	0x080010cb
 8001034:	080010cb 	.word	0x080010cb
 8001038:	080010cb 	.word	0x080010cb
 800103c:	080010cb 	.word	0x080010cb
 8001040:	080010cb 	.word	0x080010cb
 8001044:	080010cb 	.word	0x080010cb
 8001048:	080010cb 	.word	0x080010cb
 800104c:	080010cb 	.word	0x080010cb
 8001050:	080010cb 	.word	0x080010cb
 8001054:	080010cb 	.word	0x080010cb
 8001058:	080010cb 	.word	0x080010cb
 800105c:	080010cb 	.word	0x080010cb
 8001060:	08001079 	.word	0x08001079
 8001064:	0800108d 	.word	0x0800108d
 8001068:	4a79      	ldr	r2, [pc, #484]	; (8001250 <HAL_GPIO_Init+0x2b4>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d013      	beq.n	8001096 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800106e:	e02c      	b.n	80010ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	623b      	str	r3, [r7, #32]
          break;
 8001076:	e029      	b.n	80010cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	3304      	adds	r3, #4
 800107e:	623b      	str	r3, [r7, #32]
          break;
 8001080:	e024      	b.n	80010cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	68db      	ldr	r3, [r3, #12]
 8001086:	3308      	adds	r3, #8
 8001088:	623b      	str	r3, [r7, #32]
          break;
 800108a:	e01f      	b.n	80010cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	68db      	ldr	r3, [r3, #12]
 8001090:	330c      	adds	r3, #12
 8001092:	623b      	str	r3, [r7, #32]
          break;
 8001094:	e01a      	b.n	80010cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	689b      	ldr	r3, [r3, #8]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d102      	bne.n	80010a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800109e:	2304      	movs	r3, #4
 80010a0:	623b      	str	r3, [r7, #32]
          break;
 80010a2:	e013      	b.n	80010cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d105      	bne.n	80010b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80010ac:	2308      	movs	r3, #8
 80010ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	69fa      	ldr	r2, [r7, #28]
 80010b4:	611a      	str	r2, [r3, #16]
          break;
 80010b6:	e009      	b.n	80010cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80010b8:	2308      	movs	r3, #8
 80010ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	69fa      	ldr	r2, [r7, #28]
 80010c0:	615a      	str	r2, [r3, #20]
          break;
 80010c2:	e003      	b.n	80010cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80010c4:	2300      	movs	r3, #0
 80010c6:	623b      	str	r3, [r7, #32]
          break;
 80010c8:	e000      	b.n	80010cc <HAL_GPIO_Init+0x130>
          break;
 80010ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	2bff      	cmp	r3, #255	; 0xff
 80010d0:	d801      	bhi.n	80010d6 <HAL_GPIO_Init+0x13a>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	e001      	b.n	80010da <HAL_GPIO_Init+0x13e>
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	3304      	adds	r3, #4
 80010da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80010dc:	69bb      	ldr	r3, [r7, #24]
 80010de:	2bff      	cmp	r3, #255	; 0xff
 80010e0:	d802      	bhi.n	80010e8 <HAL_GPIO_Init+0x14c>
 80010e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010e4:	009b      	lsls	r3, r3, #2
 80010e6:	e002      	b.n	80010ee <HAL_GPIO_Init+0x152>
 80010e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010ea:	3b08      	subs	r3, #8
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	210f      	movs	r1, #15
 80010f6:	693b      	ldr	r3, [r7, #16]
 80010f8:	fa01 f303 	lsl.w	r3, r1, r3
 80010fc:	43db      	mvns	r3, r3
 80010fe:	401a      	ands	r2, r3
 8001100:	6a39      	ldr	r1, [r7, #32]
 8001102:	693b      	ldr	r3, [r7, #16]
 8001104:	fa01 f303 	lsl.w	r3, r1, r3
 8001108:	431a      	orrs	r2, r3
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001116:	2b00      	cmp	r3, #0
 8001118:	f000 80b1 	beq.w	800127e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800111c:	4b4d      	ldr	r3, [pc, #308]	; (8001254 <HAL_GPIO_Init+0x2b8>)
 800111e:	699b      	ldr	r3, [r3, #24]
 8001120:	4a4c      	ldr	r2, [pc, #304]	; (8001254 <HAL_GPIO_Init+0x2b8>)
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	6193      	str	r3, [r2, #24]
 8001128:	4b4a      	ldr	r3, [pc, #296]	; (8001254 <HAL_GPIO_Init+0x2b8>)
 800112a:	699b      	ldr	r3, [r3, #24]
 800112c:	f003 0301 	and.w	r3, r3, #1
 8001130:	60bb      	str	r3, [r7, #8]
 8001132:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001134:	4a48      	ldr	r2, [pc, #288]	; (8001258 <HAL_GPIO_Init+0x2bc>)
 8001136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001138:	089b      	lsrs	r3, r3, #2
 800113a:	3302      	adds	r3, #2
 800113c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001140:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001144:	f003 0303 	and.w	r3, r3, #3
 8001148:	009b      	lsls	r3, r3, #2
 800114a:	220f      	movs	r2, #15
 800114c:	fa02 f303 	lsl.w	r3, r2, r3
 8001150:	43db      	mvns	r3, r3
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	4013      	ands	r3, r2
 8001156:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	4a40      	ldr	r2, [pc, #256]	; (800125c <HAL_GPIO_Init+0x2c0>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d013      	beq.n	8001188 <HAL_GPIO_Init+0x1ec>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	4a3f      	ldr	r2, [pc, #252]	; (8001260 <HAL_GPIO_Init+0x2c4>)
 8001164:	4293      	cmp	r3, r2
 8001166:	d00d      	beq.n	8001184 <HAL_GPIO_Init+0x1e8>
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4a3e      	ldr	r2, [pc, #248]	; (8001264 <HAL_GPIO_Init+0x2c8>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d007      	beq.n	8001180 <HAL_GPIO_Init+0x1e4>
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	4a3d      	ldr	r2, [pc, #244]	; (8001268 <HAL_GPIO_Init+0x2cc>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d101      	bne.n	800117c <HAL_GPIO_Init+0x1e0>
 8001178:	2303      	movs	r3, #3
 800117a:	e006      	b.n	800118a <HAL_GPIO_Init+0x1ee>
 800117c:	2304      	movs	r3, #4
 800117e:	e004      	b.n	800118a <HAL_GPIO_Init+0x1ee>
 8001180:	2302      	movs	r3, #2
 8001182:	e002      	b.n	800118a <HAL_GPIO_Init+0x1ee>
 8001184:	2301      	movs	r3, #1
 8001186:	e000      	b.n	800118a <HAL_GPIO_Init+0x1ee>
 8001188:	2300      	movs	r3, #0
 800118a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800118c:	f002 0203 	and.w	r2, r2, #3
 8001190:	0092      	lsls	r2, r2, #2
 8001192:	4093      	lsls	r3, r2
 8001194:	68fa      	ldr	r2, [r7, #12]
 8001196:	4313      	orrs	r3, r2
 8001198:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800119a:	492f      	ldr	r1, [pc, #188]	; (8001258 <HAL_GPIO_Init+0x2bc>)
 800119c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800119e:	089b      	lsrs	r3, r3, #2
 80011a0:	3302      	adds	r3, #2
 80011a2:	68fa      	ldr	r2, [r7, #12]
 80011a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d006      	beq.n	80011c2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80011b4:	4b2d      	ldr	r3, [pc, #180]	; (800126c <HAL_GPIO_Init+0x2d0>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	492c      	ldr	r1, [pc, #176]	; (800126c <HAL_GPIO_Init+0x2d0>)
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	4313      	orrs	r3, r2
 80011be:	600b      	str	r3, [r1, #0]
 80011c0:	e006      	b.n	80011d0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80011c2:	4b2a      	ldr	r3, [pc, #168]	; (800126c <HAL_GPIO_Init+0x2d0>)
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	69bb      	ldr	r3, [r7, #24]
 80011c8:	43db      	mvns	r3, r3
 80011ca:	4928      	ldr	r1, [pc, #160]	; (800126c <HAL_GPIO_Init+0x2d0>)
 80011cc:	4013      	ands	r3, r2
 80011ce:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d006      	beq.n	80011ea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80011dc:	4b23      	ldr	r3, [pc, #140]	; (800126c <HAL_GPIO_Init+0x2d0>)
 80011de:	685a      	ldr	r2, [r3, #4]
 80011e0:	4922      	ldr	r1, [pc, #136]	; (800126c <HAL_GPIO_Init+0x2d0>)
 80011e2:	69bb      	ldr	r3, [r7, #24]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	604b      	str	r3, [r1, #4]
 80011e8:	e006      	b.n	80011f8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80011ea:	4b20      	ldr	r3, [pc, #128]	; (800126c <HAL_GPIO_Init+0x2d0>)
 80011ec:	685a      	ldr	r2, [r3, #4]
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	43db      	mvns	r3, r3
 80011f2:	491e      	ldr	r1, [pc, #120]	; (800126c <HAL_GPIO_Init+0x2d0>)
 80011f4:	4013      	ands	r3, r2
 80011f6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001200:	2b00      	cmp	r3, #0
 8001202:	d006      	beq.n	8001212 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001204:	4b19      	ldr	r3, [pc, #100]	; (800126c <HAL_GPIO_Init+0x2d0>)
 8001206:	689a      	ldr	r2, [r3, #8]
 8001208:	4918      	ldr	r1, [pc, #96]	; (800126c <HAL_GPIO_Init+0x2d0>)
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	4313      	orrs	r3, r2
 800120e:	608b      	str	r3, [r1, #8]
 8001210:	e006      	b.n	8001220 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001212:	4b16      	ldr	r3, [pc, #88]	; (800126c <HAL_GPIO_Init+0x2d0>)
 8001214:	689a      	ldr	r2, [r3, #8]
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	43db      	mvns	r3, r3
 800121a:	4914      	ldr	r1, [pc, #80]	; (800126c <HAL_GPIO_Init+0x2d0>)
 800121c:	4013      	ands	r3, r2
 800121e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	685b      	ldr	r3, [r3, #4]
 8001224:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001228:	2b00      	cmp	r3, #0
 800122a:	d021      	beq.n	8001270 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800122c:	4b0f      	ldr	r3, [pc, #60]	; (800126c <HAL_GPIO_Init+0x2d0>)
 800122e:	68da      	ldr	r2, [r3, #12]
 8001230:	490e      	ldr	r1, [pc, #56]	; (800126c <HAL_GPIO_Init+0x2d0>)
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	4313      	orrs	r3, r2
 8001236:	60cb      	str	r3, [r1, #12]
 8001238:	e021      	b.n	800127e <HAL_GPIO_Init+0x2e2>
 800123a:	bf00      	nop
 800123c:	10320000 	.word	0x10320000
 8001240:	10310000 	.word	0x10310000
 8001244:	10220000 	.word	0x10220000
 8001248:	10210000 	.word	0x10210000
 800124c:	10120000 	.word	0x10120000
 8001250:	10110000 	.word	0x10110000
 8001254:	40021000 	.word	0x40021000
 8001258:	40010000 	.word	0x40010000
 800125c:	40010800 	.word	0x40010800
 8001260:	40010c00 	.word	0x40010c00
 8001264:	40011000 	.word	0x40011000
 8001268:	40011400 	.word	0x40011400
 800126c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001270:	4b0b      	ldr	r3, [pc, #44]	; (80012a0 <HAL_GPIO_Init+0x304>)
 8001272:	68da      	ldr	r2, [r3, #12]
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	43db      	mvns	r3, r3
 8001278:	4909      	ldr	r1, [pc, #36]	; (80012a0 <HAL_GPIO_Init+0x304>)
 800127a:	4013      	ands	r3, r2
 800127c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800127e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001280:	3301      	adds	r3, #1
 8001282:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001284:	683b      	ldr	r3, [r7, #0]
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800128a:	fa22 f303 	lsr.w	r3, r2, r3
 800128e:	2b00      	cmp	r3, #0
 8001290:	f47f ae8e 	bne.w	8000fb0 <HAL_GPIO_Init+0x14>
  }
}
 8001294:	bf00      	nop
 8001296:	bf00      	nop
 8001298:	372c      	adds	r7, #44	; 0x2c
 800129a:	46bd      	mov	sp, r7
 800129c:	bc80      	pop	{r7}
 800129e:	4770      	bx	lr
 80012a0:	40010400 	.word	0x40010400

080012a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
 80012ac:	460b      	mov	r3, r1
 80012ae:	807b      	strh	r3, [r7, #2]
 80012b0:	4613      	mov	r3, r2
 80012b2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012b4:	787b      	ldrb	r3, [r7, #1]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d003      	beq.n	80012c2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012ba:	887a      	ldrh	r2, [r7, #2]
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80012c0:	e003      	b.n	80012ca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80012c2:	887b      	ldrh	r3, [r7, #2]
 80012c4:	041a      	lsls	r2, r3, #16
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	611a      	str	r2, [r3, #16]
}
 80012ca:	bf00      	nop
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bc80      	pop	{r7}
 80012d2:	4770      	bx	lr

080012d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b084      	sub	sp, #16
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d101      	bne.n	80012e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e12b      	b.n	800153e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d106      	bne.n	8001300 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	2200      	movs	r2, #0
 80012f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f7ff fbee 	bl	8000adc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2224      	movs	r2, #36	; 0x24
 8001304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f022 0201 	bic.w	r2, r2, #1
 8001316:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001326:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	681a      	ldr	r2, [r3, #0]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001336:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001338:	f001 fb6e 	bl	8002a18 <HAL_RCC_GetPCLK1Freq>
 800133c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	4a81      	ldr	r2, [pc, #516]	; (8001548 <HAL_I2C_Init+0x274>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d807      	bhi.n	8001358 <HAL_I2C_Init+0x84>
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	4a80      	ldr	r2, [pc, #512]	; (800154c <HAL_I2C_Init+0x278>)
 800134c:	4293      	cmp	r3, r2
 800134e:	bf94      	ite	ls
 8001350:	2301      	movls	r3, #1
 8001352:	2300      	movhi	r3, #0
 8001354:	b2db      	uxtb	r3, r3
 8001356:	e006      	b.n	8001366 <HAL_I2C_Init+0x92>
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	4a7d      	ldr	r2, [pc, #500]	; (8001550 <HAL_I2C_Init+0x27c>)
 800135c:	4293      	cmp	r3, r2
 800135e:	bf94      	ite	ls
 8001360:	2301      	movls	r3, #1
 8001362:	2300      	movhi	r3, #0
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e0e7      	b.n	800153e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	4a78      	ldr	r2, [pc, #480]	; (8001554 <HAL_I2C_Init+0x280>)
 8001372:	fba2 2303 	umull	r2, r3, r2, r3
 8001376:	0c9b      	lsrs	r3, r3, #18
 8001378:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	68ba      	ldr	r2, [r7, #8]
 800138a:	430a      	orrs	r2, r1
 800138c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	6a1b      	ldr	r3, [r3, #32]
 8001394:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	4a6a      	ldr	r2, [pc, #424]	; (8001548 <HAL_I2C_Init+0x274>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d802      	bhi.n	80013a8 <HAL_I2C_Init+0xd4>
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	3301      	adds	r3, #1
 80013a6:	e009      	b.n	80013bc <HAL_I2C_Init+0xe8>
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80013ae:	fb02 f303 	mul.w	r3, r2, r3
 80013b2:	4a69      	ldr	r2, [pc, #420]	; (8001558 <HAL_I2C_Init+0x284>)
 80013b4:	fba2 2303 	umull	r2, r3, r2, r3
 80013b8:	099b      	lsrs	r3, r3, #6
 80013ba:	3301      	adds	r3, #1
 80013bc:	687a      	ldr	r2, [r7, #4]
 80013be:	6812      	ldr	r2, [r2, #0]
 80013c0:	430b      	orrs	r3, r1
 80013c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	69db      	ldr	r3, [r3, #28]
 80013ca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80013ce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	495c      	ldr	r1, [pc, #368]	; (8001548 <HAL_I2C_Init+0x274>)
 80013d8:	428b      	cmp	r3, r1
 80013da:	d819      	bhi.n	8001410 <HAL_I2C_Init+0x13c>
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	1e59      	subs	r1, r3, #1
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80013ea:	1c59      	adds	r1, r3, #1
 80013ec:	f640 73fc 	movw	r3, #4092	; 0xffc
 80013f0:	400b      	ands	r3, r1
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d00a      	beq.n	800140c <HAL_I2C_Init+0x138>
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	1e59      	subs	r1, r3, #1
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	fbb1 f3f3 	udiv	r3, r1, r3
 8001404:	3301      	adds	r3, #1
 8001406:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800140a:	e051      	b.n	80014b0 <HAL_I2C_Init+0x1dc>
 800140c:	2304      	movs	r3, #4
 800140e:	e04f      	b.n	80014b0 <HAL_I2C_Init+0x1dc>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689b      	ldr	r3, [r3, #8]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d111      	bne.n	800143c <HAL_I2C_Init+0x168>
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	1e58      	subs	r0, r3, #1
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6859      	ldr	r1, [r3, #4]
 8001420:	460b      	mov	r3, r1
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	440b      	add	r3, r1
 8001426:	fbb0 f3f3 	udiv	r3, r0, r3
 800142a:	3301      	adds	r3, #1
 800142c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001430:	2b00      	cmp	r3, #0
 8001432:	bf0c      	ite	eq
 8001434:	2301      	moveq	r3, #1
 8001436:	2300      	movne	r3, #0
 8001438:	b2db      	uxtb	r3, r3
 800143a:	e012      	b.n	8001462 <HAL_I2C_Init+0x18e>
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	1e58      	subs	r0, r3, #1
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	6859      	ldr	r1, [r3, #4]
 8001444:	460b      	mov	r3, r1
 8001446:	009b      	lsls	r3, r3, #2
 8001448:	440b      	add	r3, r1
 800144a:	0099      	lsls	r1, r3, #2
 800144c:	440b      	add	r3, r1
 800144e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001452:	3301      	adds	r3, #1
 8001454:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001458:	2b00      	cmp	r3, #0
 800145a:	bf0c      	ite	eq
 800145c:	2301      	moveq	r3, #1
 800145e:	2300      	movne	r3, #0
 8001460:	b2db      	uxtb	r3, r3
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <HAL_I2C_Init+0x196>
 8001466:	2301      	movs	r3, #1
 8001468:	e022      	b.n	80014b0 <HAL_I2C_Init+0x1dc>
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d10e      	bne.n	8001490 <HAL_I2C_Init+0x1bc>
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	1e58      	subs	r0, r3, #1
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6859      	ldr	r1, [r3, #4]
 800147a:	460b      	mov	r3, r1
 800147c:	005b      	lsls	r3, r3, #1
 800147e:	440b      	add	r3, r1
 8001480:	fbb0 f3f3 	udiv	r3, r0, r3
 8001484:	3301      	adds	r3, #1
 8001486:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800148a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800148e:	e00f      	b.n	80014b0 <HAL_I2C_Init+0x1dc>
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	1e58      	subs	r0, r3, #1
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6859      	ldr	r1, [r3, #4]
 8001498:	460b      	mov	r3, r1
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	440b      	add	r3, r1
 800149e:	0099      	lsls	r1, r3, #2
 80014a0:	440b      	add	r3, r1
 80014a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80014a6:	3301      	adds	r3, #1
 80014a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014b0:	6879      	ldr	r1, [r7, #4]
 80014b2:	6809      	ldr	r1, [r1, #0]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	69da      	ldr	r2, [r3, #28]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6a1b      	ldr	r3, [r3, #32]
 80014ca:	431a      	orrs	r2, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	430a      	orrs	r2, r1
 80014d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80014de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	6911      	ldr	r1, [r2, #16]
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	68d2      	ldr	r2, [r2, #12]
 80014ea:	4311      	orrs	r1, r2
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	6812      	ldr	r2, [r2, #0]
 80014f0:	430b      	orrs	r3, r1
 80014f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	695a      	ldr	r2, [r3, #20]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	699b      	ldr	r3, [r3, #24]
 8001506:	431a      	orrs	r2, r3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	430a      	orrs	r2, r1
 800150e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f042 0201 	orr.w	r2, r2, #1
 800151e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2200      	movs	r2, #0
 8001524:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2220      	movs	r2, #32
 800152a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2200      	movs	r2, #0
 8001532:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2200      	movs	r2, #0
 8001538:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800153c:	2300      	movs	r3, #0
}
 800153e:	4618      	mov	r0, r3
 8001540:	3710      	adds	r7, #16
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	000186a0 	.word	0x000186a0
 800154c:	001e847f 	.word	0x001e847f
 8001550:	003d08ff 	.word	0x003d08ff
 8001554:	431bde83 	.word	0x431bde83
 8001558:	10624dd3 	.word	0x10624dd3

0800155c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b088      	sub	sp, #32
 8001560:	af02      	add	r7, sp, #8
 8001562:	60f8      	str	r0, [r7, #12]
 8001564:	607a      	str	r2, [r7, #4]
 8001566:	461a      	mov	r2, r3
 8001568:	460b      	mov	r3, r1
 800156a:	817b      	strh	r3, [r7, #10]
 800156c:	4613      	mov	r3, r2
 800156e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001570:	f7ff fc02 	bl	8000d78 <HAL_GetTick>
 8001574:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800157c:	b2db      	uxtb	r3, r3
 800157e:	2b20      	cmp	r3, #32
 8001580:	f040 80e0 	bne.w	8001744 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	9300      	str	r3, [sp, #0]
 8001588:	2319      	movs	r3, #25
 800158a:	2201      	movs	r2, #1
 800158c:	4970      	ldr	r1, [pc, #448]	; (8001750 <HAL_I2C_Master_Transmit+0x1f4>)
 800158e:	68f8      	ldr	r0, [r7, #12]
 8001590:	f000 fc92 	bl	8001eb8 <I2C_WaitOnFlagUntilTimeout>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800159a:	2302      	movs	r3, #2
 800159c:	e0d3      	b.n	8001746 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d101      	bne.n	80015ac <HAL_I2C_Master_Transmit+0x50>
 80015a8:	2302      	movs	r3, #2
 80015aa:	e0cc      	b.n	8001746 <HAL_I2C_Master_Transmit+0x1ea>
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	2201      	movs	r2, #1
 80015b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d007      	beq.n	80015d2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f042 0201 	orr.w	r2, r2, #1
 80015d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	2221      	movs	r2, #33	; 0x21
 80015e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	2210      	movs	r2, #16
 80015ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	2200      	movs	r2, #0
 80015f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	893a      	ldrh	r2, [r7, #8]
 8001602:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001608:	b29a      	uxth	r2, r3
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	4a50      	ldr	r2, [pc, #320]	; (8001754 <HAL_I2C_Master_Transmit+0x1f8>)
 8001612:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001614:	8979      	ldrh	r1, [r7, #10]
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	6a3a      	ldr	r2, [r7, #32]
 800161a:	68f8      	ldr	r0, [r7, #12]
 800161c:	f000 fafc 	bl	8001c18 <I2C_MasterRequestWrite>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001626:	2301      	movs	r3, #1
 8001628:	e08d      	b.n	8001746 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800162a:	2300      	movs	r3, #0
 800162c:	613b      	str	r3, [r7, #16]
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	695b      	ldr	r3, [r3, #20]
 8001634:	613b      	str	r3, [r7, #16]
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	699b      	ldr	r3, [r3, #24]
 800163c:	613b      	str	r3, [r7, #16]
 800163e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001640:	e066      	b.n	8001710 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001642:	697a      	ldr	r2, [r7, #20]
 8001644:	6a39      	ldr	r1, [r7, #32]
 8001646:	68f8      	ldr	r0, [r7, #12]
 8001648:	f000 fd0c 	bl	8002064 <I2C_WaitOnTXEFlagUntilTimeout>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d00d      	beq.n	800166e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001656:	2b04      	cmp	r3, #4
 8001658:	d107      	bne.n	800166a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001668:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e06b      	b.n	8001746 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001672:	781a      	ldrb	r2, [r3, #0]
 8001674:	68fb      	ldr	r3, [r7, #12]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167e:	1c5a      	adds	r2, r3, #1
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001688:	b29b      	uxth	r3, r3
 800168a:	3b01      	subs	r3, #1
 800168c:	b29a      	uxth	r2, r3
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001696:	3b01      	subs	r3, #1
 8001698:	b29a      	uxth	r2, r3
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	695b      	ldr	r3, [r3, #20]
 80016a4:	f003 0304 	and.w	r3, r3, #4
 80016a8:	2b04      	cmp	r3, #4
 80016aa:	d11b      	bne.n	80016e4 <HAL_I2C_Master_Transmit+0x188>
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d017      	beq.n	80016e4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80016b4:	68fb      	ldr	r3, [r7, #12]
 80016b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b8:	781a      	ldrb	r2, [r3, #0]
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c4:	1c5a      	adds	r2, r3, #1
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80016ce:	b29b      	uxth	r3, r3
 80016d0:	3b01      	subs	r3, #1
 80016d2:	b29a      	uxth	r2, r3
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016dc:	3b01      	subs	r3, #1
 80016de:	b29a      	uxth	r2, r3
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80016e4:	697a      	ldr	r2, [r7, #20]
 80016e6:	6a39      	ldr	r1, [r7, #32]
 80016e8:	68f8      	ldr	r0, [r7, #12]
 80016ea:	f000 fcfc 	bl	80020e6 <I2C_WaitOnBTFFlagUntilTimeout>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d00d      	beq.n	8001710 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f8:	2b04      	cmp	r3, #4
 80016fa:	d107      	bne.n	800170c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800170a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e01a      	b.n	8001746 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001714:	2b00      	cmp	r3, #0
 8001716:	d194      	bne.n	8001642 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001726:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	2220      	movs	r2, #32
 800172c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	2200      	movs	r2, #0
 8001734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	2200      	movs	r2, #0
 800173c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001740:	2300      	movs	r3, #0
 8001742:	e000      	b.n	8001746 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001744:	2302      	movs	r3, #2
  }
}
 8001746:	4618      	mov	r0, r3
 8001748:	3718      	adds	r7, #24
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	00100002 	.word	0x00100002
 8001754:	ffff0000 	.word	0xffff0000

08001758 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b08c      	sub	sp, #48	; 0x30
 800175c:	af02      	add	r7, sp, #8
 800175e:	60f8      	str	r0, [r7, #12]
 8001760:	607a      	str	r2, [r7, #4]
 8001762:	461a      	mov	r2, r3
 8001764:	460b      	mov	r3, r1
 8001766:	817b      	strh	r3, [r7, #10]
 8001768:	4613      	mov	r3, r2
 800176a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800176c:	2300      	movs	r3, #0
 800176e:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001770:	f7ff fb02 	bl	8000d78 <HAL_GetTick>
 8001774:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800177c:	b2db      	uxtb	r3, r3
 800177e:	2b20      	cmp	r3, #32
 8001780:	f040 823f 	bne.w	8001c02 <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	2319      	movs	r3, #25
 800178a:	2201      	movs	r2, #1
 800178c:	497f      	ldr	r1, [pc, #508]	; (800198c <HAL_I2C_Master_Receive+0x234>)
 800178e:	68f8      	ldr	r0, [r7, #12]
 8001790:	f000 fb92 	bl	8001eb8 <I2C_WaitOnFlagUntilTimeout>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800179a:	2302      	movs	r3, #2
 800179c:	e232      	b.n	8001c04 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d101      	bne.n	80017ac <HAL_I2C_Master_Receive+0x54>
 80017a8:	2302      	movs	r3, #2
 80017aa:	e22b      	b.n	8001c04 <HAL_I2C_Master_Receive+0x4ac>
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	2201      	movs	r2, #1
 80017b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d007      	beq.n	80017d2 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f042 0201 	orr.w	r2, r2, #1
 80017d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80017e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	2222      	movs	r2, #34	; 0x22
 80017e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	2210      	movs	r2, #16
 80017ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	2200      	movs	r2, #0
 80017f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	893a      	ldrh	r2, [r7, #8]
 8001802:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001808:	b29a      	uxth	r2, r3
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	4a5f      	ldr	r2, [pc, #380]	; (8001990 <HAL_I2C_Master_Receive+0x238>)
 8001812:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001814:	8979      	ldrh	r1, [r7, #10]
 8001816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001818:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800181a:	68f8      	ldr	r0, [r7, #12]
 800181c:	f000 fa7e 	bl	8001d1c <I2C_MasterRequestRead>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e1ec      	b.n	8001c04 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800182e:	2b00      	cmp	r3, #0
 8001830:	d113      	bne.n	800185a <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001832:	2300      	movs	r3, #0
 8001834:	61fb      	str	r3, [r7, #28]
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	695b      	ldr	r3, [r3, #20]
 800183c:	61fb      	str	r3, [r7, #28]
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	699b      	ldr	r3, [r3, #24]
 8001844:	61fb      	str	r3, [r7, #28]
 8001846:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	e1c0      	b.n	8001bdc <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800185e:	2b01      	cmp	r3, #1
 8001860:	d11e      	bne.n	80018a0 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001870:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001872:	b672      	cpsid	i
}
 8001874:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001876:	2300      	movs	r3, #0
 8001878:	61bb      	str	r3, [r7, #24]
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	695b      	ldr	r3, [r3, #20]
 8001880:	61bb      	str	r3, [r7, #24]
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	699b      	ldr	r3, [r3, #24]
 8001888:	61bb      	str	r3, [r7, #24]
 800188a:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800189a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800189c:	b662      	cpsie	i
}
 800189e:	e035      	b.n	800190c <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	d11e      	bne.n	80018e6 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80018b6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80018b8:	b672      	cpsid	i
}
 80018ba:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018bc:	2300      	movs	r3, #0
 80018be:	617b      	str	r3, [r7, #20]
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	695b      	ldr	r3, [r3, #20]
 80018c6:	617b      	str	r3, [r7, #20]
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	699b      	ldr	r3, [r3, #24]
 80018ce:	617b      	str	r3, [r7, #20]
 80018d0:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018e0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80018e2:	b662      	cpsie	i
}
 80018e4:	e012      	b.n	800190c <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80018f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018f6:	2300      	movs	r3, #0
 80018f8:	613b      	str	r3, [r7, #16]
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	695b      	ldr	r3, [r3, #20]
 8001900:	613b      	str	r3, [r7, #16]
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	699b      	ldr	r3, [r3, #24]
 8001908:	613b      	str	r3, [r7, #16]
 800190a:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 800190c:	e166      	b.n	8001bdc <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001912:	2b03      	cmp	r3, #3
 8001914:	f200 811f 	bhi.w	8001b56 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800191c:	2b01      	cmp	r3, #1
 800191e:	d123      	bne.n	8001968 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001920:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001922:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001924:	68f8      	ldr	r0, [r7, #12]
 8001926:	f000 fc1f 	bl	8002168 <I2C_WaitOnRXNEFlagUntilTimeout>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	e167      	b.n	8001c04 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	691a      	ldr	r2, [r3, #16]
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800193e:	b2d2      	uxtb	r2, r2
 8001940:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001946:	1c5a      	adds	r2, r3, #1
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001950:	3b01      	subs	r3, #1
 8001952:	b29a      	uxth	r2, r3
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800195c:	b29b      	uxth	r3, r3
 800195e:	3b01      	subs	r3, #1
 8001960:	b29a      	uxth	r2, r3
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001966:	e139      	b.n	8001bdc <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800196c:	2b02      	cmp	r3, #2
 800196e:	d152      	bne.n	8001a16 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001972:	9300      	str	r3, [sp, #0]
 8001974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001976:	2200      	movs	r2, #0
 8001978:	4906      	ldr	r1, [pc, #24]	; (8001994 <HAL_I2C_Master_Receive+0x23c>)
 800197a:	68f8      	ldr	r0, [r7, #12]
 800197c:	f000 fa9c 	bl	8001eb8 <I2C_WaitOnFlagUntilTimeout>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d008      	beq.n	8001998 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	e13c      	b.n	8001c04 <HAL_I2C_Master_Receive+0x4ac>
 800198a:	bf00      	nop
 800198c:	00100002 	.word	0x00100002
 8001990:	ffff0000 	.word	0xffff0000
 8001994:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8001998:	b672      	cpsid	i
}
 800199a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80019aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	691a      	ldr	r2, [r3, #16]
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b6:	b2d2      	uxtb	r2, r2
 80019b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019be:	1c5a      	adds	r2, r3, #1
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019c8:	3b01      	subs	r3, #1
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	3b01      	subs	r3, #1
 80019d8:	b29a      	uxth	r2, r3
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80019de:	b662      	cpsie	i
}
 80019e0:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	691a      	ldr	r2, [r3, #16]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ec:	b2d2      	uxtb	r2, r2
 80019ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f4:	1c5a      	adds	r2, r3, #1
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019fe:	3b01      	subs	r3, #1
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a0a:	b29b      	uxth	r3, r3
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	b29a      	uxth	r2, r3
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001a14:	e0e2      	b.n	8001bdc <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	497b      	ldr	r1, [pc, #492]	; (8001c0c <HAL_I2C_Master_Receive+0x4b4>)
 8001a20:	68f8      	ldr	r0, [r7, #12]
 8001a22:	f000 fa49 	bl	8001eb8 <I2C_WaitOnFlagUntilTimeout>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e0e9      	b.n	8001c04 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001a3e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001a40:	b672      	cpsid	i
}
 8001a42:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	691a      	ldr	r2, [r3, #16]
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a4e:	b2d2      	uxtb	r2, r2
 8001a50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a56:	1c5a      	adds	r2, r3, #1
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001a60:	3b01      	subs	r3, #1
 8001a62:	b29a      	uxth	r2, r3
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001a6c:	b29b      	uxth	r3, r3
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	b29a      	uxth	r2, r3
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8001a76:	4b66      	ldr	r3, [pc, #408]	; (8001c10 <HAL_I2C_Master_Receive+0x4b8>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	08db      	lsrs	r3, r3, #3
 8001a7c:	4a65      	ldr	r2, [pc, #404]	; (8001c14 <HAL_I2C_Master_Receive+0x4bc>)
 8001a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a82:	0a1a      	lsrs	r2, r3, #8
 8001a84:	4613      	mov	r3, r2
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	4413      	add	r3, r2
 8001a8a:	00da      	lsls	r2, r3, #3
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8001a90:	6a3b      	ldr	r3, [r7, #32]
 8001a92:	3b01      	subs	r3, #1
 8001a94:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8001a96:	6a3b      	ldr	r3, [r7, #32]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d118      	bne.n	8001ace <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	2220      	movs	r2, #32
 8001aa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	2200      	movs	r2, #0
 8001aae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ab6:	f043 0220 	orr.w	r2, r3, #32
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8001abe:	b662      	cpsie	i
}
 8001ac0:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8001aca:	2301      	movs	r3, #1
 8001acc:	e09a      	b.n	8001c04 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	695b      	ldr	r3, [r3, #20]
 8001ad4:	f003 0304 	and.w	r3, r3, #4
 8001ad8:	2b04      	cmp	r3, #4
 8001ada:	d1d9      	bne.n	8001a90 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001aea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	691a      	ldr	r2, [r3, #16]
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af6:	b2d2      	uxtb	r2, r2
 8001af8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001afe:	1c5a      	adds	r2, r3, #1
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b08:	3b01      	subs	r3, #1
 8001b0a:	b29a      	uxth	r2, r3
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	3b01      	subs	r3, #1
 8001b18:	b29a      	uxth	r2, r3
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001b1e:	b662      	cpsie	i
}
 8001b20:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	691a      	ldr	r2, [r3, #16]
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b2c:	b2d2      	uxtb	r2, r2
 8001b2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b34:	1c5a      	adds	r2, r3, #1
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	b29a      	uxth	r2, r3
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b4a:	b29b      	uxth	r3, r3
 8001b4c:	3b01      	subs	r3, #1
 8001b4e:	b29a      	uxth	r2, r3
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001b54:	e042      	b.n	8001bdc <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b58:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001b5a:	68f8      	ldr	r0, [r7, #12]
 8001b5c:	f000 fb04 	bl	8002168 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e04c      	b.n	8001c04 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	691a      	ldr	r2, [r3, #16]
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b74:	b2d2      	uxtb	r2, r2
 8001b76:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b7c:	1c5a      	adds	r2, r3, #1
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b86:	3b01      	subs	r3, #1
 8001b88:	b29a      	uxth	r2, r3
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	3b01      	subs	r3, #1
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	695b      	ldr	r3, [r3, #20]
 8001ba2:	f003 0304 	and.w	r3, r3, #4
 8001ba6:	2b04      	cmp	r3, #4
 8001ba8:	d118      	bne.n	8001bdc <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	691a      	ldr	r2, [r3, #16]
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb4:	b2d2      	uxtb	r2, r2
 8001bb6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bbc:	1c5a      	adds	r2, r3, #1
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bc6:	3b01      	subs	r3, #1
 8001bc8:	b29a      	uxth	r2, r3
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	3b01      	subs	r3, #1
 8001bd6:	b29a      	uxth	r2, r3
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	f47f ae94 	bne.w	800190e <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2220      	movs	r2, #32
 8001bea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	e000      	b.n	8001c04 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 8001c02:	2302      	movs	r3, #2
  }
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3728      	adds	r7, #40	; 0x28
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	00010004 	.word	0x00010004
 8001c10:	20000004 	.word	0x20000004
 8001c14:	14f8b589 	.word	0x14f8b589

08001c18 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b088      	sub	sp, #32
 8001c1c:	af02      	add	r7, sp, #8
 8001c1e:	60f8      	str	r0, [r7, #12]
 8001c20:	607a      	str	r2, [r7, #4]
 8001c22:	603b      	str	r3, [r7, #0]
 8001c24:	460b      	mov	r3, r1
 8001c26:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c2c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	2b08      	cmp	r3, #8
 8001c32:	d006      	beq.n	8001c42 <I2C_MasterRequestWrite+0x2a>
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d003      	beq.n	8001c42 <I2C_MasterRequestWrite+0x2a>
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001c40:	d108      	bne.n	8001c54 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	681a      	ldr	r2, [r3, #0]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	e00b      	b.n	8001c6c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c58:	2b12      	cmp	r3, #18
 8001c5a:	d107      	bne.n	8001c6c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	681a      	ldr	r2, [r3, #0]
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001c6a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	9300      	str	r3, [sp, #0]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2200      	movs	r2, #0
 8001c74:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001c78:	68f8      	ldr	r0, [r7, #12]
 8001c7a:	f000 f91d 	bl	8001eb8 <I2C_WaitOnFlagUntilTimeout>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d00d      	beq.n	8001ca0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c92:	d103      	bne.n	8001c9c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c9a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e035      	b.n	8001d0c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	691b      	ldr	r3, [r3, #16]
 8001ca4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001ca8:	d108      	bne.n	8001cbc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001caa:	897b      	ldrh	r3, [r7, #10]
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	461a      	mov	r2, r3
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001cb8:	611a      	str	r2, [r3, #16]
 8001cba:	e01b      	b.n	8001cf4 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001cbc:	897b      	ldrh	r3, [r7, #10]
 8001cbe:	11db      	asrs	r3, r3, #7
 8001cc0:	b2db      	uxtb	r3, r3
 8001cc2:	f003 0306 	and.w	r3, r3, #6
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	f063 030f 	orn	r3, r3, #15
 8001ccc:	b2da      	uxtb	r2, r3
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	687a      	ldr	r2, [r7, #4]
 8001cd8:	490e      	ldr	r1, [pc, #56]	; (8001d14 <I2C_MasterRequestWrite+0xfc>)
 8001cda:	68f8      	ldr	r0, [r7, #12]
 8001cdc:	f000 f943 	bl	8001f66 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e010      	b.n	8001d0c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001cea:	897b      	ldrh	r3, [r7, #10]
 8001cec:	b2da      	uxtb	r2, r3
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	4907      	ldr	r1, [pc, #28]	; (8001d18 <I2C_MasterRequestWrite+0x100>)
 8001cfa:	68f8      	ldr	r0, [r7, #12]
 8001cfc:	f000 f933 	bl	8001f66 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e000      	b.n	8001d0c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001d0a:	2300      	movs	r3, #0
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3718      	adds	r7, #24
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	00010008 	.word	0x00010008
 8001d18:	00010002 	.word	0x00010002

08001d1c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b088      	sub	sp, #32
 8001d20:	af02      	add	r7, sp, #8
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	607a      	str	r2, [r7, #4]
 8001d26:	603b      	str	r3, [r7, #0]
 8001d28:	460b      	mov	r3, r1
 8001d2a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d30:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001d40:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001d42:	697b      	ldr	r3, [r7, #20]
 8001d44:	2b08      	cmp	r3, #8
 8001d46:	d006      	beq.n	8001d56 <I2C_MasterRequestRead+0x3a>
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d003      	beq.n	8001d56 <I2C_MasterRequestRead+0x3a>
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001d54:	d108      	bne.n	8001d68 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	e00b      	b.n	8001d80 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6c:	2b11      	cmp	r3, #17
 8001d6e:	d107      	bne.n	8001d80 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681a      	ldr	r2, [r3, #0]
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d7e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	2200      	movs	r2, #0
 8001d88:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001d8c:	68f8      	ldr	r0, [r7, #12]
 8001d8e:	f000 f893 	bl	8001eb8 <I2C_WaitOnFlagUntilTimeout>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d00d      	beq.n	8001db4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001da2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001da6:	d103      	bne.n	8001db0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001dae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001db0:	2303      	movs	r3, #3
 8001db2:	e079      	b.n	8001ea8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	691b      	ldr	r3, [r3, #16]
 8001db8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001dbc:	d108      	bne.n	8001dd0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001dbe:	897b      	ldrh	r3, [r7, #10]
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	f043 0301 	orr.w	r3, r3, #1
 8001dc6:	b2da      	uxtb	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	611a      	str	r2, [r3, #16]
 8001dce:	e05f      	b.n	8001e90 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001dd0:	897b      	ldrh	r3, [r7, #10]
 8001dd2:	11db      	asrs	r3, r3, #7
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	f003 0306 	and.w	r3, r3, #6
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	f063 030f 	orn	r3, r3, #15
 8001de0:	b2da      	uxtb	r2, r3
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	4930      	ldr	r1, [pc, #192]	; (8001eb0 <I2C_MasterRequestRead+0x194>)
 8001dee:	68f8      	ldr	r0, [r7, #12]
 8001df0:	f000 f8b9 	bl	8001f66 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e054      	b.n	8001ea8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001dfe:	897b      	ldrh	r3, [r7, #10]
 8001e00:	b2da      	uxtb	r2, r3
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	4929      	ldr	r1, [pc, #164]	; (8001eb4 <I2C_MasterRequestRead+0x198>)
 8001e0e:	68f8      	ldr	r0, [r7, #12]
 8001e10:	f000 f8a9 	bl	8001f66 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	e044      	b.n	8001ea8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e1e:	2300      	movs	r3, #0
 8001e20:	613b      	str	r3, [r7, #16]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	695b      	ldr	r3, [r3, #20]
 8001e28:	613b      	str	r3, [r7, #16]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	613b      	str	r3, [r7, #16]
 8001e32:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e42:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	9300      	str	r3, [sp, #0]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001e50:	68f8      	ldr	r0, [r7, #12]
 8001e52:	f000 f831 	bl	8001eb8 <I2C_WaitOnFlagUntilTimeout>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d00d      	beq.n	8001e78 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e6a:	d103      	bne.n	8001e74 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e72:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e017      	b.n	8001ea8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001e78:	897b      	ldrh	r3, [r7, #10]
 8001e7a:	11db      	asrs	r3, r3, #7
 8001e7c:	b2db      	uxtb	r3, r3
 8001e7e:	f003 0306 	and.w	r3, r3, #6
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	f063 030e 	orn	r3, r3, #14
 8001e88:	b2da      	uxtb	r2, r3
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	4907      	ldr	r1, [pc, #28]	; (8001eb4 <I2C_MasterRequestRead+0x198>)
 8001e96:	68f8      	ldr	r0, [r7, #12]
 8001e98:	f000 f865 	bl	8001f66 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e000      	b.n	8001ea8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3718      	adds	r7, #24
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	00010008 	.word	0x00010008
 8001eb4:	00010002 	.word	0x00010002

08001eb8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	60f8      	str	r0, [r7, #12]
 8001ec0:	60b9      	str	r1, [r7, #8]
 8001ec2:	603b      	str	r3, [r7, #0]
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ec8:	e025      	b.n	8001f16 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ed0:	d021      	beq.n	8001f16 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ed2:	f7fe ff51 	bl	8000d78 <HAL_GetTick>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	683a      	ldr	r2, [r7, #0]
 8001ede:	429a      	cmp	r2, r3
 8001ee0:	d302      	bcc.n	8001ee8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d116      	bne.n	8001f16 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2200      	movs	r2, #0
 8001eec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2220      	movs	r2, #32
 8001ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f02:	f043 0220 	orr.w	r2, r3, #32
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e023      	b.n	8001f5e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	0c1b      	lsrs	r3, r3, #16
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d10d      	bne.n	8001f3c <I2C_WaitOnFlagUntilTimeout+0x84>
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	695b      	ldr	r3, [r3, #20]
 8001f26:	43da      	mvns	r2, r3
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	bf0c      	ite	eq
 8001f32:	2301      	moveq	r3, #1
 8001f34:	2300      	movne	r3, #0
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	461a      	mov	r2, r3
 8001f3a:	e00c      	b.n	8001f56 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	699b      	ldr	r3, [r3, #24]
 8001f42:	43da      	mvns	r2, r3
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	4013      	ands	r3, r2
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	bf0c      	ite	eq
 8001f4e:	2301      	moveq	r3, #1
 8001f50:	2300      	movne	r3, #0
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	461a      	mov	r2, r3
 8001f56:	79fb      	ldrb	r3, [r7, #7]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	d0b6      	beq.n	8001eca <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}

08001f66 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001f66:	b580      	push	{r7, lr}
 8001f68:	b084      	sub	sp, #16
 8001f6a:	af00      	add	r7, sp, #0
 8001f6c:	60f8      	str	r0, [r7, #12]
 8001f6e:	60b9      	str	r1, [r7, #8]
 8001f70:	607a      	str	r2, [r7, #4]
 8001f72:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001f74:	e051      	b.n	800201a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	695b      	ldr	r3, [r3, #20]
 8001f7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f84:	d123      	bne.n	8001fce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f94:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001f9e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2220      	movs	r2, #32
 8001faa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fba:	f043 0204 	orr.w	r2, r3, #4
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e046      	b.n	800205c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001fd4:	d021      	beq.n	800201a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fd6:	f7fe fecf 	bl	8000d78 <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	429a      	cmp	r2, r3
 8001fe4:	d302      	bcc.n	8001fec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d116      	bne.n	800201a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2220      	movs	r2, #32
 8001ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002006:	f043 0220 	orr.w	r2, r3, #32
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2200      	movs	r2, #0
 8002012:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e020      	b.n	800205c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	0c1b      	lsrs	r3, r3, #16
 800201e:	b2db      	uxtb	r3, r3
 8002020:	2b01      	cmp	r3, #1
 8002022:	d10c      	bne.n	800203e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	695b      	ldr	r3, [r3, #20]
 800202a:	43da      	mvns	r2, r3
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	4013      	ands	r3, r2
 8002030:	b29b      	uxth	r3, r3
 8002032:	2b00      	cmp	r3, #0
 8002034:	bf14      	ite	ne
 8002036:	2301      	movne	r3, #1
 8002038:	2300      	moveq	r3, #0
 800203a:	b2db      	uxtb	r3, r3
 800203c:	e00b      	b.n	8002056 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	699b      	ldr	r3, [r3, #24]
 8002044:	43da      	mvns	r2, r3
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	4013      	ands	r3, r2
 800204a:	b29b      	uxth	r3, r3
 800204c:	2b00      	cmp	r3, #0
 800204e:	bf14      	ite	ne
 8002050:	2301      	movne	r3, #1
 8002052:	2300      	moveq	r3, #0
 8002054:	b2db      	uxtb	r3, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d18d      	bne.n	8001f76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800205a:	2300      	movs	r3, #0
}
 800205c:	4618      	mov	r0, r3
 800205e:	3710      	adds	r7, #16
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}

08002064 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002070:	e02d      	b.n	80020ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002072:	68f8      	ldr	r0, [r7, #12]
 8002074:	f000 f8ce 	bl	8002214 <I2C_IsAcknowledgeFailed>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e02d      	b.n	80020de <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002088:	d021      	beq.n	80020ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800208a:	f7fe fe75 	bl	8000d78 <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	68ba      	ldr	r2, [r7, #8]
 8002096:	429a      	cmp	r2, r3
 8002098:	d302      	bcc.n	80020a0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	2b00      	cmp	r3, #0
 800209e:	d116      	bne.n	80020ce <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	2200      	movs	r2, #0
 80020a4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	2220      	movs	r2, #32
 80020aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2200      	movs	r2, #0
 80020b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ba:	f043 0220 	orr.w	r2, r3, #32
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80020ca:	2301      	movs	r3, #1
 80020cc:	e007      	b.n	80020de <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	695b      	ldr	r3, [r3, #20]
 80020d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020d8:	2b80      	cmp	r3, #128	; 0x80
 80020da:	d1ca      	bne.n	8002072 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3710      	adds	r7, #16
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}

080020e6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80020e6:	b580      	push	{r7, lr}
 80020e8:	b084      	sub	sp, #16
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	60f8      	str	r0, [r7, #12]
 80020ee:	60b9      	str	r1, [r7, #8]
 80020f0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80020f2:	e02d      	b.n	8002150 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80020f4:	68f8      	ldr	r0, [r7, #12]
 80020f6:	f000 f88d 	bl	8002214 <I2C_IsAcknowledgeFailed>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	e02d      	b.n	8002160 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800210a:	d021      	beq.n	8002150 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800210c:	f7fe fe34 	bl	8000d78 <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	68ba      	ldr	r2, [r7, #8]
 8002118:	429a      	cmp	r2, r3
 800211a:	d302      	bcc.n	8002122 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d116      	bne.n	8002150 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	2200      	movs	r2, #0
 8002126:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	2220      	movs	r2, #32
 800212c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213c:	f043 0220 	orr.w	r2, r3, #32
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2200      	movs	r2, #0
 8002148:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e007      	b.n	8002160 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	695b      	ldr	r3, [r3, #20]
 8002156:	f003 0304 	and.w	r3, r3, #4
 800215a:	2b04      	cmp	r3, #4
 800215c:	d1ca      	bne.n	80020f4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}

08002168 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	60f8      	str	r0, [r7, #12]
 8002170:	60b9      	str	r1, [r7, #8]
 8002172:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002174:	e042      	b.n	80021fc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	695b      	ldr	r3, [r3, #20]
 800217c:	f003 0310 	and.w	r3, r3, #16
 8002180:	2b10      	cmp	r3, #16
 8002182:	d119      	bne.n	80021b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f06f 0210 	mvn.w	r2, #16
 800218c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	2200      	movs	r2, #0
 8002192:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2220      	movs	r2, #32
 8002198:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2200      	movs	r2, #0
 80021b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e029      	b.n	800220c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021b8:	f7fe fdde 	bl	8000d78 <HAL_GetTick>
 80021bc:	4602      	mov	r2, r0
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	68ba      	ldr	r2, [r7, #8]
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d302      	bcc.n	80021ce <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d116      	bne.n	80021fc <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2200      	movs	r2, #0
 80021d2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2220      	movs	r2, #32
 80021d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e8:	f043 0220 	orr.w	r2, r3, #32
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80021f8:	2301      	movs	r3, #1
 80021fa:	e007      	b.n	800220c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	695b      	ldr	r3, [r3, #20]
 8002202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002206:	2b40      	cmp	r3, #64	; 0x40
 8002208:	d1b5      	bne.n	8002176 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800220a:	2300      	movs	r3, #0
}
 800220c:	4618      	mov	r0, r3
 800220e:	3710      	adds	r7, #16
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	695b      	ldr	r3, [r3, #20]
 8002222:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002226:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800222a:	d11b      	bne.n	8002264 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002234:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	2200      	movs	r2, #0
 800223a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2220      	movs	r2, #32
 8002240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002250:	f043 0204 	orr.w	r2, r3, #4
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2200      	movs	r2, #0
 800225c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e000      	b.n	8002266 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002264:	2300      	movs	r3, #0
}
 8002266:	4618      	mov	r0, r3
 8002268:	370c      	adds	r7, #12
 800226a:	46bd      	mov	sp, r7
 800226c:	bc80      	pop	{r7}
 800226e:	4770      	bx	lr

08002270 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d101      	bne.n	8002282 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e272      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f003 0301 	and.w	r3, r3, #1
 800228a:	2b00      	cmp	r3, #0
 800228c:	f000 8087 	beq.w	800239e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002290:	4b92      	ldr	r3, [pc, #584]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f003 030c 	and.w	r3, r3, #12
 8002298:	2b04      	cmp	r3, #4
 800229a:	d00c      	beq.n	80022b6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800229c:	4b8f      	ldr	r3, [pc, #572]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f003 030c 	and.w	r3, r3, #12
 80022a4:	2b08      	cmp	r3, #8
 80022a6:	d112      	bne.n	80022ce <HAL_RCC_OscConfig+0x5e>
 80022a8:	4b8c      	ldr	r3, [pc, #560]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022b4:	d10b      	bne.n	80022ce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022b6:	4b89      	ldr	r3, [pc, #548]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d06c      	beq.n	800239c <HAL_RCC_OscConfig+0x12c>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d168      	bne.n	800239c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e24c      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022d6:	d106      	bne.n	80022e6 <HAL_RCC_OscConfig+0x76>
 80022d8:	4b80      	ldr	r3, [pc, #512]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a7f      	ldr	r2, [pc, #508]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80022de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022e2:	6013      	str	r3, [r2, #0]
 80022e4:	e02e      	b.n	8002344 <HAL_RCC_OscConfig+0xd4>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d10c      	bne.n	8002308 <HAL_RCC_OscConfig+0x98>
 80022ee:	4b7b      	ldr	r3, [pc, #492]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a7a      	ldr	r2, [pc, #488]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80022f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022f8:	6013      	str	r3, [r2, #0]
 80022fa:	4b78      	ldr	r3, [pc, #480]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a77      	ldr	r2, [pc, #476]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002300:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002304:	6013      	str	r3, [r2, #0]
 8002306:	e01d      	b.n	8002344 <HAL_RCC_OscConfig+0xd4>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002310:	d10c      	bne.n	800232c <HAL_RCC_OscConfig+0xbc>
 8002312:	4b72      	ldr	r3, [pc, #456]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a71      	ldr	r2, [pc, #452]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002318:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800231c:	6013      	str	r3, [r2, #0]
 800231e:	4b6f      	ldr	r3, [pc, #444]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a6e      	ldr	r2, [pc, #440]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002324:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002328:	6013      	str	r3, [r2, #0]
 800232a:	e00b      	b.n	8002344 <HAL_RCC_OscConfig+0xd4>
 800232c:	4b6b      	ldr	r3, [pc, #428]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a6a      	ldr	r2, [pc, #424]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002332:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002336:	6013      	str	r3, [r2, #0]
 8002338:	4b68      	ldr	r3, [pc, #416]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a67      	ldr	r2, [pc, #412]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 800233e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002342:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d013      	beq.n	8002374 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800234c:	f7fe fd14 	bl	8000d78 <HAL_GetTick>
 8002350:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002352:	e008      	b.n	8002366 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002354:	f7fe fd10 	bl	8000d78 <HAL_GetTick>
 8002358:	4602      	mov	r2, r0
 800235a:	693b      	ldr	r3, [r7, #16]
 800235c:	1ad3      	subs	r3, r2, r3
 800235e:	2b64      	cmp	r3, #100	; 0x64
 8002360:	d901      	bls.n	8002366 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002362:	2303      	movs	r3, #3
 8002364:	e200      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002366:	4b5d      	ldr	r3, [pc, #372]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800236e:	2b00      	cmp	r3, #0
 8002370:	d0f0      	beq.n	8002354 <HAL_RCC_OscConfig+0xe4>
 8002372:	e014      	b.n	800239e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002374:	f7fe fd00 	bl	8000d78 <HAL_GetTick>
 8002378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800237c:	f7fe fcfc 	bl	8000d78 <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b64      	cmp	r3, #100	; 0x64
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e1ec      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800238e:	4b53      	ldr	r3, [pc, #332]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d1f0      	bne.n	800237c <HAL_RCC_OscConfig+0x10c>
 800239a:	e000      	b.n	800239e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800239c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0302 	and.w	r3, r3, #2
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d063      	beq.n	8002472 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80023aa:	4b4c      	ldr	r3, [pc, #304]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	f003 030c 	and.w	r3, r3, #12
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d00b      	beq.n	80023ce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80023b6:	4b49      	ldr	r3, [pc, #292]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f003 030c 	and.w	r3, r3, #12
 80023be:	2b08      	cmp	r3, #8
 80023c0:	d11c      	bne.n	80023fc <HAL_RCC_OscConfig+0x18c>
 80023c2:	4b46      	ldr	r3, [pc, #280]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d116      	bne.n	80023fc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ce:	4b43      	ldr	r3, [pc, #268]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d005      	beq.n	80023e6 <HAL_RCC_OscConfig+0x176>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	691b      	ldr	r3, [r3, #16]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d001      	beq.n	80023e6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e1c0      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023e6:	4b3d      	ldr	r3, [pc, #244]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	695b      	ldr	r3, [r3, #20]
 80023f2:	00db      	lsls	r3, r3, #3
 80023f4:	4939      	ldr	r1, [pc, #228]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80023f6:	4313      	orrs	r3, r2
 80023f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023fa:	e03a      	b.n	8002472 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	691b      	ldr	r3, [r3, #16]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d020      	beq.n	8002446 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002404:	4b36      	ldr	r3, [pc, #216]	; (80024e0 <HAL_RCC_OscConfig+0x270>)
 8002406:	2201      	movs	r2, #1
 8002408:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800240a:	f7fe fcb5 	bl	8000d78 <HAL_GetTick>
 800240e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002410:	e008      	b.n	8002424 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002412:	f7fe fcb1 	bl	8000d78 <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	2b02      	cmp	r3, #2
 800241e:	d901      	bls.n	8002424 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002420:	2303      	movs	r3, #3
 8002422:	e1a1      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002424:	4b2d      	ldr	r3, [pc, #180]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f003 0302 	and.w	r3, r3, #2
 800242c:	2b00      	cmp	r3, #0
 800242e:	d0f0      	beq.n	8002412 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002430:	4b2a      	ldr	r3, [pc, #168]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	695b      	ldr	r3, [r3, #20]
 800243c:	00db      	lsls	r3, r3, #3
 800243e:	4927      	ldr	r1, [pc, #156]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002440:	4313      	orrs	r3, r2
 8002442:	600b      	str	r3, [r1, #0]
 8002444:	e015      	b.n	8002472 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002446:	4b26      	ldr	r3, [pc, #152]	; (80024e0 <HAL_RCC_OscConfig+0x270>)
 8002448:	2200      	movs	r2, #0
 800244a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800244c:	f7fe fc94 	bl	8000d78 <HAL_GetTick>
 8002450:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002452:	e008      	b.n	8002466 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002454:	f7fe fc90 	bl	8000d78 <HAL_GetTick>
 8002458:	4602      	mov	r2, r0
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	1ad3      	subs	r3, r2, r3
 800245e:	2b02      	cmp	r3, #2
 8002460:	d901      	bls.n	8002466 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e180      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002466:	4b1d      	ldr	r3, [pc, #116]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1f0      	bne.n	8002454 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0308 	and.w	r3, r3, #8
 800247a:	2b00      	cmp	r3, #0
 800247c:	d03a      	beq.n	80024f4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	699b      	ldr	r3, [r3, #24]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d019      	beq.n	80024ba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002486:	4b17      	ldr	r3, [pc, #92]	; (80024e4 <HAL_RCC_OscConfig+0x274>)
 8002488:	2201      	movs	r2, #1
 800248a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800248c:	f7fe fc74 	bl	8000d78 <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002494:	f7fe fc70 	bl	8000d78 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e160      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80024a6:	4b0d      	ldr	r3, [pc, #52]	; (80024dc <HAL_RCC_OscConfig+0x26c>)
 80024a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d0f0      	beq.n	8002494 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80024b2:	2001      	movs	r0, #1
 80024b4:	f000 fac4 	bl	8002a40 <RCC_Delay>
 80024b8:	e01c      	b.n	80024f4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024ba:	4b0a      	ldr	r3, [pc, #40]	; (80024e4 <HAL_RCC_OscConfig+0x274>)
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024c0:	f7fe fc5a 	bl	8000d78 <HAL_GetTick>
 80024c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024c6:	e00f      	b.n	80024e8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024c8:	f7fe fc56 	bl	8000d78 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	2b02      	cmp	r3, #2
 80024d4:	d908      	bls.n	80024e8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e146      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
 80024da:	bf00      	nop
 80024dc:	40021000 	.word	0x40021000
 80024e0:	42420000 	.word	0x42420000
 80024e4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024e8:	4b92      	ldr	r3, [pc, #584]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 80024ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d1e9      	bne.n	80024c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0304 	and.w	r3, r3, #4
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	f000 80a6 	beq.w	800264e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002502:	2300      	movs	r3, #0
 8002504:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002506:	4b8b      	ldr	r3, [pc, #556]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 8002508:	69db      	ldr	r3, [r3, #28]
 800250a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d10d      	bne.n	800252e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002512:	4b88      	ldr	r3, [pc, #544]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 8002514:	69db      	ldr	r3, [r3, #28]
 8002516:	4a87      	ldr	r2, [pc, #540]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 8002518:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800251c:	61d3      	str	r3, [r2, #28]
 800251e:	4b85      	ldr	r3, [pc, #532]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 8002520:	69db      	ldr	r3, [r3, #28]
 8002522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002526:	60bb      	str	r3, [r7, #8]
 8002528:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800252a:	2301      	movs	r3, #1
 800252c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800252e:	4b82      	ldr	r3, [pc, #520]	; (8002738 <HAL_RCC_OscConfig+0x4c8>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002536:	2b00      	cmp	r3, #0
 8002538:	d118      	bne.n	800256c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800253a:	4b7f      	ldr	r3, [pc, #508]	; (8002738 <HAL_RCC_OscConfig+0x4c8>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a7e      	ldr	r2, [pc, #504]	; (8002738 <HAL_RCC_OscConfig+0x4c8>)
 8002540:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002544:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002546:	f7fe fc17 	bl	8000d78 <HAL_GetTick>
 800254a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800254c:	e008      	b.n	8002560 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800254e:	f7fe fc13 	bl	8000d78 <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	693b      	ldr	r3, [r7, #16]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	2b64      	cmp	r3, #100	; 0x64
 800255a:	d901      	bls.n	8002560 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800255c:	2303      	movs	r3, #3
 800255e:	e103      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002560:	4b75      	ldr	r3, [pc, #468]	; (8002738 <HAL_RCC_OscConfig+0x4c8>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002568:	2b00      	cmp	r3, #0
 800256a:	d0f0      	beq.n	800254e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	2b01      	cmp	r3, #1
 8002572:	d106      	bne.n	8002582 <HAL_RCC_OscConfig+0x312>
 8002574:	4b6f      	ldr	r3, [pc, #444]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 8002576:	6a1b      	ldr	r3, [r3, #32]
 8002578:	4a6e      	ldr	r2, [pc, #440]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 800257a:	f043 0301 	orr.w	r3, r3, #1
 800257e:	6213      	str	r3, [r2, #32]
 8002580:	e02d      	b.n	80025de <HAL_RCC_OscConfig+0x36e>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	68db      	ldr	r3, [r3, #12]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d10c      	bne.n	80025a4 <HAL_RCC_OscConfig+0x334>
 800258a:	4b6a      	ldr	r3, [pc, #424]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 800258c:	6a1b      	ldr	r3, [r3, #32]
 800258e:	4a69      	ldr	r2, [pc, #420]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 8002590:	f023 0301 	bic.w	r3, r3, #1
 8002594:	6213      	str	r3, [r2, #32]
 8002596:	4b67      	ldr	r3, [pc, #412]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 8002598:	6a1b      	ldr	r3, [r3, #32]
 800259a:	4a66      	ldr	r2, [pc, #408]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 800259c:	f023 0304 	bic.w	r3, r3, #4
 80025a0:	6213      	str	r3, [r2, #32]
 80025a2:	e01c      	b.n	80025de <HAL_RCC_OscConfig+0x36e>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	2b05      	cmp	r3, #5
 80025aa:	d10c      	bne.n	80025c6 <HAL_RCC_OscConfig+0x356>
 80025ac:	4b61      	ldr	r3, [pc, #388]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 80025ae:	6a1b      	ldr	r3, [r3, #32]
 80025b0:	4a60      	ldr	r2, [pc, #384]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 80025b2:	f043 0304 	orr.w	r3, r3, #4
 80025b6:	6213      	str	r3, [r2, #32]
 80025b8:	4b5e      	ldr	r3, [pc, #376]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 80025ba:	6a1b      	ldr	r3, [r3, #32]
 80025bc:	4a5d      	ldr	r2, [pc, #372]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 80025be:	f043 0301 	orr.w	r3, r3, #1
 80025c2:	6213      	str	r3, [r2, #32]
 80025c4:	e00b      	b.n	80025de <HAL_RCC_OscConfig+0x36e>
 80025c6:	4b5b      	ldr	r3, [pc, #364]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 80025c8:	6a1b      	ldr	r3, [r3, #32]
 80025ca:	4a5a      	ldr	r2, [pc, #360]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 80025cc:	f023 0301 	bic.w	r3, r3, #1
 80025d0:	6213      	str	r3, [r2, #32]
 80025d2:	4b58      	ldr	r3, [pc, #352]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 80025d4:	6a1b      	ldr	r3, [r3, #32]
 80025d6:	4a57      	ldr	r2, [pc, #348]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 80025d8:	f023 0304 	bic.w	r3, r3, #4
 80025dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d015      	beq.n	8002612 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025e6:	f7fe fbc7 	bl	8000d78 <HAL_GetTick>
 80025ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80025ec:	e00a      	b.n	8002604 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025ee:	f7fe fbc3 	bl	8000d78 <HAL_GetTick>
 80025f2:	4602      	mov	r2, r0
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d901      	bls.n	8002604 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e0b1      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002604:	4b4b      	ldr	r3, [pc, #300]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 8002606:	6a1b      	ldr	r3, [r3, #32]
 8002608:	f003 0302 	and.w	r3, r3, #2
 800260c:	2b00      	cmp	r3, #0
 800260e:	d0ee      	beq.n	80025ee <HAL_RCC_OscConfig+0x37e>
 8002610:	e014      	b.n	800263c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002612:	f7fe fbb1 	bl	8000d78 <HAL_GetTick>
 8002616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002618:	e00a      	b.n	8002630 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800261a:	f7fe fbad 	bl	8000d78 <HAL_GetTick>
 800261e:	4602      	mov	r2, r0
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	f241 3288 	movw	r2, #5000	; 0x1388
 8002628:	4293      	cmp	r3, r2
 800262a:	d901      	bls.n	8002630 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800262c:	2303      	movs	r3, #3
 800262e:	e09b      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002630:	4b40      	ldr	r3, [pc, #256]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 8002632:	6a1b      	ldr	r3, [r3, #32]
 8002634:	f003 0302 	and.w	r3, r3, #2
 8002638:	2b00      	cmp	r3, #0
 800263a:	d1ee      	bne.n	800261a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800263c:	7dfb      	ldrb	r3, [r7, #23]
 800263e:	2b01      	cmp	r3, #1
 8002640:	d105      	bne.n	800264e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002642:	4b3c      	ldr	r3, [pc, #240]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 8002644:	69db      	ldr	r3, [r3, #28]
 8002646:	4a3b      	ldr	r2, [pc, #236]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 8002648:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800264c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	69db      	ldr	r3, [r3, #28]
 8002652:	2b00      	cmp	r3, #0
 8002654:	f000 8087 	beq.w	8002766 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002658:	4b36      	ldr	r3, [pc, #216]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	f003 030c 	and.w	r3, r3, #12
 8002660:	2b08      	cmp	r3, #8
 8002662:	d061      	beq.n	8002728 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	69db      	ldr	r3, [r3, #28]
 8002668:	2b02      	cmp	r3, #2
 800266a:	d146      	bne.n	80026fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800266c:	4b33      	ldr	r3, [pc, #204]	; (800273c <HAL_RCC_OscConfig+0x4cc>)
 800266e:	2200      	movs	r2, #0
 8002670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002672:	f7fe fb81 	bl	8000d78 <HAL_GetTick>
 8002676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002678:	e008      	b.n	800268c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800267a:	f7fe fb7d 	bl	8000d78 <HAL_GetTick>
 800267e:	4602      	mov	r2, r0
 8002680:	693b      	ldr	r3, [r7, #16]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	2b02      	cmp	r3, #2
 8002686:	d901      	bls.n	800268c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e06d      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800268c:	4b29      	ldr	r3, [pc, #164]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002694:	2b00      	cmp	r3, #0
 8002696:	d1f0      	bne.n	800267a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026a0:	d108      	bne.n	80026b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80026a2:	4b24      	ldr	r3, [pc, #144]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	4921      	ldr	r1, [pc, #132]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 80026b0:	4313      	orrs	r3, r2
 80026b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026b4:	4b1f      	ldr	r3, [pc, #124]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a19      	ldr	r1, [r3, #32]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c4:	430b      	orrs	r3, r1
 80026c6:	491b      	ldr	r1, [pc, #108]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 80026c8:	4313      	orrs	r3, r2
 80026ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026cc:	4b1b      	ldr	r3, [pc, #108]	; (800273c <HAL_RCC_OscConfig+0x4cc>)
 80026ce:	2201      	movs	r2, #1
 80026d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026d2:	f7fe fb51 	bl	8000d78 <HAL_GetTick>
 80026d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026d8:	e008      	b.n	80026ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026da:	f7fe fb4d 	bl	8000d78 <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d901      	bls.n	80026ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e03d      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026ec:	4b11      	ldr	r3, [pc, #68]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d0f0      	beq.n	80026da <HAL_RCC_OscConfig+0x46a>
 80026f8:	e035      	b.n	8002766 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026fa:	4b10      	ldr	r3, [pc, #64]	; (800273c <HAL_RCC_OscConfig+0x4cc>)
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002700:	f7fe fb3a 	bl	8000d78 <HAL_GetTick>
 8002704:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002706:	e008      	b.n	800271a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002708:	f7fe fb36 	bl	8000d78 <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	2b02      	cmp	r3, #2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e026      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800271a:	4b06      	ldr	r3, [pc, #24]	; (8002734 <HAL_RCC_OscConfig+0x4c4>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1f0      	bne.n	8002708 <HAL_RCC_OscConfig+0x498>
 8002726:	e01e      	b.n	8002766 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	69db      	ldr	r3, [r3, #28]
 800272c:	2b01      	cmp	r3, #1
 800272e:	d107      	bne.n	8002740 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e019      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
 8002734:	40021000 	.word	0x40021000
 8002738:	40007000 	.word	0x40007000
 800273c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002740:	4b0b      	ldr	r3, [pc, #44]	; (8002770 <HAL_RCC_OscConfig+0x500>)
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a1b      	ldr	r3, [r3, #32]
 8002750:	429a      	cmp	r2, r3
 8002752:	d106      	bne.n	8002762 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800275e:	429a      	cmp	r2, r3
 8002760:	d001      	beq.n	8002766 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002762:	2301      	movs	r3, #1
 8002764:	e000      	b.n	8002768 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002766:	2300      	movs	r3, #0
}
 8002768:	4618      	mov	r0, r3
 800276a:	3718      	adds	r7, #24
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	40021000 	.word	0x40021000

08002774 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d101      	bne.n	8002788 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e0d0      	b.n	800292a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002788:	4b6a      	ldr	r3, [pc, #424]	; (8002934 <HAL_RCC_ClockConfig+0x1c0>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f003 0307 	and.w	r3, r3, #7
 8002790:	683a      	ldr	r2, [r7, #0]
 8002792:	429a      	cmp	r2, r3
 8002794:	d910      	bls.n	80027b8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002796:	4b67      	ldr	r3, [pc, #412]	; (8002934 <HAL_RCC_ClockConfig+0x1c0>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f023 0207 	bic.w	r2, r3, #7
 800279e:	4965      	ldr	r1, [pc, #404]	; (8002934 <HAL_RCC_ClockConfig+0x1c0>)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027a6:	4b63      	ldr	r3, [pc, #396]	; (8002934 <HAL_RCC_ClockConfig+0x1c0>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0307 	and.w	r3, r3, #7
 80027ae:	683a      	ldr	r2, [r7, #0]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	d001      	beq.n	80027b8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80027b4:	2301      	movs	r3, #1
 80027b6:	e0b8      	b.n	800292a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0302 	and.w	r3, r3, #2
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d020      	beq.n	8002806 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0304 	and.w	r3, r3, #4
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d005      	beq.n	80027dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027d0:	4b59      	ldr	r3, [pc, #356]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	4a58      	ldr	r2, [pc, #352]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 80027d6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80027da:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f003 0308 	and.w	r3, r3, #8
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d005      	beq.n	80027f4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027e8:	4b53      	ldr	r3, [pc, #332]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	4a52      	ldr	r2, [pc, #328]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 80027ee:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80027f2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027f4:	4b50      	ldr	r3, [pc, #320]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	494d      	ldr	r1, [pc, #308]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 8002802:	4313      	orrs	r3, r2
 8002804:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0301 	and.w	r3, r3, #1
 800280e:	2b00      	cmp	r3, #0
 8002810:	d040      	beq.n	8002894 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d107      	bne.n	800282a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800281a:	4b47      	ldr	r3, [pc, #284]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d115      	bne.n	8002852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e07f      	b.n	800292a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	2b02      	cmp	r3, #2
 8002830:	d107      	bne.n	8002842 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002832:	4b41      	ldr	r3, [pc, #260]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800283a:	2b00      	cmp	r3, #0
 800283c:	d109      	bne.n	8002852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e073      	b.n	800292a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002842:	4b3d      	ldr	r3, [pc, #244]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 0302 	and.w	r3, r3, #2
 800284a:	2b00      	cmp	r3, #0
 800284c:	d101      	bne.n	8002852 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e06b      	b.n	800292a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002852:	4b39      	ldr	r3, [pc, #228]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f023 0203 	bic.w	r2, r3, #3
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	4936      	ldr	r1, [pc, #216]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 8002860:	4313      	orrs	r3, r2
 8002862:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002864:	f7fe fa88 	bl	8000d78 <HAL_GetTick>
 8002868:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800286a:	e00a      	b.n	8002882 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800286c:	f7fe fa84 	bl	8000d78 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	f241 3288 	movw	r2, #5000	; 0x1388
 800287a:	4293      	cmp	r3, r2
 800287c:	d901      	bls.n	8002882 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e053      	b.n	800292a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002882:	4b2d      	ldr	r3, [pc, #180]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f003 020c 	and.w	r2, r3, #12
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	009b      	lsls	r3, r3, #2
 8002890:	429a      	cmp	r2, r3
 8002892:	d1eb      	bne.n	800286c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002894:	4b27      	ldr	r3, [pc, #156]	; (8002934 <HAL_RCC_ClockConfig+0x1c0>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0307 	and.w	r3, r3, #7
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	429a      	cmp	r2, r3
 80028a0:	d210      	bcs.n	80028c4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028a2:	4b24      	ldr	r3, [pc, #144]	; (8002934 <HAL_RCC_ClockConfig+0x1c0>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f023 0207 	bic.w	r2, r3, #7
 80028aa:	4922      	ldr	r1, [pc, #136]	; (8002934 <HAL_RCC_ClockConfig+0x1c0>)
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028b2:	4b20      	ldr	r3, [pc, #128]	; (8002934 <HAL_RCC_ClockConfig+0x1c0>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0307 	and.w	r3, r3, #7
 80028ba:	683a      	ldr	r2, [r7, #0]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d001      	beq.n	80028c4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e032      	b.n	800292a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0304 	and.w	r3, r3, #4
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d008      	beq.n	80028e2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028d0:	4b19      	ldr	r3, [pc, #100]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	4916      	ldr	r1, [pc, #88]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 80028de:	4313      	orrs	r3, r2
 80028e0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f003 0308 	and.w	r3, r3, #8
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d009      	beq.n	8002902 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80028ee:	4b12      	ldr	r3, [pc, #72]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	691b      	ldr	r3, [r3, #16]
 80028fa:	00db      	lsls	r3, r3, #3
 80028fc:	490e      	ldr	r1, [pc, #56]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 80028fe:	4313      	orrs	r3, r2
 8002900:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002902:	f000 f821 	bl	8002948 <HAL_RCC_GetSysClockFreq>
 8002906:	4602      	mov	r2, r0
 8002908:	4b0b      	ldr	r3, [pc, #44]	; (8002938 <HAL_RCC_ClockConfig+0x1c4>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	091b      	lsrs	r3, r3, #4
 800290e:	f003 030f 	and.w	r3, r3, #15
 8002912:	490a      	ldr	r1, [pc, #40]	; (800293c <HAL_RCC_ClockConfig+0x1c8>)
 8002914:	5ccb      	ldrb	r3, [r1, r3]
 8002916:	fa22 f303 	lsr.w	r3, r2, r3
 800291a:	4a09      	ldr	r2, [pc, #36]	; (8002940 <HAL_RCC_ClockConfig+0x1cc>)
 800291c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800291e:	4b09      	ldr	r3, [pc, #36]	; (8002944 <HAL_RCC_ClockConfig+0x1d0>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4618      	mov	r0, r3
 8002924:	f7fe f9e6 	bl	8000cf4 <HAL_InitTick>

  return HAL_OK;
 8002928:	2300      	movs	r3, #0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3710      	adds	r7, #16
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	40022000 	.word	0x40022000
 8002938:	40021000 	.word	0x40021000
 800293c:	0800884c 	.word	0x0800884c
 8002940:	20000004 	.word	0x20000004
 8002944:	20000008 	.word	0x20000008

08002948 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002948:	b490      	push	{r4, r7}
 800294a:	b08a      	sub	sp, #40	; 0x28
 800294c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800294e:	4b29      	ldr	r3, [pc, #164]	; (80029f4 <HAL_RCC_GetSysClockFreq+0xac>)
 8002950:	1d3c      	adds	r4, r7, #4
 8002952:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002954:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002958:	f240 2301 	movw	r3, #513	; 0x201
 800295c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800295e:	2300      	movs	r3, #0
 8002960:	61fb      	str	r3, [r7, #28]
 8002962:	2300      	movs	r3, #0
 8002964:	61bb      	str	r3, [r7, #24]
 8002966:	2300      	movs	r3, #0
 8002968:	627b      	str	r3, [r7, #36]	; 0x24
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800296e:	2300      	movs	r3, #0
 8002970:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002972:	4b21      	ldr	r3, [pc, #132]	; (80029f8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	f003 030c 	and.w	r3, r3, #12
 800297e:	2b04      	cmp	r3, #4
 8002980:	d002      	beq.n	8002988 <HAL_RCC_GetSysClockFreq+0x40>
 8002982:	2b08      	cmp	r3, #8
 8002984:	d003      	beq.n	800298e <HAL_RCC_GetSysClockFreq+0x46>
 8002986:	e02b      	b.n	80029e0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002988:	4b1c      	ldr	r3, [pc, #112]	; (80029fc <HAL_RCC_GetSysClockFreq+0xb4>)
 800298a:	623b      	str	r3, [r7, #32]
      break;
 800298c:	e02b      	b.n	80029e6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	0c9b      	lsrs	r3, r3, #18
 8002992:	f003 030f 	and.w	r3, r3, #15
 8002996:	3328      	adds	r3, #40	; 0x28
 8002998:	443b      	add	r3, r7
 800299a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800299e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80029a0:	69fb      	ldr	r3, [r7, #28]
 80029a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d012      	beq.n	80029d0 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80029aa:	4b13      	ldr	r3, [pc, #76]	; (80029f8 <HAL_RCC_GetSysClockFreq+0xb0>)
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	0c5b      	lsrs	r3, r3, #17
 80029b0:	f003 0301 	and.w	r3, r3, #1
 80029b4:	3328      	adds	r3, #40	; 0x28
 80029b6:	443b      	add	r3, r7
 80029b8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80029bc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	4a0e      	ldr	r2, [pc, #56]	; (80029fc <HAL_RCC_GetSysClockFreq+0xb4>)
 80029c2:	fb03 f202 	mul.w	r2, r3, r2
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80029cc:	627b      	str	r3, [r7, #36]	; 0x24
 80029ce:	e004      	b.n	80029da <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	4a0b      	ldr	r2, [pc, #44]	; (8002a00 <HAL_RCC_GetSysClockFreq+0xb8>)
 80029d4:	fb02 f303 	mul.w	r3, r2, r3
 80029d8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80029da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029dc:	623b      	str	r3, [r7, #32]
      break;
 80029de:	e002      	b.n	80029e6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029e0:	4b06      	ldr	r3, [pc, #24]	; (80029fc <HAL_RCC_GetSysClockFreq+0xb4>)
 80029e2:	623b      	str	r3, [r7, #32]
      break;
 80029e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029e6:	6a3b      	ldr	r3, [r7, #32]
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	3728      	adds	r7, #40	; 0x28
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bc90      	pop	{r4, r7}
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	0800883c 	.word	0x0800883c
 80029f8:	40021000 	.word	0x40021000
 80029fc:	007a1200 	.word	0x007a1200
 8002a00:	003d0900 	.word	0x003d0900

08002a04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a08:	4b02      	ldr	r3, [pc, #8]	; (8002a14 <HAL_RCC_GetHCLKFreq+0x10>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bc80      	pop	{r7}
 8002a12:	4770      	bx	lr
 8002a14:	20000004 	.word	0x20000004

08002a18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a1c:	f7ff fff2 	bl	8002a04 <HAL_RCC_GetHCLKFreq>
 8002a20:	4602      	mov	r2, r0
 8002a22:	4b05      	ldr	r3, [pc, #20]	; (8002a38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	0a1b      	lsrs	r3, r3, #8
 8002a28:	f003 0307 	and.w	r3, r3, #7
 8002a2c:	4903      	ldr	r1, [pc, #12]	; (8002a3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a2e:	5ccb      	ldrb	r3, [r1, r3]
 8002a30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	40021000 	.word	0x40021000
 8002a3c:	0800885c 	.word	0x0800885c

08002a40 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b085      	sub	sp, #20
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002a48:	4b0a      	ldr	r3, [pc, #40]	; (8002a74 <RCC_Delay+0x34>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a0a      	ldr	r2, [pc, #40]	; (8002a78 <RCC_Delay+0x38>)
 8002a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a52:	0a5b      	lsrs	r3, r3, #9
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	fb02 f303 	mul.w	r3, r2, r3
 8002a5a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002a5c:	bf00      	nop
  }
  while (Delay --);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	1e5a      	subs	r2, r3, #1
 8002a62:	60fa      	str	r2, [r7, #12]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d1f9      	bne.n	8002a5c <RCC_Delay+0x1c>
}
 8002a68:	bf00      	nop
 8002a6a:	bf00      	nop
 8002a6c:	3714      	adds	r7, #20
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bc80      	pop	{r7}
 8002a72:	4770      	bx	lr
 8002a74:	20000004 	.word	0x20000004
 8002a78:	10624dd3 	.word	0x10624dd3

08002a7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d101      	bne.n	8002a8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e041      	b.n	8002b12 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d106      	bne.n	8002aa8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f7fe f86a 	bl	8000b7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2202      	movs	r2, #2
 8002aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	3304      	adds	r3, #4
 8002ab8:	4619      	mov	r1, r3
 8002aba:	4610      	mov	r0, r2
 8002abc:	f000 faaa 	bl	8003014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2201      	movs	r2, #1
 8002adc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2201      	movs	r2, #1
 8002aec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2201      	movs	r2, #1
 8002afc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2201      	movs	r2, #1
 8002b04:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b10:	2300      	movs	r3, #0
}
 8002b12:	4618      	mov	r0, r3
 8002b14:	3708      	adds	r7, #8
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b082      	sub	sp, #8
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d101      	bne.n	8002b2c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e041      	b.n	8002bb0 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d106      	bne.n	8002b46 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	f000 f839 	bl	8002bb8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2202      	movs	r2, #2
 8002b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	3304      	adds	r3, #4
 8002b56:	4619      	mov	r1, r3
 8002b58:	4610      	mov	r0, r2
 8002b5a:	f000 fa5b 	bl	8003014 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2201      	movs	r2, #1
 8002b62:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2201      	movs	r2, #1
 8002b6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2201      	movs	r2, #1
 8002b72:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2201      	movs	r2, #1
 8002b92:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2201      	movs	r2, #1
 8002baa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b083      	sub	sp, #12
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bc80      	pop	{r7}
 8002bc8:	4770      	bx	lr
	...

08002bcc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
 8002bd4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d109      	bne.n	8002bf0 <HAL_TIM_PWM_Start+0x24>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	bf14      	ite	ne
 8002be8:	2301      	movne	r3, #1
 8002bea:	2300      	moveq	r3, #0
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	e022      	b.n	8002c36 <HAL_TIM_PWM_Start+0x6a>
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	2b04      	cmp	r3, #4
 8002bf4:	d109      	bne.n	8002c0a <HAL_TIM_PWM_Start+0x3e>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	bf14      	ite	ne
 8002c02:	2301      	movne	r3, #1
 8002c04:	2300      	moveq	r3, #0
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	e015      	b.n	8002c36 <HAL_TIM_PWM_Start+0x6a>
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d109      	bne.n	8002c24 <HAL_TIM_PWM_Start+0x58>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	bf14      	ite	ne
 8002c1c:	2301      	movne	r3, #1
 8002c1e:	2300      	moveq	r3, #0
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	e008      	b.n	8002c36 <HAL_TIM_PWM_Start+0x6a>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	2b01      	cmp	r3, #1
 8002c2e:	bf14      	ite	ne
 8002c30:	2301      	movne	r3, #1
 8002c32:	2300      	moveq	r3, #0
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d001      	beq.n	8002c3e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e05e      	b.n	8002cfc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d104      	bne.n	8002c4e <HAL_TIM_PWM_Start+0x82>
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2202      	movs	r2, #2
 8002c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c4c:	e013      	b.n	8002c76 <HAL_TIM_PWM_Start+0xaa>
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	2b04      	cmp	r3, #4
 8002c52:	d104      	bne.n	8002c5e <HAL_TIM_PWM_Start+0x92>
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2202      	movs	r2, #2
 8002c58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c5c:	e00b      	b.n	8002c76 <HAL_TIM_PWM_Start+0xaa>
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	2b08      	cmp	r3, #8
 8002c62:	d104      	bne.n	8002c6e <HAL_TIM_PWM_Start+0xa2>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2202      	movs	r2, #2
 8002c68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c6c:	e003      	b.n	8002c76 <HAL_TIM_PWM_Start+0xaa>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2202      	movs	r2, #2
 8002c72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	6839      	ldr	r1, [r7, #0]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f000 fc48 	bl	8003514 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a1e      	ldr	r2, [pc, #120]	; (8002d04 <HAL_TIM_PWM_Start+0x138>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d107      	bne.n	8002c9e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c9c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a18      	ldr	r2, [pc, #96]	; (8002d04 <HAL_TIM_PWM_Start+0x138>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d00e      	beq.n	8002cc6 <HAL_TIM_PWM_Start+0xfa>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cb0:	d009      	beq.n	8002cc6 <HAL_TIM_PWM_Start+0xfa>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a14      	ldr	r2, [pc, #80]	; (8002d08 <HAL_TIM_PWM_Start+0x13c>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d004      	beq.n	8002cc6 <HAL_TIM_PWM_Start+0xfa>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a12      	ldr	r2, [pc, #72]	; (8002d0c <HAL_TIM_PWM_Start+0x140>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d111      	bne.n	8002cea <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f003 0307 	and.w	r3, r3, #7
 8002cd0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2b06      	cmp	r3, #6
 8002cd6:	d010      	beq.n	8002cfa <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f042 0201 	orr.w	r2, r2, #1
 8002ce6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ce8:	e007      	b.n	8002cfa <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f042 0201 	orr.w	r2, r2, #1
 8002cf8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cfa:	2300      	movs	r3, #0
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3710      	adds	r7, #16
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	40012c00 	.word	0x40012c00
 8002d08:	40000400 	.word	0x40000400
 8002d0c:	40000800 	.word	0x40000800

08002d10 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	60f8      	str	r0, [r7, #12]
 8002d18:	60b9      	str	r1, [r7, #8]
 8002d1a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d101      	bne.n	8002d2a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002d26:	2302      	movs	r3, #2
 8002d28:	e0ac      	b.n	8002e84 <HAL_TIM_PWM_ConfigChannel+0x174>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2b0c      	cmp	r3, #12
 8002d36:	f200 809f 	bhi.w	8002e78 <HAL_TIM_PWM_ConfigChannel+0x168>
 8002d3a:	a201      	add	r2, pc, #4	; (adr r2, 8002d40 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d40:	08002d75 	.word	0x08002d75
 8002d44:	08002e79 	.word	0x08002e79
 8002d48:	08002e79 	.word	0x08002e79
 8002d4c:	08002e79 	.word	0x08002e79
 8002d50:	08002db5 	.word	0x08002db5
 8002d54:	08002e79 	.word	0x08002e79
 8002d58:	08002e79 	.word	0x08002e79
 8002d5c:	08002e79 	.word	0x08002e79
 8002d60:	08002df7 	.word	0x08002df7
 8002d64:	08002e79 	.word	0x08002e79
 8002d68:	08002e79 	.word	0x08002e79
 8002d6c:	08002e79 	.word	0x08002e79
 8002d70:	08002e37 	.word	0x08002e37
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68b9      	ldr	r1, [r7, #8]
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f000 f9ac 	bl	80030d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	699a      	ldr	r2, [r3, #24]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f042 0208 	orr.w	r2, r2, #8
 8002d8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	699a      	ldr	r2, [r3, #24]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f022 0204 	bic.w	r2, r2, #4
 8002d9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	6999      	ldr	r1, [r3, #24]
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	691a      	ldr	r2, [r3, #16]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	430a      	orrs	r2, r1
 8002db0:	619a      	str	r2, [r3, #24]
      break;
 8002db2:	e062      	b.n	8002e7a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68b9      	ldr	r1, [r7, #8]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f000 f9f2 	bl	80031a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	699a      	ldr	r2, [r3, #24]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002dce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	699a      	ldr	r2, [r3, #24]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002dde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6999      	ldr	r1, [r3, #24]
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	691b      	ldr	r3, [r3, #16]
 8002dea:	021a      	lsls	r2, r3, #8
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	430a      	orrs	r2, r1
 8002df2:	619a      	str	r2, [r3, #24]
      break;
 8002df4:	e041      	b.n	8002e7a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68b9      	ldr	r1, [r7, #8]
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f000 fa3b 	bl	8003278 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	69da      	ldr	r2, [r3, #28]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f042 0208 	orr.w	r2, r2, #8
 8002e10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	69da      	ldr	r2, [r3, #28]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f022 0204 	bic.w	r2, r2, #4
 8002e20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	69d9      	ldr	r1, [r3, #28]
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	691a      	ldr	r2, [r3, #16]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	430a      	orrs	r2, r1
 8002e32:	61da      	str	r2, [r3, #28]
      break;
 8002e34:	e021      	b.n	8002e7a <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	68b9      	ldr	r1, [r7, #8]
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f000 fa85 	bl	800334c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	69da      	ldr	r2, [r3, #28]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	69da      	ldr	r2, [r3, #28]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	69d9      	ldr	r1, [r3, #28]
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	021a      	lsls	r2, r3, #8
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	430a      	orrs	r2, r1
 8002e74:	61da      	str	r2, [r3, #28]
      break;
 8002e76:	e000      	b.n	8002e7a <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8002e78:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3710      	adds	r7, #16
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e9c:	2b01      	cmp	r3, #1
 8002e9e:	d101      	bne.n	8002ea4 <HAL_TIM_ConfigClockSource+0x18>
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	e0b3      	b.n	800300c <HAL_TIM_ConfigClockSource+0x180>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2202      	movs	r2, #2
 8002eb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002ec2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002eca:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	68fa      	ldr	r2, [r7, #12]
 8002ed2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002edc:	d03e      	beq.n	8002f5c <HAL_TIM_ConfigClockSource+0xd0>
 8002ede:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ee2:	f200 8087 	bhi.w	8002ff4 <HAL_TIM_ConfigClockSource+0x168>
 8002ee6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002eea:	f000 8085 	beq.w	8002ff8 <HAL_TIM_ConfigClockSource+0x16c>
 8002eee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ef2:	d87f      	bhi.n	8002ff4 <HAL_TIM_ConfigClockSource+0x168>
 8002ef4:	2b70      	cmp	r3, #112	; 0x70
 8002ef6:	d01a      	beq.n	8002f2e <HAL_TIM_ConfigClockSource+0xa2>
 8002ef8:	2b70      	cmp	r3, #112	; 0x70
 8002efa:	d87b      	bhi.n	8002ff4 <HAL_TIM_ConfigClockSource+0x168>
 8002efc:	2b60      	cmp	r3, #96	; 0x60
 8002efe:	d050      	beq.n	8002fa2 <HAL_TIM_ConfigClockSource+0x116>
 8002f00:	2b60      	cmp	r3, #96	; 0x60
 8002f02:	d877      	bhi.n	8002ff4 <HAL_TIM_ConfigClockSource+0x168>
 8002f04:	2b50      	cmp	r3, #80	; 0x50
 8002f06:	d03c      	beq.n	8002f82 <HAL_TIM_ConfigClockSource+0xf6>
 8002f08:	2b50      	cmp	r3, #80	; 0x50
 8002f0a:	d873      	bhi.n	8002ff4 <HAL_TIM_ConfigClockSource+0x168>
 8002f0c:	2b40      	cmp	r3, #64	; 0x40
 8002f0e:	d058      	beq.n	8002fc2 <HAL_TIM_ConfigClockSource+0x136>
 8002f10:	2b40      	cmp	r3, #64	; 0x40
 8002f12:	d86f      	bhi.n	8002ff4 <HAL_TIM_ConfigClockSource+0x168>
 8002f14:	2b30      	cmp	r3, #48	; 0x30
 8002f16:	d064      	beq.n	8002fe2 <HAL_TIM_ConfigClockSource+0x156>
 8002f18:	2b30      	cmp	r3, #48	; 0x30
 8002f1a:	d86b      	bhi.n	8002ff4 <HAL_TIM_ConfigClockSource+0x168>
 8002f1c:	2b20      	cmp	r3, #32
 8002f1e:	d060      	beq.n	8002fe2 <HAL_TIM_ConfigClockSource+0x156>
 8002f20:	2b20      	cmp	r3, #32
 8002f22:	d867      	bhi.n	8002ff4 <HAL_TIM_ConfigClockSource+0x168>
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d05c      	beq.n	8002fe2 <HAL_TIM_ConfigClockSource+0x156>
 8002f28:	2b10      	cmp	r3, #16
 8002f2a:	d05a      	beq.n	8002fe2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002f2c:	e062      	b.n	8002ff4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6818      	ldr	r0, [r3, #0]
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	6899      	ldr	r1, [r3, #8]
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	685a      	ldr	r2, [r3, #4]
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	f000 faca 	bl	80034d6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	689b      	ldr	r3, [r3, #8]
 8002f48:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002f50:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68fa      	ldr	r2, [r7, #12]
 8002f58:	609a      	str	r2, [r3, #8]
      break;
 8002f5a:	e04e      	b.n	8002ffa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6818      	ldr	r0, [r3, #0]
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	6899      	ldr	r1, [r3, #8]
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	685a      	ldr	r2, [r3, #4]
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	f000 fab3 	bl	80034d6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689a      	ldr	r2, [r3, #8]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f7e:	609a      	str	r2, [r3, #8]
      break;
 8002f80:	e03b      	b.n	8002ffa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6818      	ldr	r0, [r3, #0]
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	6859      	ldr	r1, [r3, #4]
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	461a      	mov	r2, r3
 8002f90:	f000 fa2a 	bl	80033e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2150      	movs	r1, #80	; 0x50
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	f000 fa81 	bl	80034a2 <TIM_ITRx_SetConfig>
      break;
 8002fa0:	e02b      	b.n	8002ffa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6818      	ldr	r0, [r3, #0]
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	6859      	ldr	r1, [r3, #4]
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	461a      	mov	r2, r3
 8002fb0:	f000 fa48 	bl	8003444 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2160      	movs	r1, #96	; 0x60
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f000 fa71 	bl	80034a2 <TIM_ITRx_SetConfig>
      break;
 8002fc0:	e01b      	b.n	8002ffa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6818      	ldr	r0, [r3, #0]
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	6859      	ldr	r1, [r3, #4]
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	461a      	mov	r2, r3
 8002fd0:	f000 fa0a 	bl	80033e8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2140      	movs	r1, #64	; 0x40
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f000 fa61 	bl	80034a2 <TIM_ITRx_SetConfig>
      break;
 8002fe0:	e00b      	b.n	8002ffa <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4619      	mov	r1, r3
 8002fec:	4610      	mov	r0, r2
 8002fee:	f000 fa58 	bl	80034a2 <TIM_ITRx_SetConfig>
        break;
 8002ff2:	e002      	b.n	8002ffa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002ff4:	bf00      	nop
 8002ff6:	e000      	b.n	8002ffa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002ff8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800300a:	2300      	movs	r3, #0
}
 800300c:	4618      	mov	r0, r3
 800300e:	3710      	adds	r7, #16
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}

08003014 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
 800301c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a29      	ldr	r2, [pc, #164]	; (80030cc <TIM_Base_SetConfig+0xb8>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d00b      	beq.n	8003044 <TIM_Base_SetConfig+0x30>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003032:	d007      	beq.n	8003044 <TIM_Base_SetConfig+0x30>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	4a26      	ldr	r2, [pc, #152]	; (80030d0 <TIM_Base_SetConfig+0xbc>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d003      	beq.n	8003044 <TIM_Base_SetConfig+0x30>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	4a25      	ldr	r2, [pc, #148]	; (80030d4 <TIM_Base_SetConfig+0xc0>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d108      	bne.n	8003056 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800304a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	4313      	orrs	r3, r2
 8003054:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a1c      	ldr	r2, [pc, #112]	; (80030cc <TIM_Base_SetConfig+0xb8>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d00b      	beq.n	8003076 <TIM_Base_SetConfig+0x62>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003064:	d007      	beq.n	8003076 <TIM_Base_SetConfig+0x62>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a19      	ldr	r2, [pc, #100]	; (80030d0 <TIM_Base_SetConfig+0xbc>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d003      	beq.n	8003076 <TIM_Base_SetConfig+0x62>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4a18      	ldr	r2, [pc, #96]	; (80030d4 <TIM_Base_SetConfig+0xc0>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d108      	bne.n	8003088 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800307c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	4313      	orrs	r3, r2
 8003086:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	695b      	ldr	r3, [r3, #20]
 8003092:	4313      	orrs	r3, r2
 8003094:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	68fa      	ldr	r2, [r7, #12]
 800309a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	4a07      	ldr	r2, [pc, #28]	; (80030cc <TIM_Base_SetConfig+0xb8>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d103      	bne.n	80030bc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	691a      	ldr	r2, [r3, #16]
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	615a      	str	r2, [r3, #20]
}
 80030c2:	bf00      	nop
 80030c4:	3714      	adds	r7, #20
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bc80      	pop	{r7}
 80030ca:	4770      	bx	lr
 80030cc:	40012c00 	.word	0x40012c00
 80030d0:	40000400 	.word	0x40000400
 80030d4:	40000800 	.word	0x40000800

080030d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80030d8:	b480      	push	{r7}
 80030da:	b087      	sub	sp, #28
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6a1b      	ldr	r3, [r3, #32]
 80030e6:	f023 0201 	bic.w	r2, r3, #1
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a1b      	ldr	r3, [r3, #32]
 80030f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003106:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	f023 0303 	bic.w	r3, r3, #3
 800310e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	68fa      	ldr	r2, [r7, #12]
 8003116:	4313      	orrs	r3, r2
 8003118:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	f023 0302 	bic.w	r3, r3, #2
 8003120:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	4313      	orrs	r3, r2
 800312a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a1c      	ldr	r2, [pc, #112]	; (80031a0 <TIM_OC1_SetConfig+0xc8>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d10c      	bne.n	800314e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	f023 0308 	bic.w	r3, r3, #8
 800313a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	697a      	ldr	r2, [r7, #20]
 8003142:	4313      	orrs	r3, r2
 8003144:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003146:	697b      	ldr	r3, [r7, #20]
 8003148:	f023 0304 	bic.w	r3, r3, #4
 800314c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	4a13      	ldr	r2, [pc, #76]	; (80031a0 <TIM_OC1_SetConfig+0xc8>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d111      	bne.n	800317a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800315c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003164:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	695b      	ldr	r3, [r3, #20]
 800316a:	693a      	ldr	r2, [r7, #16]
 800316c:	4313      	orrs	r3, r2
 800316e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	699b      	ldr	r3, [r3, #24]
 8003174:	693a      	ldr	r2, [r7, #16]
 8003176:	4313      	orrs	r3, r2
 8003178:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	693a      	ldr	r2, [r7, #16]
 800317e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	685a      	ldr	r2, [r3, #4]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	697a      	ldr	r2, [r7, #20]
 8003192:	621a      	str	r2, [r3, #32]
}
 8003194:	bf00      	nop
 8003196:	371c      	adds	r7, #28
 8003198:	46bd      	mov	sp, r7
 800319a:	bc80      	pop	{r7}
 800319c:	4770      	bx	lr
 800319e:	bf00      	nop
 80031a0:	40012c00 	.word	0x40012c00

080031a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b087      	sub	sp, #28
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6a1b      	ldr	r3, [r3, #32]
 80031b2:	f023 0210 	bic.w	r2, r3, #16
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6a1b      	ldr	r3, [r3, #32]
 80031be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031dc:	683b      	ldr	r3, [r7, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	021b      	lsls	r3, r3, #8
 80031e2:	68fa      	ldr	r2, [r7, #12]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80031e8:	697b      	ldr	r3, [r7, #20]
 80031ea:	f023 0320 	bic.w	r3, r3, #32
 80031ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	011b      	lsls	r3, r3, #4
 80031f6:	697a      	ldr	r2, [r7, #20]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a1d      	ldr	r2, [pc, #116]	; (8003274 <TIM_OC2_SetConfig+0xd0>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d10d      	bne.n	8003220 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003204:	697b      	ldr	r3, [r7, #20]
 8003206:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800320a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	011b      	lsls	r3, r3, #4
 8003212:	697a      	ldr	r2, [r7, #20]
 8003214:	4313      	orrs	r3, r2
 8003216:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800321e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	4a14      	ldr	r2, [pc, #80]	; (8003274 <TIM_OC2_SetConfig+0xd0>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d113      	bne.n	8003250 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800322e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003236:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	695b      	ldr	r3, [r3, #20]
 800323c:	009b      	lsls	r3, r3, #2
 800323e:	693a      	ldr	r2, [r7, #16]
 8003240:	4313      	orrs	r3, r2
 8003242:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	699b      	ldr	r3, [r3, #24]
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	693a      	ldr	r2, [r7, #16]
 800324c:	4313      	orrs	r3, r2
 800324e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68fa      	ldr	r2, [r7, #12]
 800325a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	685a      	ldr	r2, [r3, #4]
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	697a      	ldr	r2, [r7, #20]
 8003268:	621a      	str	r2, [r3, #32]
}
 800326a:	bf00      	nop
 800326c:	371c      	adds	r7, #28
 800326e:	46bd      	mov	sp, r7
 8003270:	bc80      	pop	{r7}
 8003272:	4770      	bx	lr
 8003274:	40012c00 	.word	0x40012c00

08003278 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003278:	b480      	push	{r7}
 800327a:	b087      	sub	sp, #28
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a1b      	ldr	r3, [r3, #32]
 8003286:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a1b      	ldr	r3, [r3, #32]
 8003292:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	69db      	ldr	r3, [r3, #28]
 800329e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f023 0303 	bic.w	r3, r3, #3
 80032ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	68fa      	ldr	r2, [r7, #12]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80032c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	021b      	lsls	r3, r3, #8
 80032c8:	697a      	ldr	r2, [r7, #20]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a1d      	ldr	r2, [pc, #116]	; (8003348 <TIM_OC3_SetConfig+0xd0>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d10d      	bne.n	80032f2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80032dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	021b      	lsls	r3, r3, #8
 80032e4:	697a      	ldr	r2, [r7, #20]
 80032e6:	4313      	orrs	r3, r2
 80032e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	4a14      	ldr	r2, [pc, #80]	; (8003348 <TIM_OC3_SetConfig+0xd0>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d113      	bne.n	8003322 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003300:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003308:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	695b      	ldr	r3, [r3, #20]
 800330e:	011b      	lsls	r3, r3, #4
 8003310:	693a      	ldr	r2, [r7, #16]
 8003312:	4313      	orrs	r3, r2
 8003314:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	699b      	ldr	r3, [r3, #24]
 800331a:	011b      	lsls	r3, r3, #4
 800331c:	693a      	ldr	r2, [r7, #16]
 800331e:	4313      	orrs	r3, r2
 8003320:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	693a      	ldr	r2, [r7, #16]
 8003326:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68fa      	ldr	r2, [r7, #12]
 800332c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685a      	ldr	r2, [r3, #4]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	621a      	str	r2, [r3, #32]
}
 800333c:	bf00      	nop
 800333e:	371c      	adds	r7, #28
 8003340:	46bd      	mov	sp, r7
 8003342:	bc80      	pop	{r7}
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	40012c00 	.word	0x40012c00

0800334c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800334c:	b480      	push	{r7}
 800334e:	b087      	sub	sp, #28
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6a1b      	ldr	r3, [r3, #32]
 800335a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6a1b      	ldr	r3, [r3, #32]
 8003366:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	69db      	ldr	r3, [r3, #28]
 8003372:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800337a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003382:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003384:	683b      	ldr	r3, [r7, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	021b      	lsls	r3, r3, #8
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	4313      	orrs	r3, r2
 800338e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003396:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	031b      	lsls	r3, r3, #12
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	4a0f      	ldr	r2, [pc, #60]	; (80033e4 <TIM_OC4_SetConfig+0x98>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d109      	bne.n	80033c0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80033b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	695b      	ldr	r3, [r3, #20]
 80033b8:	019b      	lsls	r3, r3, #6
 80033ba:	697a      	ldr	r2, [r7, #20]
 80033bc:	4313      	orrs	r3, r2
 80033be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	697a      	ldr	r2, [r7, #20]
 80033c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	68fa      	ldr	r2, [r7, #12]
 80033ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	685a      	ldr	r2, [r3, #4]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	621a      	str	r2, [r3, #32]
}
 80033da:	bf00      	nop
 80033dc:	371c      	adds	r7, #28
 80033de:	46bd      	mov	sp, r7
 80033e0:	bc80      	pop	{r7}
 80033e2:	4770      	bx	lr
 80033e4:	40012c00 	.word	0x40012c00

080033e8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b087      	sub	sp, #28
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6a1b      	ldr	r3, [r3, #32]
 80033f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6a1b      	ldr	r3, [r3, #32]
 80033fe:	f023 0201 	bic.w	r2, r3, #1
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	699b      	ldr	r3, [r3, #24]
 800340a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800340c:	693b      	ldr	r3, [r7, #16]
 800340e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003412:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	011b      	lsls	r3, r3, #4
 8003418:	693a      	ldr	r2, [r7, #16]
 800341a:	4313      	orrs	r3, r2
 800341c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	f023 030a 	bic.w	r3, r3, #10
 8003424:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003426:	697a      	ldr	r2, [r7, #20]
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	4313      	orrs	r3, r2
 800342c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	693a      	ldr	r2, [r7, #16]
 8003432:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	697a      	ldr	r2, [r7, #20]
 8003438:	621a      	str	r2, [r3, #32]
}
 800343a:	bf00      	nop
 800343c:	371c      	adds	r7, #28
 800343e:	46bd      	mov	sp, r7
 8003440:	bc80      	pop	{r7}
 8003442:	4770      	bx	lr

08003444 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003444:	b480      	push	{r7}
 8003446:	b087      	sub	sp, #28
 8003448:	af00      	add	r7, sp, #0
 800344a:	60f8      	str	r0, [r7, #12]
 800344c:	60b9      	str	r1, [r7, #8]
 800344e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6a1b      	ldr	r3, [r3, #32]
 8003454:	f023 0210 	bic.w	r2, r3, #16
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	699b      	ldr	r3, [r3, #24]
 8003460:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	6a1b      	ldr	r3, [r3, #32]
 8003466:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800346e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	031b      	lsls	r3, r3, #12
 8003474:	697a      	ldr	r2, [r7, #20]
 8003476:	4313      	orrs	r3, r2
 8003478:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003480:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	011b      	lsls	r3, r3, #4
 8003486:	693a      	ldr	r2, [r7, #16]
 8003488:	4313      	orrs	r3, r2
 800348a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	697a      	ldr	r2, [r7, #20]
 8003490:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	693a      	ldr	r2, [r7, #16]
 8003496:	621a      	str	r2, [r3, #32]
}
 8003498:	bf00      	nop
 800349a:	371c      	adds	r7, #28
 800349c:	46bd      	mov	sp, r7
 800349e:	bc80      	pop	{r7}
 80034a0:	4770      	bx	lr

080034a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80034a2:	b480      	push	{r7}
 80034a4:	b085      	sub	sp, #20
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	6078      	str	r0, [r7, #4]
 80034aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80034ba:	683a      	ldr	r2, [r7, #0]
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	4313      	orrs	r3, r2
 80034c0:	f043 0307 	orr.w	r3, r3, #7
 80034c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	68fa      	ldr	r2, [r7, #12]
 80034ca:	609a      	str	r2, [r3, #8]
}
 80034cc:	bf00      	nop
 80034ce:	3714      	adds	r7, #20
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bc80      	pop	{r7}
 80034d4:	4770      	bx	lr

080034d6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b087      	sub	sp, #28
 80034da:	af00      	add	r7, sp, #0
 80034dc:	60f8      	str	r0, [r7, #12]
 80034de:	60b9      	str	r1, [r7, #8]
 80034e0:	607a      	str	r2, [r7, #4]
 80034e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80034ea:	697b      	ldr	r3, [r7, #20]
 80034ec:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80034f0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80034f2:	683b      	ldr	r3, [r7, #0]
 80034f4:	021a      	lsls	r2, r3, #8
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	431a      	orrs	r2, r3
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	697a      	ldr	r2, [r7, #20]
 8003500:	4313      	orrs	r3, r2
 8003502:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	697a      	ldr	r2, [r7, #20]
 8003508:	609a      	str	r2, [r3, #8]
}
 800350a:	bf00      	nop
 800350c:	371c      	adds	r7, #28
 800350e:	46bd      	mov	sp, r7
 8003510:	bc80      	pop	{r7}
 8003512:	4770      	bx	lr

08003514 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003514:	b480      	push	{r7}
 8003516:	b087      	sub	sp, #28
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003520:	68bb      	ldr	r3, [r7, #8]
 8003522:	f003 031f 	and.w	r3, r3, #31
 8003526:	2201      	movs	r2, #1
 8003528:	fa02 f303 	lsl.w	r3, r2, r3
 800352c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6a1a      	ldr	r2, [r3, #32]
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	43db      	mvns	r3, r3
 8003536:	401a      	ands	r2, r3
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	6a1a      	ldr	r2, [r3, #32]
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	f003 031f 	and.w	r3, r3, #31
 8003546:	6879      	ldr	r1, [r7, #4]
 8003548:	fa01 f303 	lsl.w	r3, r1, r3
 800354c:	431a      	orrs	r2, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	621a      	str	r2, [r3, #32]
}
 8003552:	bf00      	nop
 8003554:	371c      	adds	r7, #28
 8003556:	46bd      	mov	sp, r7
 8003558:	bc80      	pop	{r7}
 800355a:	4770      	bx	lr

0800355c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800355c:	b480      	push	{r7}
 800355e:	b085      	sub	sp, #20
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800356c:	2b01      	cmp	r3, #1
 800356e:	d101      	bne.n	8003574 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003570:	2302      	movs	r3, #2
 8003572:	e046      	b.n	8003602 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2202      	movs	r2, #2
 8003580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800359a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68fa      	ldr	r2, [r7, #12]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a16      	ldr	r2, [pc, #88]	; (800360c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d00e      	beq.n	80035d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035c0:	d009      	beq.n	80035d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a12      	ldr	r2, [pc, #72]	; (8003610 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d004      	beq.n	80035d6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a10      	ldr	r2, [pc, #64]	; (8003614 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d10c      	bne.n	80035f0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68ba      	ldr	r2, [r7, #8]
 80035ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	3714      	adds	r7, #20
 8003606:	46bd      	mov	sp, r7
 8003608:	bc80      	pop	{r7}
 800360a:	4770      	bx	lr
 800360c:	40012c00 	.word	0x40012c00
 8003610:	40000400 	.word	0x40000400
 8003614:	40000800 	.word	0x40000800

08003618 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003618:	b480      	push	{r7}
 800361a:	b085      	sub	sp, #20
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003622:	2300      	movs	r3, #0
 8003624:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800362c:	2b01      	cmp	r3, #1
 800362e:	d101      	bne.n	8003634 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003630:	2302      	movs	r3, #2
 8003632:	e03d      	b.n	80036b0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	4313      	orrs	r3, r2
 8003648:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	4313      	orrs	r3, r2
 8003656:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	4313      	orrs	r3, r2
 8003664:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4313      	orrs	r3, r2
 8003672:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	4313      	orrs	r3, r2
 8003680:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	4313      	orrs	r3, r2
 800368e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	69db      	ldr	r3, [r3, #28]
 800369a:	4313      	orrs	r3, r2
 800369c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	68fa      	ldr	r2, [r7, #12]
 80036a4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80036ae:	2300      	movs	r3, #0
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	3714      	adds	r7, #20
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bc80      	pop	{r7}
 80036b8:	4770      	bx	lr

080036ba <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 80036ba:	b580      	push	{r7, lr}
 80036bc:	b084      	sub	sp, #16
 80036be:	af00      	add	r7, sp, #0
 80036c0:	6078      	str	r0, [r7, #4]
 80036c2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80036c4:	2300      	movs	r3, #0
 80036c6:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 80036c8:	6839      	ldr	r1, [r7, #0]
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	f001 fd7f 	bl	80051ce <VL53L0X_get_offset_calibration_data_micro_meter>
 80036d0:	4603      	mov	r3, r0
 80036d2:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 80036d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3710      	adds	r7, #16
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}

080036e0 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b0a4      	sub	sp, #144	; 0x90
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80036e8:	2300      	movs	r3, #0
 80036ea:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 80036ee:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d107      	bne.n	8003706 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 80036f6:	2200      	movs	r2, #0
 80036f8:	2188      	movs	r1, #136	; 0x88
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f004 ff20 	bl	8008540 <VL53L0X_WrByte>
 8003700:	4603      	mov	r3, r0
 8003702:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003714:	f8a3 217e 	strh.w	r2, [r3, #382]	; 0x17e

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660
	 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	4aae      	ldr	r2, [pc, #696]	; (80039d4 <VL53L0X_DataInit+0x2f4>)
 800371c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	619a      	str	r2, [r3, #24]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8003726:	f107 0310 	add.w	r3, r7, #16
 800372a:	4619      	mov	r1, r3
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	f000 faee 	bl	8003d0e <VL53L0X_GetDeviceParameters>
 8003732:	4603      	mov	r3, r0
 8003734:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	if (Status == VL53L0X_ERROR_NONE) {
 8003738:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800373c:	2b00      	cmp	r3, #0
 800373e:	d130      	bne.n	80037a2 <VL53L0X_DataInit+0xc2>
		/* initialize PAL values */
		CurrentParameters.DeviceMode =
 8003740:	2300      	movs	r3, #0
 8003742:	743b      	strb	r3, [r7, #16]
					VL53L0X_DEVICEMODE_SINGLE_RANGING;
		CurrentParameters.HistogramMode =
 8003744:	2300      	movs	r3, #0
 8003746:	747b      	strb	r3, [r7, #17]
					VL53L0X_HISTOGRAMMODE_DISABLED;

		/* Dmax lookup table */
	/* 0.0 */
	CurrentParameters.dmax_lut.ambRate_mcps[0] = (FixPoint1616_t)0x00000000;
 8003748:	2300      	movs	r3, #0
 800374a:	64fb      	str	r3, [r7, #76]	; 0x4c
	/* 1200 */
	CurrentParameters.dmax_lut.dmax_mm[0]      = (FixPoint1616_t)0x04B00000;
 800374c:	f04f 6396 	mov.w	r3, #78643200	; 0x4b00000
 8003750:	66bb      	str	r3, [r7, #104]	; 0x68
	/* 0.7 */
	CurrentParameters.dmax_lut.ambRate_mcps[1] = (FixPoint1616_t)0x0000B333;
 8003752:	f24b 3333 	movw	r3, #45875	; 0xb333
 8003756:	653b      	str	r3, [r7, #80]	; 0x50
	/* 1100 */
	CurrentParameters.dmax_lut.dmax_mm[1]      = (FixPoint1616_t)0x044C0000;
 8003758:	4b9f      	ldr	r3, [pc, #636]	; (80039d8 <VL53L0X_DataInit+0x2f8>)
 800375a:	66fb      	str	r3, [r7, #108]	; 0x6c
	/* 2 */
	CurrentParameters.dmax_lut.ambRate_mcps[2] = (FixPoint1616_t)0x00020000;
 800375c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003760:	657b      	str	r3, [r7, #84]	; 0x54
	/* 900 */
	CurrentParameters.dmax_lut.dmax_mm[2]      = (FixPoint1616_t)0x03840000;
 8003762:	f04f 7361 	mov.w	r3, #58982400	; 0x3840000
 8003766:	673b      	str	r3, [r7, #112]	; 0x70
	/* 3.8 */
	CurrentParameters.dmax_lut.ambRate_mcps[3] = (FixPoint1616_t)0x0003CCCC;
 8003768:	4b9c      	ldr	r3, [pc, #624]	; (80039dc <VL53L0X_DataInit+0x2fc>)
 800376a:	65bb      	str	r3, [r7, #88]	; 0x58
	/* 750 */
	CurrentParameters.dmax_lut.dmax_mm[3]      = (FixPoint1616_t)0x02EE0000;
 800376c:	4b9c      	ldr	r3, [pc, #624]	; (80039e0 <VL53L0X_DataInit+0x300>)
 800376e:	677b      	str	r3, [r7, #116]	; 0x74
	/* 7.3 */
	CurrentParameters.dmax_lut.ambRate_mcps[4] = (FixPoint1616_t)0x00074CCC;
 8003770:	4b9c      	ldr	r3, [pc, #624]	; (80039e4 <VL53L0X_DataInit+0x304>)
 8003772:	65fb      	str	r3, [r7, #92]	; 0x5c
	/* 550 */
	CurrentParameters.dmax_lut.dmax_mm[4]      = (FixPoint1616_t)0x02260000;
 8003774:	4b9c      	ldr	r3, [pc, #624]	; (80039e8 <VL53L0X_DataInit+0x308>)
 8003776:	67bb      	str	r3, [r7, #120]	; 0x78
	/* 10 */
	CurrentParameters.dmax_lut.ambRate_mcps[5] = (FixPoint1616_t)0x000A0000;
 8003778:	f44f 2320 	mov.w	r3, #655360	; 0xa0000
 800377c:	663b      	str	r3, [r7, #96]	; 0x60
	/* 500 */
	CurrentParameters.dmax_lut.dmax_mm[5]      = (FixPoint1616_t)0x01F40000;
 800377e:	f04f 73fa 	mov.w	r3, #32768000	; 0x1f40000
 8003782:	67fb      	str	r3, [r7, #124]	; 0x7c
	/* 15 */
	CurrentParameters.dmax_lut.ambRate_mcps[6] = (FixPoint1616_t)0x000F0000;
 8003784:	f44f 2370 	mov.w	r3, #983040	; 0xf0000
 8003788:	667b      	str	r3, [r7, #100]	; 0x64
	/* 400 */
	CurrentParameters.dmax_lut.dmax_mm[6]      = (FixPoint1616_t)0x01900000;
 800378a:	f04f 73c8 	mov.w	r3, #26214400	; 0x1900000
 800378e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	3308      	adds	r3, #8
 8003796:	f107 0110 	add.w	r1, r7, #16
 800379a:	2278      	movs	r2, #120	; 0x78
 800379c:	4618      	mov	r0, r3
 800379e:	f005 f823 	bl	80087e8 <memcpy>
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2264      	movs	r2, #100	; 0x64
 80037a6:	f8a3 2160 	strh.w	r2, [r3, #352]	; 0x160
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f44f 7261 	mov.w	r2, #900	; 0x384
 80037b0:	f8a3 2162 	strh.w	r2, [r3, #354]	; 0x162
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80037ba:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 80037c4:	f8a3 2168 	strh.w	r2, [r3, #360]	; 0x168

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2201      	movs	r2, #1
 80037cc:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80037d0:	2201      	movs	r2, #1
 80037d2:	2180      	movs	r1, #128	; 0x80
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f004 feb3 	bl	8008540 <VL53L0X_WrByte>
 80037da:	4603      	mov	r3, r0
 80037dc:	461a      	mov	r2, r3
 80037de:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80037e2:	4313      	orrs	r3, r2
 80037e4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80037e8:	2201      	movs	r2, #1
 80037ea:	21ff      	movs	r1, #255	; 0xff
 80037ec:	6878      	ldr	r0, [r7, #4]
 80037ee:	f004 fea7 	bl	8008540 <VL53L0X_WrByte>
 80037f2:	4603      	mov	r3, r0
 80037f4:	461a      	mov	r2, r3
 80037f6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80037fa:	4313      	orrs	r3, r2
 80037fc:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8003800:	2200      	movs	r2, #0
 8003802:	2100      	movs	r1, #0
 8003804:	6878      	ldr	r0, [r7, #4]
 8003806:	f004 fe9b 	bl	8008540 <VL53L0X_WrByte>
 800380a:	4603      	mov	r3, r0
 800380c:	461a      	mov	r2, r3
 800380e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8003812:	4313      	orrs	r3, r2
 8003814:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 8003818:	f107 030f 	add.w	r3, r7, #15
 800381c:	461a      	mov	r2, r3
 800381e:	2191      	movs	r1, #145	; 0x91
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f004 ff0f 	bl	8008644 <VL53L0X_RdByte>
 8003826:	4603      	mov	r3, r0
 8003828:	461a      	mov	r2, r3
 800382a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800382e:	4313      	orrs	r3, r2
 8003830:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	PALDevDataSet(Dev, StopVariable, StopVariable);
 8003834:	7bfa      	ldrb	r2, [r7, #15]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	f883 2166 	strb.w	r2, [r3, #358]	; 0x166
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800383c:	2201      	movs	r2, #1
 800383e:	2100      	movs	r1, #0
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f004 fe7d 	bl	8008540 <VL53L0X_WrByte>
 8003846:	4603      	mov	r3, r0
 8003848:	461a      	mov	r2, r3
 800384a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800384e:	4313      	orrs	r3, r2
 8003850:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8003854:	2200      	movs	r2, #0
 8003856:	21ff      	movs	r1, #255	; 0xff
 8003858:	6878      	ldr	r0, [r7, #4]
 800385a:	f004 fe71 	bl	8008540 <VL53L0X_WrByte>
 800385e:	4603      	mov	r3, r0
 8003860:	461a      	mov	r2, r3
 8003862:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8003866:	4313      	orrs	r3, r2
 8003868:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800386c:	2200      	movs	r2, #0
 800386e:	2180      	movs	r1, #128	; 0x80
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	f004 fe65 	bl	8008540 <VL53L0X_WrByte>
 8003876:	4603      	mov	r3, r0
 8003878:	461a      	mov	r2, r3
 800387a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800387e:	4313      	orrs	r3, r2
 8003880:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8003884:	2300      	movs	r3, #0
 8003886:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800388a:	e017      	b.n	80038bc <VL53L0X_DataInit+0x1dc>
		if (Status == VL53L0X_ERROR_NONE)
 800388c:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8003890:	2b00      	cmp	r3, #0
 8003892:	d118      	bne.n	80038c6 <VL53L0X_DataInit+0x1e6>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 8003894:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003898:	b29b      	uxth	r3, r3
 800389a:	2201      	movs	r2, #1
 800389c:	4619      	mov	r1, r3
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f000 fd62 	bl	8004368 <VL53L0X_SetLimitCheckEnable>
 80038a4:	4603      	mov	r3, r0
 80038a6:	461a      	mov	r2, r3
 80038a8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80038ac:	4313      	orrs	r3, r2
 80038ae:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80038b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80038b6:	3301      	adds	r3, #1
 80038b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80038bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80038c0:	2b05      	cmp	r3, #5
 80038c2:	dde3      	ble.n	800388c <VL53L0X_DataInit+0x1ac>
 80038c4:	e000      	b.n	80038c8 <VL53L0X_DataInit+0x1e8>
		else
			break;
 80038c6:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 80038c8:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d107      	bne.n	80038e0 <VL53L0X_DataInit+0x200>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80038d0:	2200      	movs	r2, #0
 80038d2:	2102      	movs	r1, #2
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f000 fd47 	bl	8004368 <VL53L0X_SetLimitCheckEnable>
 80038da:	4603      	mov	r3, r0
 80038dc:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80038e0:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d107      	bne.n	80038f8 <VL53L0X_DataInit+0x218>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80038e8:	2200      	movs	r2, #0
 80038ea:	2103      	movs	r1, #3
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f000 fd3b 	bl	8004368 <VL53L0X_SetLimitCheckEnable>
 80038f2:	4603      	mov	r3, r0
 80038f4:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 80038f8:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d107      	bne.n	8003910 <VL53L0X_DataInit+0x230>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8003900:	2200      	movs	r2, #0
 8003902:	2104      	movs	r1, #4
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	f000 fd2f 	bl	8004368 <VL53L0X_SetLimitCheckEnable>
 800390a:	4603      	mov	r3, r0
 800390c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8003910:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8003914:	2b00      	cmp	r3, #0
 8003916:	d107      	bne.n	8003928 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8003918:	2200      	movs	r2, #0
 800391a:	2105      	movs	r1, #5
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 fd23 	bl	8004368 <VL53L0X_SetLimitCheckEnable>
 8003922:	4603      	mov	r3, r0
 8003924:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8003928:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800392c:	2b00      	cmp	r3, #0
 800392e:	d108      	bne.n	8003942 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8003930:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 8003934:	2100      	movs	r1, #0
 8003936:	6878      	ldr	r0, [r7, #4]
 8003938:	f000 fdc4 	bl	80044c4 <VL53L0X_SetLimitCheckValue>
 800393c:	4603      	mov	r3, r0
 800393e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8003942:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8003946:	2b00      	cmp	r3, #0
 8003948:	d108      	bne.n	800395c <VL53L0X_DataInit+0x27c>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800394a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800394e:	2101      	movs	r1, #1
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f000 fdb7 	bl	80044c4 <VL53L0X_SetLimitCheckValue>
 8003956:	4603      	mov	r3, r0
 8003958:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800395c:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8003960:	2b00      	cmp	r3, #0
 8003962:	d108      	bne.n	8003976 <VL53L0X_DataInit+0x296>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8003964:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 8003968:	2102      	movs	r1, #2
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f000 fdaa 	bl	80044c4 <VL53L0X_SetLimitCheckValue>
 8003970:	4603      	mov	r3, r0
 8003972:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003976:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 800397a:	2b00      	cmp	r3, #0
 800397c:	d107      	bne.n	800398e <VL53L0X_DataInit+0x2ae>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800397e:	2200      	movs	r2, #0
 8003980:	2103      	movs	r1, #3
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f000 fd9e 	bl	80044c4 <VL53L0X_SetLimitCheckValue>
 8003988:	4603      	mov	r3, r0
 800398a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800398e:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10f      	bne.n	80039b6 <VL53L0X_DataInit+0x2d6>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	22ff      	movs	r2, #255	; 0xff
 800399a:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800399e:	22ff      	movs	r2, #255	; 0xff
 80039a0:	2101      	movs	r1, #1
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f004 fdcc 	bl	8008540 <VL53L0X_WrByte>
 80039a8:	4603      	mov	r3, r0
 80039aa:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit
		 */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2201      	movs	r2, #1
 80039b2:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
	}

	if (Status == VL53L0X_ERROR_NONE)
 80039b6:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d103      	bne.n	80039c6 <VL53L0X_DataInit+0x2e6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141


	LOG_FUNCTION_END(Status);
	return Status;
 80039c6:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3790      	adds	r7, #144	; 0x90
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	000970a4 	.word	0x000970a4
 80039d8:	044c0000 	.word	0x044c0000
 80039dc:	0003cccc 	.word	0x0003cccc
 80039e0:	02ee0000 	.word	0x02ee0000
 80039e4:	00074ccc 	.word	0x00074ccc
 80039e8:	02260000 	.word	0x02260000

080039ec <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b0ac      	sub	sp, #176	; 0xb0
 80039f0:	af02      	add	r7, sp, #8
 80039f2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80039f4:	2300      	movs	r3, #0
 80039f6:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 80039fa:	f107 031c 	add.w	r3, r7, #28
 80039fe:	2278      	movs	r2, #120	; 0x78
 8003a00:	2100      	movs	r1, #0
 8003a02:	4618      	mov	r0, r3
 8003a04:	f004 fefe 	bl	8008804 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8003a10:	2300      	movs	r3, #0
 8003a12:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	uint32_t count = 0;
 8003a16:	2300      	movs	r3, #0
 8003a18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	uint8_t isApertureSpads = 0;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 8003a20:	2300      	movs	r3, #0
 8003a22:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8003a24:	2300      	movs	r3, #0
 8003a26:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8003a2a:	2101      	movs	r1, #1
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	f002 fb20 	bl	8006072 <VL53L0X_get_info_from_device>
 8003a32:	4603      	mov	r3, r0
 8003a34:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f893 313f 	ldrb.w	r3, [r3, #319]	; 0x13f
 8003a3e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 3140 	ldrb.w	r3, [r3, #320]	; 0x140
 8003a48:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8003a4c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d80f      	bhi.n	8003a74 <VL53L0X_StaticInit+0x88>
 8003a54:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d103      	bne.n	8003a64 <VL53L0X_StaticInit+0x78>
		((ApertureSpads == 1) && (count > 32)) ||
 8003a5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003a60:	2b20      	cmp	r3, #32
 8003a62:	d807      	bhi.n	8003a74 <VL53L0X_StaticInit+0x88>
 8003a64:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d10f      	bne.n	8003a8c <VL53L0X_StaticInit+0xa0>
		((ApertureSpads == 0) && (count > 12)))
 8003a6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003a70:	2b0c      	cmp	r3, #12
 8003a72:	d90b      	bls.n	8003a8c <VL53L0X_StaticInit+0xa0>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 8003a74:	f107 0218 	add.w	r2, r7, #24
 8003a78:	f107 0314 	add.w	r3, r7, #20
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f001 fd9f 	bl	80055c2 <VL53L0X_perform_ref_spad_management>
 8003a84:	4603      	mov	r3, r0
 8003a86:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8003a8a:	e00a      	b.n	8003aa2 <VL53L0X_StaticInit+0xb6>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8003a8c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8003a90:	461a      	mov	r2, r3
 8003a92:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8003a96:	6878      	ldr	r0, [r7, #4]
 8003a98:	f001 ff9f 	bl	80059da <VL53L0X_set_reference_spads>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 8003aa2:	4b93      	ldr	r3, [pc, #588]	; (8003cf0 <VL53L0X_StaticInit+0x304>)
 8003aa4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 8003aa8:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d111      	bne.n	8003ad4 <VL53L0X_StaticInit+0xe8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	f893 317c 	ldrb.w	r3, [r3, #380]	; 0x17c
 8003ab6:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 8003aba:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d105      	bne.n	8003ace <VL53L0X_StaticInit+0xe2>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8003ac8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003acc:	e002      	b.n	8003ad4 <VL53L0X_StaticInit+0xe8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 8003ace:	4b88      	ldr	r3, [pc, #544]	; (8003cf0 <VL53L0X_StaticInit+0x304>)
 8003ad0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	}

	if (Status == VL53L0X_ERROR_NONE)
 8003ad4:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d107      	bne.n	8003aec <VL53L0X_StaticInit+0x100>
		Status = VL53L0X_load_tuning_settings(Dev,
 8003adc:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f003 fe5d 	bl	80077a0 <VL53L0X_load_tuning_settings>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
						      pTuningSettingBuffer);


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 8003aec:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d10a      	bne.n	8003b0a <VL53L0X_StaticInit+0x11e>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 8003af4:	2300      	movs	r3, #0
 8003af6:	9300      	str	r3, [sp, #0]
 8003af8:	2304      	movs	r3, #4
 8003afa:	2200      	movs	r2, #0
 8003afc:	2100      	movs	r1, #0
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f001 f994 	bl	8004e2c <VL53L0X_SetGpioConfig>
 8003b04:	4603      	mov	r3, r0
 8003b06:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003b0a:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d121      	bne.n	8003b56 <VL53L0X_StaticInit+0x16a>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8003b12:	2201      	movs	r2, #1
 8003b14:	21ff      	movs	r1, #255	; 0xff
 8003b16:	6878      	ldr	r0, [r7, #4]
 8003b18:	f004 fd12 	bl	8008540 <VL53L0X_WrByte>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8003b22:	f107 031a 	add.w	r3, r7, #26
 8003b26:	461a      	mov	r2, r3
 8003b28:	2184      	movs	r1, #132	; 0x84
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f004 fdb4 	bl	8008698 <VL53L0X_RdWord>
 8003b30:	4603      	mov	r3, r0
 8003b32:	461a      	mov	r2, r3
 8003b34:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8003b3e:	2200      	movs	r2, #0
 8003b40:	21ff      	movs	r1, #255	; 0xff
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f004 fcfc 	bl	8008540 <VL53L0X_WrByte>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	461a      	mov	r2, r3
 8003b4c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003b50:	4313      	orrs	r3, r2
 8003b52:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003b56:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d105      	bne.n	8003b6a <VL53L0X_StaticInit+0x17e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 8003b5e:	8b7b      	ldrh	r3, [r7, #26]
 8003b60:	011b      	lsls	r3, r3, #4
 8003b62:	461a      	mov	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}

	/* After static init, some device parameters may be changed,
	 * so update them
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8003b6a:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d108      	bne.n	8003b84 <VL53L0X_StaticInit+0x198>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8003b72:	f107 031c 	add.w	r3, r7, #28
 8003b76:	4619      	mov	r1, r3
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f000 f8c8 	bl	8003d0e <VL53L0X_GetDeviceParameters>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7


	if (Status == VL53L0X_ERROR_NONE) {
 8003b84:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d110      	bne.n	8003bae <VL53L0X_StaticInit+0x1c2>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8003b8c:	f107 0319 	add.w	r3, r7, #25
 8003b90:	4619      	mov	r1, r3
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f000 f9ac 	bl	8003ef0 <VL53L0X_GetFractionEnable>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		if (Status == VL53L0X_ERROR_NONE)
 8003b9e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d103      	bne.n	8003bae <VL53L0X_StaticInit+0x1c2>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 8003ba6:	7e7a      	ldrb	r2, [r7, #25]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	f883 215d 	strb.w	r2, [r3, #349]	; 0x15d

	}

	if (Status == VL53L0X_ERROR_NONE)
 8003bae:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d107      	bne.n	8003bc6 <VL53L0X_StaticInit+0x1da>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	3308      	adds	r3, #8
 8003bba:	f107 011c 	add.w	r1, r7, #28
 8003bbe:	2278      	movs	r2, #120	; 0x78
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f004 fe11 	bl	80087e8 <memcpy>


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 8003bc6:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d111      	bne.n	8003bf2 <VL53L0X_StaticInit+0x206>
		Status = VL53L0X_RdByte(Dev,
 8003bce:	f107 0319 	add.w	r3, r7, #25
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	2101      	movs	r1, #1
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	f004 fd34 	bl	8008644 <VL53L0X_RdByte>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 8003be2:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d103      	bne.n	8003bf2 <VL53L0X_StaticInit+0x206>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 8003bea:	7e7a      	ldrb	r2, [r7, #25]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 8003bf2:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d107      	bne.n	8003c0a <VL53L0X_StaticInit+0x21e>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	2100      	movs	r1, #0
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f000 f9ea 	bl	8003fd8 <VL53L0X_SetSequenceStepEnable>
 8003c04:	4603      	mov	r3, r0
 8003c06:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8003c0a:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d107      	bne.n	8003c22 <VL53L0X_StaticInit+0x236>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8003c12:	2200      	movs	r2, #0
 8003c14:	2102      	movs	r1, #2
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 f9de 	bl	8003fd8 <VL53L0X_SetSequenceStepEnable>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8003c22:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d103      	bne.n	8003c32 <VL53L0X_StaticInit+0x246>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2203      	movs	r2, #3
 8003c2e:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8003c32:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d109      	bne.n	8003c4e <VL53L0X_StaticInit+0x262>
		Status = VL53L0X_GetVcselPulsePeriod(
 8003c3a:	f107 0313 	add.w	r3, r7, #19
 8003c3e:	461a      	mov	r2, r3
 8003c40:	2100      	movs	r1, #0
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f000 f9b1 	bl	8003faa <VL53L0X_GetVcselPulsePeriod>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003c4e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d103      	bne.n	8003c5e <VL53L0X_StaticInit+0x272>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8003c56:	7cfa      	ldrb	r2, [r7, #19]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			PreRangeVcselPulsePeriod,
			vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8003c5e:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d109      	bne.n	8003c7a <VL53L0X_StaticInit+0x28e>
		Status = VL53L0X_GetVcselPulsePeriod(
 8003c66:	f107 0313 	add.w	r3, r7, #19
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	2101      	movs	r1, #1
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f000 f99b 	bl	8003faa <VL53L0X_GetVcselPulsePeriod>
 8003c74:	4603      	mov	r3, r0
 8003c76:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003c7a:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d103      	bne.n	8003c8a <VL53L0X_StaticInit+0x29e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8003c82:	7cfa      	ldrb	r2, [r7, #19]
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
			FinalRangeVcselPulsePeriod,
			vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8003c8a:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d109      	bne.n	8003ca6 <VL53L0X_StaticInit+0x2ba>
		Status = get_sequence_step_timeout(
 8003c92:	f107 030c 	add.w	r3, r7, #12
 8003c96:	461a      	mov	r2, r3
 8003c98:	2103      	movs	r1, #3
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f002 ff68 	bl	8006b70 <get_sequence_step_timeout>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003ca6:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d103      	bne.n	8003cb6 <VL53L0X_StaticInit+0x2ca>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8003cb6:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d109      	bne.n	8003cd2 <VL53L0X_StaticInit+0x2e6>
		Status = get_sequence_step_timeout(
 8003cbe:	f107 030c 	add.w	r3, r7, #12
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	2104      	movs	r1, #4
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f002 ff52 	bl	8006b70 <get_sequence_step_timeout>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003cd2:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d103      	bne.n	8003ce2 <VL53L0X_StaticInit+0x2f6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8003cda:	68fa      	ldr	r2, [r7, #12]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003ce2:	f997 30a7 	ldrsb.w	r3, [r7, #167]	; 0xa7
}
 8003ce6:	4618      	mov	r0, r3
 8003ce8:	37a8      	adds	r7, #168	; 0xa8
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	bf00      	nop
 8003cf0:	20000010 	.word	0x20000010

08003cf4 <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b085      	sub	sp, #20
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 8003cfc:	239d      	movs	r3, #157	; 0x9d
 8003cfe:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 8003d00:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3714      	adds	r7, #20
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bc80      	pop	{r7}
 8003d0c:	4770      	bx	lr

08003d0e <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8003d0e:	b580      	push	{r7, lr}
 8003d10:	b084      	sub	sp, #16
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6078      	str	r0, [r7, #4]
 8003d16:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	4619      	mov	r1, r3
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f000 f8d3 	bl	8003ecc <VL53L0X_GetDeviceMode>
 8003d26:	4603      	mov	r3, r0
 8003d28:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8003d2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d107      	bne.n	8003d42 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	3308      	adds	r3, #8
 8003d36:	4619      	mov	r1, r3
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f000 fa99 	bl	8004270 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8003d42:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d102      	bne.n	8003d50 <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8003d50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d107      	bne.n	8003d68 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	3310      	adds	r3, #16
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	6878      	ldr	r0, [r7, #4]
 8003d60:	f000 face 	bl	8004300 <VL53L0X_GetXTalkCompensationRateMegaCps>
 8003d64:	4603      	mov	r3, r0
 8003d66:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8003d68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d107      	bne.n	8003d80 <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	3314      	adds	r3, #20
 8003d74:	4619      	mov	r1, r3
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f7ff fc9f 	bl	80036ba <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8003d80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d134      	bne.n	8003df2 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8003d88:	2300      	movs	r3, #0
 8003d8a:	60bb      	str	r3, [r7, #8]
 8003d8c:	e02a      	b.n	8003de4 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8003d8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d12a      	bne.n	8003dec <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8003d96:	68bb      	ldr	r3, [r7, #8]
 8003d98:	b299      	uxth	r1, r3
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	3308      	adds	r3, #8
 8003d9e:	009b      	lsls	r3, r3, #2
 8003da0:	683a      	ldr	r2, [r7, #0]
 8003da2:	4413      	add	r3, r2
 8003da4:	3304      	adds	r3, #4
 8003da6:	461a      	mov	r2, r3
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f000 fbed 	bl	8004588 <VL53L0X_GetLimitCheckValue>
 8003dae:	4603      	mov	r3, r0
 8003db0:	461a      	mov	r2, r3
 8003db2:	7bfb      	ldrb	r3, [r7, #15]
 8003db4:	4313      	orrs	r3, r2
 8003db6:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8003db8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d117      	bne.n	8003df0 <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	b299      	uxth	r1, r3
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	3318      	adds	r3, #24
 8003dc8:	683a      	ldr	r2, [r7, #0]
 8003dca:	4413      	add	r3, r2
 8003dcc:	461a      	mov	r2, r3
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 fb56 	bl	8004480 <VL53L0X_GetLimitCheckEnable>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	7bfb      	ldrb	r3, [r7, #15]
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	3301      	adds	r3, #1
 8003de2:	60bb      	str	r3, [r7, #8]
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	2b05      	cmp	r3, #5
 8003de8:	ddd1      	ble.n	8003d8e <VL53L0X_GetDeviceParameters+0x80>
 8003dea:	e002      	b.n	8003df2 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8003dec:	bf00      	nop
 8003dee:	e000      	b.n	8003df2 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8003df0:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003df2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d107      	bne.n	8003e0a <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	3374      	adds	r3, #116	; 0x74
 8003dfe:	4619      	mov	r1, r3
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f000 fc4f 	bl	80046a4 <VL53L0X_GetWrapAroundCheckEnable>
 8003e06:	4603      	mov	r3, r0
 8003e08:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8003e0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d107      	bne.n	8003e22 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	3304      	adds	r3, #4
 8003e16:	4619      	mov	r1, r3
 8003e18:	6878      	ldr	r0, [r7, #4]
 8003e1a:	f000 f89b 	bl	8003f54 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003e22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d120      	bne.n	8003e6c <VL53L0X_GetDeviceParameters+0x15e>
		for (i = 0; i < VL53L0X_DMAX_LUT_SIZE; i++) {
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	60bb      	str	r3, [r7, #8]
 8003e2e:	e01a      	b.n	8003e66 <VL53L0X_GetDeviceParameters+0x158>
			pDeviceParameters->dmax_lut.ambRate_mcps[i] =
			   Dev->Data.CurrentParameters.dmax_lut.ambRate_mcps[i];
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	3310      	adds	r3, #16
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	4413      	add	r3, r2
 8003e3a:	685a      	ldr	r2, [r3, #4]
			pDeviceParameters->dmax_lut.ambRate_mcps[i] =
 8003e3c:	6839      	ldr	r1, [r7, #0]
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	330e      	adds	r3, #14
 8003e42:	009b      	lsls	r3, r3, #2
 8003e44:	440b      	add	r3, r1
 8003e46:	605a      	str	r2, [r3, #4]
			pDeviceParameters->dmax_lut.dmax_mm[i] =
			   Dev->Data.CurrentParameters.dmax_lut.dmax_mm[i];
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	3316      	adds	r3, #22
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	4413      	add	r3, r2
 8003e52:	689a      	ldr	r2, [r3, #8]
			pDeviceParameters->dmax_lut.dmax_mm[i] =
 8003e54:	6839      	ldr	r1, [r7, #0]
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	3314      	adds	r3, #20
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	440b      	add	r3, r1
 8003e5e:	609a      	str	r2, [r3, #8]
		for (i = 0; i < VL53L0X_DMAX_LUT_SIZE; i++) {
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	3301      	adds	r3, #1
 8003e64:	60bb      	str	r3, [r7, #8]
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	2b06      	cmp	r3, #6
 8003e6a:	dde1      	ble.n	8003e30 <VL53L0X_GetDeviceParameters+0x122>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003e6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003e70:	4618      	mov	r0, r3
 8003e72:	3710      	adds	r7, #16
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}

08003e78 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev,
				    VL53L0X_DeviceModes DeviceMode)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b085      	sub	sp, #20
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	460b      	mov	r3, r1
 8003e82:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003e84:	2300      	movs	r3, #0
 8003e86:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8003e88:	78fb      	ldrb	r3, [r7, #3]
 8003e8a:	2b15      	cmp	r3, #21
 8003e8c:	bf8c      	ite	hi
 8003e8e:	2201      	movhi	r2, #1
 8003e90:	2200      	movls	r2, #0
 8003e92:	b2d2      	uxtb	r2, r2
 8003e94:	2a00      	cmp	r2, #0
 8003e96:	d10e      	bne.n	8003eb6 <VL53L0X_SetDeviceMode+0x3e>
 8003e98:	2201      	movs	r2, #1
 8003e9a:	409a      	lsls	r2, r3
 8003e9c:	4b0a      	ldr	r3, [pc, #40]	; (8003ec8 <VL53L0X_SetDeviceMode+0x50>)
 8003e9e:	4013      	ands	r3, r2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	bf14      	ite	ne
 8003ea4:	2301      	movne	r3, #1
 8003ea6:	2300      	moveq	r3, #0
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d003      	beq.n	8003eb6 <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	78fa      	ldrb	r2, [r7, #3]
 8003eb2:	721a      	strb	r2, [r3, #8]
		break;
 8003eb4:	e001      	b.n	8003eba <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8003eb6:	23f8      	movs	r3, #248	; 0xf8
 8003eb8:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003eba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3714      	adds	r7, #20
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bc80      	pop	{r7}
 8003ec6:	4770      	bx	lr
 8003ec8:	0030000b 	.word	0x0030000b

08003ecc <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b085      	sub	sp, #20
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	7a1a      	ldrb	r2, [r3, #8]
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8003ee2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3714      	adds	r7, #20
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bc80      	pop	{r7}
 8003eee:	4770      	bx	lr

08003ef0 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b084      	sub	sp, #16
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003efa:	2300      	movs	r3, #0
 8003efc:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8003efe:	683a      	ldr	r2, [r7, #0]
 8003f00:	2109      	movs	r1, #9
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f004 fb9e 	bl	8008644 <VL53L0X_RdByte>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8003f0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d106      	bne.n	8003f22 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	781b      	ldrb	r3, [r3, #0]
 8003f18:	f003 0301 	and.w	r3, r3, #1
 8003f1c:	b2da      	uxtb	r2, r3
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8003f22:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3710      	adds	r7, #16
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b084      	sub	sp, #16
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
 8003f36:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8003f3c:	6839      	ldr	r1, [r7, #0]
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f003 faa9 	bl	8007496 <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8003f44:	4603      	mov	r3, r0
 8003f46:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8003f48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3710      	adds	r7, #16
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8003f62:	6839      	ldr	r1, [r7, #0]
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	f003 fb69 	bl	800763c <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8003f6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3710      	adds	r7, #16
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b084      	sub	sp, #16
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	6078      	str	r0, [r7, #4]
 8003f82:	460b      	mov	r3, r1
 8003f84:	70fb      	strb	r3, [r7, #3]
 8003f86:	4613      	mov	r3, r2
 8003f88:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8003f8e:	78ba      	ldrb	r2, [r7, #2]
 8003f90:	78fb      	ldrb	r3, [r7, #3]
 8003f92:	4619      	mov	r1, r3
 8003f94:	6878      	ldr	r0, [r7, #4]
 8003f96:	f002 ffbe 	bl	8006f16 <VL53L0X_set_vcsel_pulse_period>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8003f9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3710      	adds	r7, #16
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b086      	sub	sp, #24
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	60f8      	str	r0, [r7, #12]
 8003fb2:	460b      	mov	r3, r1
 8003fb4:	607a      	str	r2, [r7, #4]
 8003fb6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8003fbc:	7afb      	ldrb	r3, [r7, #11]
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	4619      	mov	r1, r3
 8003fc2:	68f8      	ldr	r0, [r7, #12]
 8003fc4:	f003 fa30 	bl	8007428 <VL53L0X_get_vcsel_pulse_period>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8003fcc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	3718      	adds	r7, #24
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}

08003fd8 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b086      	sub	sp, #24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	460b      	mov	r3, r1
 8003fe2:	70fb      	strb	r3, [r7, #3]
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8003fec:	2300      	movs	r3, #0
 8003fee:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8003ff4:	f107 030f 	add.w	r3, r7, #15
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	2101      	movs	r1, #1
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f004 fb21 	bl	8008644 <VL53L0X_RdByte>
 8004002:	4603      	mov	r3, r0
 8004004:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8004006:	7bfb      	ldrb	r3, [r7, #15]
 8004008:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800400a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d15a      	bne.n	80040c8 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 8004012:	78bb      	ldrb	r3, [r7, #2]
 8004014:	2b01      	cmp	r3, #1
 8004016:	d12b      	bne.n	8004070 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8004018:	78fb      	ldrb	r3, [r7, #3]
 800401a:	2b04      	cmp	r3, #4
 800401c:	d825      	bhi.n	800406a <VL53L0X_SetSequenceStepEnable+0x92>
 800401e:	a201      	add	r2, pc, #4	; (adr r2, 8004024 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8004020:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004024:	08004039 	.word	0x08004039
 8004028:	08004043 	.word	0x08004043
 800402c:	0800404d 	.word	0x0800404d
 8004030:	08004057 	.word	0x08004057
 8004034:	08004061 	.word	0x08004061
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8004038:	7dbb      	ldrb	r3, [r7, #22]
 800403a:	f043 0310 	orr.w	r3, r3, #16
 800403e:	75bb      	strb	r3, [r7, #22]
				break;
 8004040:	e043      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8004042:	7dbb      	ldrb	r3, [r7, #22]
 8004044:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8004048:	75bb      	strb	r3, [r7, #22]
				break;
 800404a:	e03e      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800404c:	7dbb      	ldrb	r3, [r7, #22]
 800404e:	f043 0304 	orr.w	r3, r3, #4
 8004052:	75bb      	strb	r3, [r7, #22]
				break;
 8004054:	e039      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8004056:	7dbb      	ldrb	r3, [r7, #22]
 8004058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800405c:	75bb      	strb	r3, [r7, #22]
				break;
 800405e:	e034      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8004060:	7dbb      	ldrb	r3, [r7, #22]
 8004062:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004066:	75bb      	strb	r3, [r7, #22]
				break;
 8004068:	e02f      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800406a:	23fc      	movs	r3, #252	; 0xfc
 800406c:	75fb      	strb	r3, [r7, #23]
 800406e:	e02c      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8004070:	78fb      	ldrb	r3, [r7, #3]
 8004072:	2b04      	cmp	r3, #4
 8004074:	d825      	bhi.n	80040c2 <VL53L0X_SetSequenceStepEnable+0xea>
 8004076:	a201      	add	r2, pc, #4	; (adr r2, 800407c <VL53L0X_SetSequenceStepEnable+0xa4>)
 8004078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800407c:	08004091 	.word	0x08004091
 8004080:	0800409b 	.word	0x0800409b
 8004084:	080040a5 	.word	0x080040a5
 8004088:	080040af 	.word	0x080040af
 800408c:	080040b9 	.word	0x080040b9
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8004090:	7dbb      	ldrb	r3, [r7, #22]
 8004092:	f023 0310 	bic.w	r3, r3, #16
 8004096:	75bb      	strb	r3, [r7, #22]
				break;
 8004098:	e017      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800409a:	7dbb      	ldrb	r3, [r7, #22]
 800409c:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80040a0:	75bb      	strb	r3, [r7, #22]
				break;
 80040a2:	e012      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 80040a4:	7dbb      	ldrb	r3, [r7, #22]
 80040a6:	f023 0304 	bic.w	r3, r3, #4
 80040aa:	75bb      	strb	r3, [r7, #22]
				break;
 80040ac:	e00d      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 80040ae:	7dbb      	ldrb	r3, [r7, #22]
 80040b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040b4:	75bb      	strb	r3, [r7, #22]
				break;
 80040b6:	e008      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 80040b8:	7dbb      	ldrb	r3, [r7, #22]
 80040ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040be:	75bb      	strb	r3, [r7, #22]
				break;
 80040c0:	e003      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80040c2:	23fc      	movs	r3, #252	; 0xfc
 80040c4:	75fb      	strb	r3, [r7, #23]
 80040c6:	e000      	b.n	80040ca <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 80040c8:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 80040ca:	7bfb      	ldrb	r3, [r7, #15]
 80040cc:	7dba      	ldrb	r2, [r7, #22]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d01e      	beq.n	8004110 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 80040d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d107      	bne.n	80040ea <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 80040da:	7dbb      	ldrb	r3, [r7, #22]
 80040dc:	461a      	mov	r2, r3
 80040de:	2101      	movs	r1, #1
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f004 fa2d 	bl	8008540 <VL53L0X_WrByte>
 80040e6:	4603      	mov	r3, r0
 80040e8:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 80040ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d103      	bne.n	80040fa <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	7dba      	ldrb	r2, [r7, #22]
 80040f6:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 80040fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d106      	bne.n	8004110 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	68db      	ldr	r3, [r3, #12]
 8004106:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8004108:	6939      	ldr	r1, [r7, #16]
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f7ff ff0f 	bl	8003f2e <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8004110:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004114:	4618      	mov	r0, r3
 8004116:	3718      	adds	r7, #24
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 800411c:	b480      	push	{r7}
 800411e:	b087      	sub	sp, #28
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	607b      	str	r3, [r7, #4]
 8004126:	460b      	mov	r3, r1
 8004128:	72fb      	strb	r3, [r7, #11]
 800412a:	4613      	mov	r3, r2
 800412c:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800412e:	2300      	movs	r3, #0
 8004130:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8004138:	7afb      	ldrb	r3, [r7, #11]
 800413a:	2b04      	cmp	r3, #4
 800413c:	d836      	bhi.n	80041ac <sequence_step_enabled+0x90>
 800413e:	a201      	add	r2, pc, #4	; (adr r2, 8004144 <sequence_step_enabled+0x28>)
 8004140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004144:	08004159 	.word	0x08004159
 8004148:	0800416b 	.word	0x0800416b
 800414c:	0800417d 	.word	0x0800417d
 8004150:	0800418f 	.word	0x0800418f
 8004154:	080041a1 	.word	0x080041a1
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8004158:	7abb      	ldrb	r3, [r7, #10]
 800415a:	111b      	asrs	r3, r3, #4
 800415c:	b2db      	uxtb	r3, r3
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	b2da      	uxtb	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	701a      	strb	r2, [r3, #0]
		break;
 8004168:	e022      	b.n	80041b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800416a:	7abb      	ldrb	r3, [r7, #10]
 800416c:	10db      	asrs	r3, r3, #3
 800416e:	b2db      	uxtb	r3, r3
 8004170:	f003 0301 	and.w	r3, r3, #1
 8004174:	b2da      	uxtb	r2, r3
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	701a      	strb	r2, [r3, #0]
		break;
 800417a:	e019      	b.n	80041b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800417c:	7abb      	ldrb	r3, [r7, #10]
 800417e:	109b      	asrs	r3, r3, #2
 8004180:	b2db      	uxtb	r3, r3
 8004182:	f003 0301 	and.w	r3, r3, #1
 8004186:	b2da      	uxtb	r2, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	701a      	strb	r2, [r3, #0]
		break;
 800418c:	e010      	b.n	80041b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800418e:	7abb      	ldrb	r3, [r7, #10]
 8004190:	119b      	asrs	r3, r3, #6
 8004192:	b2db      	uxtb	r3, r3
 8004194:	f003 0301 	and.w	r3, r3, #1
 8004198:	b2da      	uxtb	r2, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	701a      	strb	r2, [r3, #0]
		break;
 800419e:	e007      	b.n	80041b0 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80041a0:	7abb      	ldrb	r3, [r7, #10]
 80041a2:	09db      	lsrs	r3, r3, #7
 80041a4:	b2da      	uxtb	r2, r3
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	701a      	strb	r2, [r3, #0]
		break;
 80041aa:	e001      	b.n	80041b0 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80041ac:	23fc      	movs	r3, #252	; 0xfc
 80041ae:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80041b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	371c      	adds	r7, #28
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bc80      	pop	{r7}
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop

080041c0 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
 80041c8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80041ca:	2300      	movs	r3, #0
 80041cc:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 80041ce:	2300      	movs	r3, #0
 80041d0:	73bb      	strb	r3, [r7, #14]

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80041d2:	f107 030e 	add.w	r3, r7, #14
 80041d6:	461a      	mov	r2, r3
 80041d8:	2101      	movs	r1, #1
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f004 fa32 	bl	8008644 <VL53L0X_RdByte>
 80041e0:	4603      	mov	r3, r0
 80041e2:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 80041e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d107      	bne.n	80041fc <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 80041ec:	7bba      	ldrb	r2, [r7, #14]
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	2100      	movs	r1, #0
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f7ff ff92 	bl	800411c <sequence_step_enabled>
 80041f8:	4603      	mov	r3, r0
 80041fa:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80041fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d108      	bne.n	8004216 <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8004204:	7bba      	ldrb	r2, [r7, #14]
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	3302      	adds	r3, #2
 800420a:	2101      	movs	r1, #1
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f7ff ff85 	bl	800411c <sequence_step_enabled>
 8004212:	4603      	mov	r3, r0
 8004214:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004216:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d108      	bne.n	8004230 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800421e:	7bba      	ldrb	r2, [r7, #14]
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	3301      	adds	r3, #1
 8004224:	2102      	movs	r1, #2
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f7ff ff78 	bl	800411c <sequence_step_enabled>
 800422c:	4603      	mov	r3, r0
 800422e:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004230:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d108      	bne.n	800424a <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8004238:	7bba      	ldrb	r2, [r7, #14]
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	3303      	adds	r3, #3
 800423e:	2103      	movs	r1, #3
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f7ff ff6b 	bl	800411c <sequence_step_enabled>
 8004246:	4603      	mov	r3, r0
 8004248:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800424a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d108      	bne.n	8004264 <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8004252:	7bba      	ldrb	r2, [r7, #14]
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	3304      	adds	r3, #4
 8004258:	2104      	movs	r1, #4
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f7ff ff5e 	bl	800411c <sequence_step_enabled>
 8004260:	4603      	mov	r3, r0
 8004262:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004264:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004268:	4618      	mov	r0, r3
 800426a:	3710      	adds	r7, #16
 800426c:	46bd      	mov	sp, r7
 800426e:	bd80      	pop	{r7, pc}

08004270 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b084      	sub	sp, #16
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800427a:	2300      	movs	r3, #0
 800427c:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800427e:	f107 030c 	add.w	r3, r7, #12
 8004282:	461a      	mov	r2, r3
 8004284:	21f8      	movs	r1, #248	; 0xf8
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f004 fa06 	bl	8008698 <VL53L0X_RdWord>
 800428c:	4603      	mov	r3, r0
 800428e:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 8004290:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d108      	bne.n	80042aa <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 8004298:	f107 0308 	add.w	r3, r7, #8
 800429c:	461a      	mov	r2, r3
 800429e:	2104      	movs	r1, #4
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f004 fa31 	bl	8008708 <VL53L0X_RdDWord>
 80042a6:	4603      	mov	r3, r0
 80042a8:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80042aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d10c      	bne.n	80042cc <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 80042b2:	89bb      	ldrh	r3, [r7, #12]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d005      	beq.n	80042c4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	89ba      	ldrh	r2, [r7, #12]
 80042bc:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	611a      	str	r2, [r3, #16]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80042cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3710      	adds	r7, #16
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 80042d8:	b480      	push	{r7}
 80042da:	b085      	sub	sp, #20
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80042e2:	2300      	movs	r3, #0
 80042e4:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	7d1b      	ldrb	r3, [r3, #20]
 80042ea:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	7bba      	ldrb	r2, [r7, #14]
 80042f0:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 80042f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3714      	adds	r7, #20
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bc80      	pop	{r7}
 80042fe:	4770      	bx	lr

08004300 <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b086      	sub	sp, #24
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800430a:	2300      	movs	r3, #0
 800430c:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 800430e:	f107 030e 	add.w	r3, r7, #14
 8004312:	461a      	mov	r2, r3
 8004314:	2120      	movs	r1, #32
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f004 f9be 	bl	8008698 <VL53L0X_RdWord>
 800431c:	4603      	mov	r3, r0
 800431e:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 8004320:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d118      	bne.n	800435a <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8004328:	89fb      	ldrh	r3, [r7, #14]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d109      	bne.n	8004342 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	699b      	ldr	r3, [r3, #24]
 8004332:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	693a      	ldr	r2, [r7, #16]
 8004338:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	751a      	strb	r2, [r3, #20]
 8004340:	e00b      	b.n	800435a <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 8004342:	89fb      	ldrh	r3, [r7, #14]
 8004344:	00db      	lsls	r3, r3, #3
 8004346:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	693a      	ldr	r2, [r7, #16]
 800434c:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	693a      	ldr	r2, [r7, #16]
 8004352:	619a      	str	r2, [r3, #24]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	751a      	strb	r2, [r3, #20]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800435a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800435e:	4618      	mov	r0, r3
 8004360:	3718      	adds	r7, #24
 8004362:	46bd      	mov	sp, r7
 8004364:	bd80      	pop	{r7, pc}
	...

08004368 <VL53L0X_SetLimitCheckEnable>:
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev,
	uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	460b      	mov	r3, r1
 8004372:	807b      	strh	r3, [r7, #2]
 8004374:	4613      	mov	r3, r2
 8004376:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004378:	2300      	movs	r3, #0
 800437a:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 800437c:	2300      	movs	r3, #0
 800437e:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 8004380:	2300      	movs	r3, #0
 8004382:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 8004384:	2300      	movs	r3, #0
 8004386:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004388:	887b      	ldrh	r3, [r7, #2]
 800438a:	2b05      	cmp	r3, #5
 800438c:	d902      	bls.n	8004394 <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800438e:	23fc      	movs	r3, #252	; 0xfc
 8004390:	75fb      	strb	r3, [r7, #23]
 8004392:	e05b      	b.n	800444c <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 8004394:	787b      	ldrb	r3, [r7, #1]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d106      	bne.n	80043a8 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800439a:	2300      	movs	r3, #0
 800439c:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800439e:	2300      	movs	r3, #0
 80043a0:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 80043a2:	2301      	movs	r3, #1
 80043a4:	73bb      	strb	r3, [r7, #14]
 80043a6:	e00a      	b.n	80043be <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80043a8:	887b      	ldrh	r3, [r7, #2]
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	330a      	adds	r3, #10
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	4413      	add	r3, r2
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 80043b6:	2300      	movs	r3, #0
 80043b8:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 80043ba:	2301      	movs	r3, #1
 80043bc:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 80043be:	887b      	ldrh	r3, [r7, #2]
 80043c0:	2b05      	cmp	r3, #5
 80043c2:	d841      	bhi.n	8004448 <VL53L0X_SetLimitCheckEnable+0xe0>
 80043c4:	a201      	add	r2, pc, #4	; (adr r2, 80043cc <VL53L0X_SetLimitCheckEnable+0x64>)
 80043c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043ca:	bf00      	nop
 80043cc:	080043e5 	.word	0x080043e5
 80043d0:	080043ef 	.word	0x080043ef
 80043d4:	08004405 	.word	0x08004405
 80043d8:	0800440f 	.word	0x0800440f
 80043dc:	08004419 	.word	0x08004419
 80043e0:	08004431 	.word	0x08004431

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	7bfa      	ldrb	r2, [r7, #15]
 80043e8:	f883 2020 	strb.w	r2, [r3, #32]
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 80043ec:	e02e      	b.n	800444c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 80043f2:	b29b      	uxth	r3, r3
 80043f4:	461a      	mov	r2, r3
 80043f6:	2144      	movs	r1, #68	; 0x44
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f004 f8c5 	bl	8008588 <VL53L0X_WrWord>
 80043fe:	4603      	mov	r3, r0
 8004400:	75fb      	strb	r3, [r7, #23]

			break;
 8004402:	e023      	b.n	800444c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	7bfa      	ldrb	r2, [r7, #15]
 8004408:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 800440c:	e01e      	b.n	800444c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	7bfa      	ldrb	r2, [r7, #15]
 8004412:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 8004416:	e019      	b.n	800444c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8004418:	7bbb      	ldrb	r3, [r7, #14]
 800441a:	005b      	lsls	r3, r3, #1
 800441c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800441e:	7b7b      	ldrb	r3, [r7, #13]
 8004420:	22fe      	movs	r2, #254	; 0xfe
 8004422:	2160      	movs	r1, #96	; 0x60
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f004 f8d9 	bl	80085dc <VL53L0X_UpdateByte>
 800442a:	4603      	mov	r3, r0
 800442c:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 800442e:	e00d      	b.n	800444c <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8004430:	7bbb      	ldrb	r3, [r7, #14]
 8004432:	011b      	lsls	r3, r3, #4
 8004434:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8004436:	7b7b      	ldrb	r3, [r7, #13]
 8004438:	22ef      	movs	r2, #239	; 0xef
 800443a:	2160      	movs	r1, #96	; 0x60
 800443c:	6878      	ldr	r0, [r7, #4]
 800443e:	f004 f8cd 	bl	80085dc <VL53L0X_UpdateByte>
 8004442:	4603      	mov	r3, r0
 8004444:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 8004446:	e001      	b.n	800444c <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004448:	23fc      	movs	r3, #252	; 0xfc
 800444a:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800444c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d10f      	bne.n	8004474 <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 8004454:	787b      	ldrb	r3, [r7, #1]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d106      	bne.n	8004468 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800445a:	887b      	ldrh	r3, [r7, #2]
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	4413      	add	r3, r2
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2020 	strb.w	r2, [r3, #32]
 8004466:	e005      	b.n	8004474 <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004468:	887b      	ldrh	r3, [r7, #2]
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	4413      	add	r3, r2
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2020 	strb.w	r2, [r3, #32]
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004474:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004478:	4618      	mov	r0, r3
 800447a:	3718      	adds	r7, #24
 800447c:	46bd      	mov	sp, r7
 800447e:	bd80      	pop	{r7, pc}

08004480 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev,
	uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 8004480:	b480      	push	{r7}
 8004482:	b087      	sub	sp, #28
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	460b      	mov	r3, r1
 800448a:	607a      	str	r2, [r7, #4]
 800448c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800448e:	2300      	movs	r3, #0
 8004490:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8004492:	897b      	ldrh	r3, [r7, #10]
 8004494:	2b05      	cmp	r3, #5
 8004496:	d905      	bls.n	80044a4 <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004498:	23fc      	movs	r3, #252	; 0xfc
 800449a:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	701a      	strb	r2, [r3, #0]
 80044a2:	e008      	b.n	80044b6 <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80044a4:	897b      	ldrh	r3, [r7, #10]
 80044a6:	68fa      	ldr	r2, [r7, #12]
 80044a8:	4413      	add	r3, r2
 80044aa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044ae:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	7dba      	ldrb	r2, [r7, #22]
 80044b4:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80044b6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	371c      	adds	r7, #28
 80044be:	46bd      	mov	sp, r7
 80044c0:	bc80      	pop	{r7}
 80044c2:	4770      	bx	lr

080044c4 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b086      	sub	sp, #24
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	460b      	mov	r3, r1
 80044ce:	607a      	str	r2, [r7, #4]
 80044d0:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80044d2:	2300      	movs	r3, #0
 80044d4:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 80044d6:	897b      	ldrh	r3, [r7, #10]
 80044d8:	68fa      	ldr	r2, [r7, #12]
 80044da:	4413      	add	r3, r2
 80044dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044e0:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 80044e2:	7dbb      	ldrb	r3, [r7, #22]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d107      	bne.n	80044f8 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80044e8:	897b      	ldrh	r3, [r7, #10]
 80044ea:	68fa      	ldr	r2, [r7, #12]
 80044ec:	330a      	adds	r3, #10
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	4413      	add	r3, r2
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	605a      	str	r2, [r3, #4]
 80044f6:	e040      	b.n	800457a <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 80044f8:	897b      	ldrh	r3, [r7, #10]
 80044fa:	2b05      	cmp	r3, #5
 80044fc:	d830      	bhi.n	8004560 <VL53L0X_SetLimitCheckValue+0x9c>
 80044fe:	a201      	add	r2, pc, #4	; (adr r2, 8004504 <VL53L0X_SetLimitCheckValue+0x40>)
 8004500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004504:	0800451d 	.word	0x0800451d
 8004508:	08004525 	.word	0x08004525
 800450c:	0800453b 	.word	0x0800453b
 8004510:	08004543 	.word	0x08004543
 8004514:	0800454b 	.word	0x0800454b
 8004518:	0800454b 	.word	0x0800454b

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	62da      	str	r2, [r3, #44]	; 0x2c
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 8004522:	e01f      	b.n	8004564 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8004528:	b29b      	uxth	r3, r3
 800452a:	461a      	mov	r2, r3
 800452c:	2144      	movs	r1, #68	; 0x44
 800452e:	68f8      	ldr	r0, [r7, #12]
 8004530:	f004 f82a 	bl	8008588 <VL53L0X_WrWord>
 8004534:	4603      	mov	r3, r0
 8004536:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8004538:	e014      	b.n	8004564 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	687a      	ldr	r2, [r7, #4]
 800453e:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 8004540:	e010      	b.n	8004564 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	687a      	ldr	r2, [r7, #4]
 8004546:	639a      	str	r2, [r3, #56]	; 0x38
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8004548:	e00c      	b.n	8004564 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800454e:	b29b      	uxth	r3, r3
 8004550:	461a      	mov	r2, r3
 8004552:	2164      	movs	r1, #100	; 0x64
 8004554:	68f8      	ldr	r0, [r7, #12]
 8004556:	f004 f817 	bl	8008588 <VL53L0X_WrWord>
 800455a:	4603      	mov	r3, r0
 800455c:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800455e:	e001      	b.n	8004564 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004560:	23fc      	movs	r3, #252	; 0xfc
 8004562:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8004564:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d106      	bne.n	800457a <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800456c:	897b      	ldrh	r3, [r7, #10]
 800456e:	68fa      	ldr	r2, [r7, #12]
 8004570:	330a      	adds	r3, #10
 8004572:	009b      	lsls	r3, r3, #2
 8004574:	4413      	add	r3, r2
 8004576:	687a      	ldr	r2, [r7, #4]
 8004578:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800457a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800457e:	4618      	mov	r0, r3
 8004580:	3718      	adds	r7, #24
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop

08004588 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b088      	sub	sp, #32
 800458c:	af00      	add	r7, sp, #0
 800458e:	60f8      	str	r0, [r7, #12]
 8004590:	460b      	mov	r3, r1
 8004592:	607a      	str	r2, [r7, #4]
 8004594:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004596:	2300      	movs	r3, #0
 8004598:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800459a:	2300      	movs	r3, #0
 800459c:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800459e:	897b      	ldrh	r3, [r7, #10]
 80045a0:	2b05      	cmp	r3, #5
 80045a2:	d847      	bhi.n	8004634 <VL53L0X_GetLimitCheckValue+0xac>
 80045a4:	a201      	add	r2, pc, #4	; (adr r2, 80045ac <VL53L0X_GetLimitCheckValue+0x24>)
 80045a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045aa:	bf00      	nop
 80045ac:	080045c5 	.word	0x080045c5
 80045b0:	080045d1 	.word	0x080045d1
 80045b4:	080045f7 	.word	0x080045f7
 80045b8:	08004603 	.word	0x08004603
 80045bc:	0800460f 	.word	0x0800460f
 80045c0:	0800460f 	.word	0x0800460f

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045c8:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 80045ca:	2300      	movs	r3, #0
 80045cc:	77bb      	strb	r3, [r7, #30]
		break;
 80045ce:	e033      	b.n	8004638 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80045d0:	f107 0316 	add.w	r3, r7, #22
 80045d4:	461a      	mov	r2, r3
 80045d6:	2144      	movs	r1, #68	; 0x44
 80045d8:	68f8      	ldr	r0, [r7, #12]
 80045da:	f004 f85d 	bl	8008698 <VL53L0X_RdWord>
 80045de:	4603      	mov	r3, r0
 80045e0:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 80045e2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d102      	bne.n	80045f0 <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80045ea:	8afb      	ldrh	r3, [r7, #22]
 80045ec:	025b      	lsls	r3, r3, #9
 80045ee:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 80045f0:	2301      	movs	r3, #1
 80045f2:	77bb      	strb	r3, [r7, #30]
		break;
 80045f4:	e020      	b.n	8004638 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045fa:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 80045fc:	2300      	movs	r3, #0
 80045fe:	77bb      	strb	r3, [r7, #30]
		break;
 8004600:	e01a      	b.n	8004638 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004606:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
			TempFix1616);
		EnableZeroValue = 0;
 8004608:	2300      	movs	r3, #0
 800460a:	77bb      	strb	r3, [r7, #30]
		break;
 800460c:	e014      	b.n	8004638 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800460e:	f107 0316 	add.w	r3, r7, #22
 8004612:	461a      	mov	r2, r3
 8004614:	2164      	movs	r1, #100	; 0x64
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	f004 f83e 	bl	8008698 <VL53L0X_RdWord>
 800461c:	4603      	mov	r3, r0
 800461e:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 8004620:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d102      	bne.n	800462e <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8004628:	8afb      	ldrh	r3, [r7, #22]
 800462a:	025b      	lsls	r3, r3, #9
 800462c:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 800462e:	2300      	movs	r3, #0
 8004630:	77bb      	strb	r3, [r7, #30]
		break;
 8004632:	e001      	b.n	8004638 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004634:	23fc      	movs	r3, #252	; 0xfc
 8004636:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004638:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d12a      	bne.n	8004696 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 8004640:	7fbb      	ldrb	r3, [r7, #30]
 8004642:	2b01      	cmp	r3, #1
 8004644:	d124      	bne.n	8004690 <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8004646:	69bb      	ldr	r3, [r7, #24]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d110      	bne.n	800466e <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 800464c:	897b      	ldrh	r3, [r7, #10]
 800464e:	68fa      	ldr	r2, [r7, #12]
 8004650:	330a      	adds	r3, #10
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	4413      	add	r3, r2
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	69ba      	ldr	r2, [r7, #24]
 800465e:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004660:	897b      	ldrh	r3, [r7, #10]
 8004662:	68fa      	ldr	r2, [r7, #12]
 8004664:	4413      	add	r3, r2
 8004666:	2200      	movs	r2, #0
 8004668:	f883 2020 	strb.w	r2, [r3, #32]
 800466c:	e013      	b.n	8004696 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	69ba      	ldr	r2, [r7, #24]
 8004672:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004674:	897b      	ldrh	r3, [r7, #10]
 8004676:	68fa      	ldr	r2, [r7, #12]
 8004678:	330a      	adds	r3, #10
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	4413      	add	r3, r2
 800467e:	69ba      	ldr	r2, [r7, #24]
 8004680:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 8004682:	897b      	ldrh	r3, [r7, #10]
 8004684:	68fa      	ldr	r2, [r7, #12]
 8004686:	4413      	add	r3, r2
 8004688:	2201      	movs	r2, #1
 800468a:	f883 2020 	strb.w	r2, [r3, #32]
 800468e:	e002      	b.n	8004696 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	69ba      	ldr	r2, [r7, #24]
 8004694:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004696:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800469a:	4618      	mov	r0, r3
 800469c:	3720      	adds	r7, #32
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop

080046a4 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b084      	sub	sp, #16
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	6078      	str	r0, [r7, #4]
 80046ac:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80046ae:	2300      	movs	r3, #0
 80046b0:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 80046b2:	f107 030e 	add.w	r3, r7, #14
 80046b6:	461a      	mov	r2, r3
 80046b8:	2101      	movs	r1, #1
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f003 ffc2 	bl	8008644 <VL53L0X_RdByte>
 80046c0:	4603      	mov	r3, r0
 80046c2:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 80046c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d10e      	bne.n	80046ea <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 80046cc:	7bba      	ldrb	r2, [r7, #14]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
		if (data & (0x01 << 7))
 80046d4:	7bbb      	ldrb	r3, [r7, #14]
 80046d6:	b25b      	sxtb	r3, r3
 80046d8:	2b00      	cmp	r3, #0
 80046da:	da03      	bge.n	80046e4 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	2201      	movs	r2, #1
 80046e0:	701a      	strb	r2, [r3, #0]
 80046e2:	e002      	b.n	80046ea <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	2200      	movs	r2, #0
 80046e8:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 80046ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d104      	bne.n	80046fc <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	781a      	ldrb	r2, [r3, #0]
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80046fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004700:	4618      	mov	r0, r3
 8004702:	3710      	adds	r7, #16
 8004704:	46bd      	mov	sp, r7
 8004706:	bd80      	pop	{r7, pc}

08004708 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004710:	2300      	movs	r3, #0
 8004712:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8004714:	f107 030e 	add.w	r3, r7, #14
 8004718:	4619      	mov	r1, r3
 800471a:	6878      	ldr	r0, [r7, #4]
 800471c:	f7ff fbd6 	bl	8003ecc <VL53L0X_GetDeviceMode>
 8004720:	4603      	mov	r3, r0
 8004722:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram
	 */
	if (Status == VL53L0X_ERROR_NONE
 8004724:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d107      	bne.n	800473c <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800472c:	7bbb      	ldrb	r3, [r7, #14]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d104      	bne.n	800473c <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f000 f924 	bl	8004980 <VL53L0X_StartMeasurement>
 8004738:	4603      	mov	r3, r0
 800473a:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800473c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d104      	bne.n	800474e <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8004744:	6878      	ldr	r0, [r7, #4]
 8004746:	f001 fbca 	bl	8005ede <VL53L0X_measurement_poll_for_completion>
 800474a:	4603      	mov	r3, r0
 800474c:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800474e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d106      	bne.n	8004764 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8004756:	7bbb      	ldrb	r3, [r7, #14]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d103      	bne.n	8004764 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2203      	movs	r2, #3
 8004760:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e


	LOG_FUNCTION_END(Status);
	return Status;
 8004764:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004768:	4618      	mov	r0, r3
 800476a:	3710      	adds	r7, #16
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}

08004770 <VL53L0X_PerformRefCalibration>:
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b086      	sub	sp, #24
 8004774:	af00      	add	r7, sp, #0
 8004776:	60f8      	str	r0, [r7, #12]
 8004778:	60b9      	str	r1, [r7, #8]
 800477a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800477c:	2300      	movs	r3, #0
 800477e:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 8004780:	2301      	movs	r3, #1
 8004782:	687a      	ldr	r2, [r7, #4]
 8004784:	68b9      	ldr	r1, [r7, #8]
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f001 fb6c 	bl	8005e64 <VL53L0X_perform_ref_calibration>
 800478c:	4603      	mov	r3, r0
 800478e:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 8004790:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004794:	4618      	mov	r0, r3
 8004796:	3718      	adds	r7, #24
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b086      	sub	sp, #24
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
 80047a4:	460b      	mov	r3, r1
 80047a6:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80047a8:	2300      	movs	r3, #0
 80047aa:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 80047b2:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	switch (InterruptConfig) {
 80047b4:	7dbb      	ldrb	r3, [r7, #22]
 80047b6:	2b03      	cmp	r3, #3
 80047b8:	f000 8093 	beq.w	80048e2 <VL53L0X_CheckAndLoadInterruptSettings+0x146>
 80047bc:	2b03      	cmp	r3, #3
 80047be:	f300 80d6 	bgt.w	800496e <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d002      	beq.n	80047cc <VL53L0X_CheckAndLoadInterruptSettings+0x30>
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d047      	beq.n	800485a <VL53L0X_CheckAndLoadInterruptSettings+0xbe>
 80047ca:	e0d0      	b.n	800496e <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 80047cc:	f107 030c 	add.w	r3, r7, #12
 80047d0:	f107 0210 	add.w	r2, r7, #16
 80047d4:	2101      	movs	r1, #1
 80047d6:	6878      	ldr	r0, [r7, #4]
 80047d8:	f000 fc4c 	bl	8005074 <VL53L0X_GetInterruptThresholds>
 80047dc:	4603      	mov	r3, r0
 80047de:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if ((ThresholdLow > 255*65536) &&
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 80047e6:	f240 80bd 	bls.w	8004964 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
 80047ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	f040 80b8 	bne.w	8004964 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 80047f4:	78fb      	ldrb	r3, [r7, #3]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d006      	beq.n	8004808 <VL53L0X_CheckAndLoadInterruptSettings+0x6c>
				Status = VL53L0X_load_tuning_settings(Dev,
 80047fa:	4960      	ldr	r1, [pc, #384]	; (800497c <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f002 ffcf 	bl	80077a0 <VL53L0X_load_tuning_settings>
 8004802:	4603      	mov	r3, r0
 8004804:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 8004806:	e0ad      	b.n	8004964 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8004808:	2204      	movs	r2, #4
 800480a:	21ff      	movs	r1, #255	; 0xff
 800480c:	6878      	ldr	r0, [r7, #4]
 800480e:	f003 fe97 	bl	8008540 <VL53L0X_WrByte>
 8004812:	4603      	mov	r3, r0
 8004814:	461a      	mov	r2, r3
 8004816:	7dfb      	ldrb	r3, [r7, #23]
 8004818:	4313      	orrs	r3, r2
 800481a:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800481c:	2200      	movs	r2, #0
 800481e:	2170      	movs	r1, #112	; 0x70
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f003 fe8d 	bl	8008540 <VL53L0X_WrByte>
 8004826:	4603      	mov	r3, r0
 8004828:	461a      	mov	r2, r3
 800482a:	7dfb      	ldrb	r3, [r7, #23]
 800482c:	4313      	orrs	r3, r2
 800482e:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8004830:	2200      	movs	r2, #0
 8004832:	21ff      	movs	r1, #255	; 0xff
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f003 fe83 	bl	8008540 <VL53L0X_WrByte>
 800483a:	4603      	mov	r3, r0
 800483c:	461a      	mov	r2, r3
 800483e:	7dfb      	ldrb	r3, [r7, #23]
 8004840:	4313      	orrs	r3, r2
 8004842:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8004844:	2200      	movs	r2, #0
 8004846:	2180      	movs	r1, #128	; 0x80
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f003 fe79 	bl	8008540 <VL53L0X_WrByte>
 800484e:	4603      	mov	r3, r0
 8004850:	461a      	mov	r2, r3
 8004852:	7dfb      	ldrb	r3, [r7, #23]
 8004854:	4313      	orrs	r3, r2
 8004856:	75fb      	strb	r3, [r7, #23]
		break;
 8004858:	e084      	b.n	8004964 <VL53L0X_CheckAndLoadInterruptSettings+0x1c8>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 800485a:	f107 030c 	add.w	r3, r7, #12
 800485e:	f107 0210 	add.w	r2, r7, #16
 8004862:	2101      	movs	r1, #1
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f000 fc05 	bl	8005074 <VL53L0X_GetInterruptThresholds>
 800486a:	4603      	mov	r3, r0
 800486c:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if ((ThresholdHigh > 0) &&
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d079      	beq.n	8004968 <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
 8004874:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d175      	bne.n	8004968 <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 800487c:	78fb      	ldrb	r3, [r7, #3]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d006      	beq.n	8004890 <VL53L0X_CheckAndLoadInterruptSettings+0xf4>
				Status = VL53L0X_load_tuning_settings(Dev,
 8004882:	493e      	ldr	r1, [pc, #248]	; (800497c <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f002 ff8b 	bl	80077a0 <VL53L0X_load_tuning_settings>
 800488a:	4603      	mov	r3, r0
 800488c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 800488e:	e06b      	b.n	8004968 <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8004890:	2204      	movs	r2, #4
 8004892:	21ff      	movs	r1, #255	; 0xff
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f003 fe53 	bl	8008540 <VL53L0X_WrByte>
 800489a:	4603      	mov	r3, r0
 800489c:	461a      	mov	r2, r3
 800489e:	7dfb      	ldrb	r3, [r7, #23]
 80048a0:	4313      	orrs	r3, r2
 80048a2:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 80048a4:	2200      	movs	r2, #0
 80048a6:	2170      	movs	r1, #112	; 0x70
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f003 fe49 	bl	8008540 <VL53L0X_WrByte>
 80048ae:	4603      	mov	r3, r0
 80048b0:	461a      	mov	r2, r3
 80048b2:	7dfb      	ldrb	r3, [r7, #23]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80048b8:	2200      	movs	r2, #0
 80048ba:	21ff      	movs	r1, #255	; 0xff
 80048bc:	6878      	ldr	r0, [r7, #4]
 80048be:	f003 fe3f 	bl	8008540 <VL53L0X_WrByte>
 80048c2:	4603      	mov	r3, r0
 80048c4:	461a      	mov	r2, r3
 80048c6:	7dfb      	ldrb	r3, [r7, #23]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80048cc:	2200      	movs	r2, #0
 80048ce:	2180      	movs	r1, #128	; 0x80
 80048d0:	6878      	ldr	r0, [r7, #4]
 80048d2:	f003 fe35 	bl	8008540 <VL53L0X_WrByte>
 80048d6:	4603      	mov	r3, r0
 80048d8:	461a      	mov	r2, r3
 80048da:	7dfb      	ldrb	r3, [r7, #23]
 80048dc:	4313      	orrs	r3, r2
 80048de:	75fb      	strb	r3, [r7, #23]
		break;
 80048e0:	e042      	b.n	8004968 <VL53L0X_CheckAndLoadInterruptSettings+0x1cc>
	case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
		Status = VL53L0X_GetInterruptThresholds(Dev,
 80048e2:	f107 030c 	add.w	r3, r7, #12
 80048e6:	f107 0210 	add.w	r2, r7, #16
 80048ea:	2101      	movs	r1, #1
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f000 fbc1 	bl	8005074 <VL53L0X_GetInterruptThresholds>
 80048f2:	4603      	mov	r3, r0
 80048f4:	75fb      	strb	r3, [r7, #23]
					VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
					&ThresholdLow, &ThresholdHigh);

		if (Status == VL53L0X_ERROR_NONE) {
 80048f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d136      	bne.n	800496c <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
			if (StartNotStopFlag != 0) {
 80048fe:	78fb      	ldrb	r3, [r7, #3]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d006      	beq.n	8004912 <VL53L0X_CheckAndLoadInterruptSettings+0x176>
				Status = VL53L0X_load_tuning_settings(Dev,
 8004904:	491d      	ldr	r1, [pc, #116]	; (800497c <VL53L0X_CheckAndLoadInterruptSettings+0x1e0>)
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f002 ff4a 	bl	80077a0 <VL53L0X_load_tuning_settings>
 800490c:	4603      	mov	r3, r0
 800490e:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
			}
		}
		break;
 8004910:	e02c      	b.n	800496c <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8004912:	2204      	movs	r2, #4
 8004914:	21ff      	movs	r1, #255	; 0xff
 8004916:	6878      	ldr	r0, [r7, #4]
 8004918:	f003 fe12 	bl	8008540 <VL53L0X_WrByte>
 800491c:	4603      	mov	r3, r0
 800491e:	461a      	mov	r2, r3
 8004920:	7dfb      	ldrb	r3, [r7, #23]
 8004922:	4313      	orrs	r3, r2
 8004924:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8004926:	2200      	movs	r2, #0
 8004928:	2170      	movs	r1, #112	; 0x70
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f003 fe08 	bl	8008540 <VL53L0X_WrByte>
 8004930:	4603      	mov	r3, r0
 8004932:	461a      	mov	r2, r3
 8004934:	7dfb      	ldrb	r3, [r7, #23]
 8004936:	4313      	orrs	r3, r2
 8004938:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800493a:	2200      	movs	r2, #0
 800493c:	21ff      	movs	r1, #255	; 0xff
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f003 fdfe 	bl	8008540 <VL53L0X_WrByte>
 8004944:	4603      	mov	r3, r0
 8004946:	461a      	mov	r2, r3
 8004948:	7dfb      	ldrb	r3, [r7, #23]
 800494a:	4313      	orrs	r3, r2
 800494c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800494e:	2200      	movs	r2, #0
 8004950:	2180      	movs	r1, #128	; 0x80
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f003 fdf4 	bl	8008540 <VL53L0X_WrByte>
 8004958:	4603      	mov	r3, r0
 800495a:	461a      	mov	r2, r3
 800495c:	7dfb      	ldrb	r3, [r7, #23]
 800495e:	4313      	orrs	r3, r2
 8004960:	75fb      	strb	r3, [r7, #23]
		break;
 8004962:	e003      	b.n	800496c <VL53L0X_CheckAndLoadInterruptSettings+0x1d0>
		break;
 8004964:	bf00      	nop
 8004966:	e002      	b.n	800496e <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
		break;
 8004968:	bf00      	nop
 800496a:	e000      	b.n	800496e <VL53L0X_CheckAndLoadInterruptSettings+0x1d2>
		break;
 800496c:	bf00      	nop
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800496e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004972:	4618      	mov	r0, r3
 8004974:	3718      	adds	r7, #24
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}
 800497a:	bf00      	nop
 800497c:	20000104 	.word	0x20000104

08004980 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b086      	sub	sp, #24
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004988:	2300      	movs	r3, #0
 800498a:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 800498c:	2301      	movs	r3, #1
 800498e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8004990:	f107 030e 	add.w	r3, r7, #14
 8004994:	4619      	mov	r1, r3
 8004996:	6878      	ldr	r0, [r7, #4]
 8004998:	f7ff fa98 	bl	8003ecc <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 800499c:	2201      	movs	r2, #1
 800499e:	2180      	movs	r1, #128	; 0x80
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f003 fdcd 	bl	8008540 <VL53L0X_WrByte>
 80049a6:	4603      	mov	r3, r0
 80049a8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80049aa:	2201      	movs	r2, #1
 80049ac:	21ff      	movs	r1, #255	; 0xff
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f003 fdc6 	bl	8008540 <VL53L0X_WrByte>
 80049b4:	4603      	mov	r3, r0
 80049b6:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 80049b8:	2200      	movs	r2, #0
 80049ba:	2100      	movs	r1, #0
 80049bc:	6878      	ldr	r0, [r7, #4]
 80049be:	f003 fdbf 	bl	8008540 <VL53L0X_WrByte>
 80049c2:	4603      	mov	r3, r0
 80049c4:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f893 3166 	ldrb.w	r3, [r3, #358]	; 0x166
 80049cc:	461a      	mov	r2, r3
 80049ce:	2191      	movs	r1, #145	; 0x91
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f003 fdb5 	bl	8008540 <VL53L0X_WrByte>
 80049d6:	4603      	mov	r3, r0
 80049d8:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 80049da:	2201      	movs	r2, #1
 80049dc:	2100      	movs	r1, #0
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f003 fdae 	bl	8008540 <VL53L0X_WrByte>
 80049e4:	4603      	mov	r3, r0
 80049e6:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80049e8:	2200      	movs	r2, #0
 80049ea:	21ff      	movs	r1, #255	; 0xff
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f003 fda7 	bl	8008540 <VL53L0X_WrByte>
 80049f2:	4603      	mov	r3, r0
 80049f4:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 80049f6:	2200      	movs	r2, #0
 80049f8:	2180      	movs	r1, #128	; 0x80
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f003 fda0 	bl	8008540 <VL53L0X_WrByte>
 8004a00:	4603      	mov	r3, r0
 8004a02:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 8004a04:	7bbb      	ldrb	r3, [r7, #14]
 8004a06:	2b03      	cmp	r3, #3
 8004a08:	d054      	beq.n	8004ab4 <VL53L0X_StartMeasurement+0x134>
 8004a0a:	2b03      	cmp	r3, #3
 8004a0c:	dc6c      	bgt.n	8004ae8 <VL53L0X_StartMeasurement+0x168>
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d002      	beq.n	8004a18 <VL53L0X_StartMeasurement+0x98>
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d034      	beq.n	8004a80 <VL53L0X_StartMeasurement+0x100>
 8004a16:	e067      	b.n	8004ae8 <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8004a18:	2201      	movs	r2, #1
 8004a1a:	2100      	movs	r1, #0
 8004a1c:	6878      	ldr	r0, [r7, #4]
 8004a1e:	f003 fd8f 	bl	8008540 <VL53L0X_WrByte>
 8004a22:	4603      	mov	r3, r0
 8004a24:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 8004a26:	7bfb      	ldrb	r3, [r7, #15]
 8004a28:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 8004a2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d15d      	bne.n	8004aee <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 8004a32:	2300      	movs	r3, #0
 8004a34:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 8004a36:	693b      	ldr	r3, [r7, #16]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d008      	beq.n	8004a4e <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 8004a3c:	f107 030d 	add.w	r3, r7, #13
 8004a40:	461a      	mov	r2, r3
 8004a42:	2100      	movs	r1, #0
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f003 fdfd 	bl	8008644 <VL53L0X_RdByte>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	3301      	adds	r3, #1
 8004a52:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8004a54:	7b7a      	ldrb	r2, [r7, #13]
 8004a56:	7bfb      	ldrb	r3, [r7, #15]
 8004a58:	4013      	ands	r3, r2
 8004a5a:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8004a5c:	7bfa      	ldrb	r2, [r7, #15]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d107      	bne.n	8004a72 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 8004a62:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d103      	bne.n	8004a72 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004a70:	d3e1      	bcc.n	8004a36 <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004a78:	d339      	bcc.n	8004aee <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 8004a7a:	23f9      	movs	r3, #249	; 0xf9
 8004a7c:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8004a7e:	e036      	b.n	8004aee <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8004a80:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d105      	bne.n	8004a94 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8004a88:	2101      	movs	r1, #1
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f7ff fe86 	bl	800479c <VL53L0X_CheckAndLoadInterruptSettings>
 8004a90:	4603      	mov	r3, r0
 8004a92:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8004a94:	2202      	movs	r2, #2
 8004a96:	2100      	movs	r1, #0
 8004a98:	6878      	ldr	r0, [r7, #4]
 8004a9a:	f003 fd51 	bl	8008540 <VL53L0X_WrByte>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 8004aa2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d123      	bne.n	8004af2 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	2204      	movs	r2, #4
 8004aae:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
		}
		break;
 8004ab2:	e01e      	b.n	8004af2 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8004ab4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d105      	bne.n	8004ac8 <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8004abc:	2101      	movs	r1, #1
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f7ff fe6c 	bl	800479c <VL53L0X_CheckAndLoadInterruptSettings>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8004ac8:	2204      	movs	r2, #4
 8004aca:	2100      	movs	r1, #0
 8004acc:	6878      	ldr	r0, [r7, #4]
 8004ace:	f003 fd37 	bl	8008540 <VL53L0X_WrByte>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 8004ad6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d10b      	bne.n	8004af6 <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2204      	movs	r2, #4
 8004ae2:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
		}
		break;
 8004ae6:	e006      	b.n	8004af6 <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8004ae8:	23f8      	movs	r3, #248	; 0xf8
 8004aea:	75fb      	strb	r3, [r7, #23]
 8004aec:	e004      	b.n	8004af8 <VL53L0X_StartMeasurement+0x178>
		break;
 8004aee:	bf00      	nop
 8004af0:	e002      	b.n	8004af8 <VL53L0X_StartMeasurement+0x178>
		break;
 8004af2:	bf00      	nop
 8004af4:	e000      	b.n	8004af8 <VL53L0X_StartMeasurement+0x178>
		break;
 8004af6:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 8004af8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3718      	adds	r7, #24
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b084      	sub	sp, #16
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	73fb      	strb	r3, [r7, #15]
	uint8_t InterruptConfig;
	uint32_t InterruptMask;

	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8004b18:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 8004b1a:	7bbb      	ldrb	r3, [r7, #14]
 8004b1c:	2b04      	cmp	r3, #4
 8004b1e:	d112      	bne.n	8004b46 <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8004b20:	f107 0308 	add.w	r3, r7, #8
 8004b24:	4619      	mov	r1, r3
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f000 fb1a 	bl	8005160 <VL53L0X_GetInterruptMaskStatus>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	2b04      	cmp	r3, #4
 8004b34:	d103      	bne.n	8004b3e <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	2201      	movs	r2, #1
 8004b3a:	701a      	strb	r2, [r3, #0]
 8004b3c:	e01c      	b.n	8004b78 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	2200      	movs	r2, #0
 8004b42:	701a      	strb	r2, [r3, #0]
 8004b44:	e018      	b.n	8004b78 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8004b46:	f107 030d 	add.w	r3, r7, #13
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	2114      	movs	r1, #20
 8004b4e:	6878      	ldr	r0, [r7, #4]
 8004b50:	f003 fd78 	bl	8008644 <VL53L0X_RdByte>
 8004b54:	4603      	mov	r3, r0
 8004b56:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8004b58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d10b      	bne.n	8004b78 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8004b60:	7b7b      	ldrb	r3, [r7, #13]
 8004b62:	f003 0301 	and.w	r3, r3, #1
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d003      	beq.n	8004b72 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	701a      	strb	r2, [r3, #0]
 8004b70:	e002      	b.n	8004b78 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	2200      	movs	r2, #0
 8004b76:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004b78:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3710      	adds	r7, #16
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8004b84:	b5b0      	push	{r4, r5, r7, lr}
 8004b86:	b096      	sub	sp, #88	; 0x58
 8004b88:	af02      	add	r7, sp, #8
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8004b94:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004b98:	230c      	movs	r3, #12
 8004b9a:	2114      	movs	r1, #20
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f003 fca3 	bl	80084e8 <VL53L0X_ReadMulti>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8004ba8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	f040 80d1 	bne.w	8004d54 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11],
 8004bbe:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	021b      	lsls	r3, r3, #8
 8004bc6:	b29a      	uxth	r2, r3
 8004bc8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004bcc:	b29b      	uxth	r3, r3
 8004bce:	4413      	add	r3, r2
 8004bd0:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
					       localBuffer[10]);
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	605a      	str	r2, [r3, #4]


		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8004bda:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	021b      	lsls	r3, r3, #8
 8004be2:	b29a      	uxth	r2, r3
 8004be4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	4413      	add	r3, r2
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	025b      	lsls	r3, r3, #9
 8004bf0:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004bf6:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9],
 8004bf8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8004bfc:	b29b      	uxth	r3, r3
 8004bfe:	021b      	lsls	r3, r3, #8
 8004c00:	b29a      	uxth	r2, r3
 8004c02:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	4413      	add	r3, r2
 8004c0a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
						 localBuffer[8]);
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8004c0e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8004c12:	025b      	lsls	r3, r3, #9
 8004c14:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 8004c1a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	021b      	lsls	r3, r3, #8
 8004c22:	b29a      	uxth	r2, r3
 8004c24:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	4413      	add	r3, r2
 8004c2c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8004c36:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 8004c38:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c3c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f8b3 317e 	ldrh.w	r3, [r3, #382]	; 0x17e
 8004c46:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	f893 315d 	ldrb.w	r3, [r3, #349]	; 0x15d
 8004c4e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 8004c52:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004c54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004c58:	d046      	beq.n	8004ce8 <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 8004c5a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004c5c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8004c60:	fb02 f303 	mul.w	r3, r2, r3
 8004c64:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8004c68:	4a57      	ldr	r2, [pc, #348]	; (8004dc8 <VL53L0X_GetRangingMeasurementData+0x244>)
 8004c6a:	fb82 1203 	smull	r1, r2, r2, r3
 8004c6e:	1192      	asrs	r2, r2, #6
 8004c70:	17db      	asrs	r3, r3, #31
 8004c72:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 8004c74:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	699b      	ldr	r3, [r3, #24]
 8004c7c:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	7d1b      	ldrb	r3, [r3, #20]
 8004c82:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 8004c86:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d02c      	beq.n	8004ce8 <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8004c8e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004c90:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8004c94:	fb02 f303 	mul.w	r3, r2, r3
 8004c98:	121a      	asrs	r2, r3, #8
					<= 0) {
 8004c9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d10d      	bne.n	8004cbc <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 8004ca0:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d004      	beq.n	8004cb2 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 8004ca8:	f242 23b8 	movw	r3, #8888	; 0x22b8
 8004cac:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8004cb0:	e016      	b.n	8004ce0 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 8004cb2:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 8004cb6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8004cba:	e011      	b.n	8004ce0 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8004cbc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8004cc0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004cc2:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 8004cc6:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004cc8:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 8004ccc:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8004cd0:	121b      	asrs	r3, r3, #8
 8004cd2:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 8004cd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cd6:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 8004cd8:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8004cdc:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8004ce0:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004ce4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 8004ce8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d00d      	beq.n	8004d0c <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8004cf0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8004cf4:	089b      	lsrs	r3, r3, #2
 8004cf6:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8004cfc:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	019b      	lsls	r3, r3, #6
 8004d04:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	75da      	strb	r2, [r3, #23]
 8004d0a:	e006      	b.n	8004d1a <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 8004d12:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	2200      	movs	r2, #0
 8004d18:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 8004d1a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8004d1e:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 8004d22:	f107 0336 	add.w	r3, r7, #54	; 0x36
 8004d26:	9301      	str	r3, [sp, #4]
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	9300      	str	r3, [sp, #0]
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f003 f985 	bl	8008040 <VL53L0X_get_pal_range_status>
 8004d36:	4603      	mov	r3, r0
 8004d38:	461a      	mov	r2, r3
 8004d3a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 8004d44:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d103      	bne.n	8004d54 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8004d4c:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004d54:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d12f      	bne.n	8004dbc <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	f107 040c 	add.w	r4, r7, #12
 8004d62:	f103 0580 	add.w	r5, r3, #128	; 0x80
 8004d66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004d68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004d6a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004d6e:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8004d76:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8004d7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8004d84:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8004d8a:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8004d90:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8004d96:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8004d9c:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8004da2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	f103 0480 	add.w	r4, r3, #128	; 0x80
 8004dac:	f107 050c 	add.w	r5, r7, #12
 8004db0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004db2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004db4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004db8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004dbc:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3750      	adds	r7, #80	; 0x50
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bdb0      	pop	{r4, r5, r7, pc}
 8004dc8:	10624dd3 	.word	0x10624dd3

08004dcc <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b084      	sub	sp, #16
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode!
	 */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8004dda:	2100      	movs	r1, #0
 8004ddc:	6878      	ldr	r0, [r7, #4]
 8004dde:	f7ff f84b 	bl	8003e78 <VL53L0X_SetDeviceMode>
 8004de2:	4603      	mov	r3, r0
 8004de4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8004de6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d104      	bne.n	8004df8 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	f7ff fc8a 	bl	8004708 <VL53L0X_PerformSingleMeasurement>
 8004df4:	4603      	mov	r3, r0
 8004df6:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8004df8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d105      	bne.n	8004e0c <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8004e00:	6839      	ldr	r1, [r7, #0]
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f7ff febe 	bl	8004b84 <VL53L0X_GetRangingMeasurementData>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8004e0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d105      	bne.n	8004e20 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8004e14:	2100      	movs	r1, #0
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 f962 	bl	80050e0 <VL53L0X_ClearInterruptMask>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8004e20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3710      	adds	r7, #16
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b084      	sub	sp, #16
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
 8004e34:	4608      	mov	r0, r1
 8004e36:	4611      	mov	r1, r2
 8004e38:	461a      	mov	r2, r3
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	70fb      	strb	r3, [r7, #3]
 8004e3e:	460b      	mov	r3, r1
 8004e40:	70bb      	strb	r3, [r7, #2]
 8004e42:	4613      	mov	r3, r2
 8004e44:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004e46:	2300      	movs	r3, #0
 8004e48:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8004e4a:	78fb      	ldrb	r3, [r7, #3]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d002      	beq.n	8004e56 <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8004e50:	23f6      	movs	r3, #246	; 0xf6
 8004e52:	73fb      	strb	r3, [r7, #15]
 8004e54:	e107      	b.n	8005066 <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8004e56:	78bb      	ldrb	r3, [r7, #2]
 8004e58:	2b14      	cmp	r3, #20
 8004e5a:	d110      	bne.n	8004e7e <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8004e5c:	7e3b      	ldrb	r3, [r7, #24]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d102      	bne.n	8004e68 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8004e62:	2310      	movs	r3, #16
 8004e64:	73bb      	strb	r3, [r7, #14]
 8004e66:	e001      	b.n	8004e6c <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8004e6c:	7bbb      	ldrb	r3, [r7, #14]
 8004e6e:	461a      	mov	r2, r3
 8004e70:	2184      	movs	r1, #132	; 0x84
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f003 fb64 	bl	8008540 <VL53L0X_WrByte>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	73fb      	strb	r3, [r7, #15]
 8004e7c:	e0f3      	b.n	8005066 <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8004e7e:	78bb      	ldrb	r3, [r7, #2]
 8004e80:	2b15      	cmp	r3, #21
 8004e82:	f040 8097 	bne.w	8004fb4 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8004e86:	2201      	movs	r2, #1
 8004e88:	21ff      	movs	r1, #255	; 0xff
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f003 fb58 	bl	8008540 <VL53L0X_WrByte>
 8004e90:	4603      	mov	r3, r0
 8004e92:	461a      	mov	r2, r3
 8004e94:	7bfb      	ldrb	r3, [r7, #15]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	2100      	movs	r1, #0
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f003 fb4e 	bl	8008540 <VL53L0X_WrByte>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	7bfb      	ldrb	r3, [r7, #15]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8004eae:	2200      	movs	r2, #0
 8004eb0:	21ff      	movs	r1, #255	; 0xff
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f003 fb44 	bl	8008540 <VL53L0X_WrByte>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	461a      	mov	r2, r3
 8004ebc:	7bfb      	ldrb	r3, [r7, #15]
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	2180      	movs	r1, #128	; 0x80
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f003 fb3a 	bl	8008540 <VL53L0X_WrByte>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	461a      	mov	r2, r3
 8004ed0:	7bfb      	ldrb	r3, [r7, #15]
 8004ed2:	4313      	orrs	r3, r2
 8004ed4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8004ed6:	2202      	movs	r2, #2
 8004ed8:	2185      	movs	r1, #133	; 0x85
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f003 fb30 	bl	8008540 <VL53L0X_WrByte>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	461a      	mov	r2, r3
 8004ee4:	7bfb      	ldrb	r3, [r7, #15]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8004eea:	2204      	movs	r2, #4
 8004eec:	21ff      	movs	r1, #255	; 0xff
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f003 fb26 	bl	8008540 <VL53L0X_WrByte>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	7bfb      	ldrb	r3, [r7, #15]
 8004efa:	4313      	orrs	r3, r2
 8004efc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8004efe:	2200      	movs	r2, #0
 8004f00:	21cd      	movs	r1, #205	; 0xcd
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f003 fb1c 	bl	8008540 <VL53L0X_WrByte>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	7bfb      	ldrb	r3, [r7, #15]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8004f12:	2211      	movs	r2, #17
 8004f14:	21cc      	movs	r1, #204	; 0xcc
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f003 fb12 	bl	8008540 <VL53L0X_WrByte>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	461a      	mov	r2, r3
 8004f20:	7bfb      	ldrb	r3, [r7, #15]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8004f26:	2207      	movs	r2, #7
 8004f28:	21ff      	movs	r1, #255	; 0xff
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f003 fb08 	bl	8008540 <VL53L0X_WrByte>
 8004f30:	4603      	mov	r3, r0
 8004f32:	461a      	mov	r2, r3
 8004f34:	7bfb      	ldrb	r3, [r7, #15]
 8004f36:	4313      	orrs	r3, r2
 8004f38:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	21be      	movs	r1, #190	; 0xbe
 8004f3e:	6878      	ldr	r0, [r7, #4]
 8004f40:	f003 fafe 	bl	8008540 <VL53L0X_WrByte>
 8004f44:	4603      	mov	r3, r0
 8004f46:	461a      	mov	r2, r3
 8004f48:	7bfb      	ldrb	r3, [r7, #15]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8004f4e:	2206      	movs	r2, #6
 8004f50:	21ff      	movs	r1, #255	; 0xff
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f003 faf4 	bl	8008540 <VL53L0X_WrByte>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	7bfb      	ldrb	r3, [r7, #15]
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8004f62:	2209      	movs	r2, #9
 8004f64:	21cc      	movs	r1, #204	; 0xcc
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f003 faea 	bl	8008540 <VL53L0X_WrByte>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	461a      	mov	r2, r3
 8004f70:	7bfb      	ldrb	r3, [r7, #15]
 8004f72:	4313      	orrs	r3, r2
 8004f74:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8004f76:	2200      	movs	r2, #0
 8004f78:	21ff      	movs	r1, #255	; 0xff
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f003 fae0 	bl	8008540 <VL53L0X_WrByte>
 8004f80:	4603      	mov	r3, r0
 8004f82:	461a      	mov	r2, r3
 8004f84:	7bfb      	ldrb	r3, [r7, #15]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	21ff      	movs	r1, #255	; 0xff
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f003 fad6 	bl	8008540 <VL53L0X_WrByte>
 8004f94:	4603      	mov	r3, r0
 8004f96:	461a      	mov	r2, r3
 8004f98:	7bfb      	ldrb	r3, [r7, #15]
 8004f9a:	4313      	orrs	r3, r2
 8004f9c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	2100      	movs	r1, #0
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f003 facc 	bl	8008540 <VL53L0X_WrByte>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	461a      	mov	r2, r3
 8004fac:	7bfb      	ldrb	r3, [r7, #15]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	73fb      	strb	r3, [r7, #15]
 8004fb2:	e058      	b.n	8005066 <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8004fb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d121      	bne.n	8005000 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 8004fbc:	787b      	ldrb	r3, [r7, #1]
 8004fbe:	2b04      	cmp	r3, #4
 8004fc0:	d81b      	bhi.n	8004ffa <VL53L0X_SetGpioConfig+0x1ce>
 8004fc2:	a201      	add	r2, pc, #4	; (adr r2, 8004fc8 <VL53L0X_SetGpioConfig+0x19c>)
 8004fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fc8:	08004fdd 	.word	0x08004fdd
 8004fcc:	08004fe3 	.word	0x08004fe3
 8004fd0:	08004fe9 	.word	0x08004fe9
 8004fd4:	08004fef 	.word	0x08004fef
 8004fd8:	08004ff5 	.word	0x08004ff5
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	73bb      	strb	r3, [r7, #14]
				break;
 8004fe0:	e00f      	b.n	8005002 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	73bb      	strb	r3, [r7, #14]
				break;
 8004fe6:	e00c      	b.n	8005002 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8004fe8:	2302      	movs	r3, #2
 8004fea:	73bb      	strb	r3, [r7, #14]
				break;
 8004fec:	e009      	b.n	8005002 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	73bb      	strb	r3, [r7, #14]
				break;
 8004ff2:	e006      	b.n	8005002 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8004ff4:	2304      	movs	r3, #4
 8004ff6:	73bb      	strb	r3, [r7, #14]
				break;
 8004ff8:	e003      	b.n	8005002 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 8004ffa:	23f5      	movs	r3, #245	; 0xf5
 8004ffc:	73fb      	strb	r3, [r7, #15]
 8004ffe:	e000      	b.n	8005002 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 8005000:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 8005002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d107      	bne.n	800501a <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 800500a:	7bbb      	ldrb	r3, [r7, #14]
 800500c:	461a      	mov	r2, r3
 800500e:	210a      	movs	r1, #10
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	f003 fa95 	bl	8008540 <VL53L0X_WrByte>
 8005016:	4603      	mov	r3, r0
 8005018:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800501a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d10f      	bne.n	8005042 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8005022:	7e3b      	ldrb	r3, [r7, #24]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d102      	bne.n	800502e <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 8005028:	2300      	movs	r3, #0
 800502a:	73bb      	strb	r3, [r7, #14]
 800502c:	e001      	b.n	8005032 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 800502e:	2310      	movs	r3, #16
 8005030:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8005032:	7bbb      	ldrb	r3, [r7, #14]
 8005034:	22ef      	movs	r2, #239	; 0xef
 8005036:	2184      	movs	r1, #132	; 0x84
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f003 facf 	bl	80085dc <VL53L0X_UpdateByte>
 800503e:	4603      	mov	r3, r0
 8005040:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8005042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d103      	bne.n	8005052 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	787a      	ldrb	r2, [r7, #1]
 800504e:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8005052:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d105      	bne.n	8005066 <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800505a:	2100      	movs	r1, #0
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f000 f83f 	bl	80050e0 <VL53L0X_ClearInterruptMask>
 8005062:	4603      	mov	r3, r0
 8005064:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8005066:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800506a:	4618      	mov	r0, r3
 800506c:	3710      	adds	r7, #16
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop

08005074 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b086      	sub	sp, #24
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	607a      	str	r2, [r7, #4]
 800507e:	603b      	str	r3, [r7, #0]
 8005080:	460b      	mov	r3, r1
 8005082:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005084:	2300      	movs	r3, #0
 8005086:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW,
 8005088:	f107 0314 	add.w	r3, r7, #20
 800508c:	461a      	mov	r2, r3
 800508e:	210e      	movs	r1, #14
 8005090:	68f8      	ldr	r0, [r7, #12]
 8005092:	f003 fb01 	bl	8008698 <VL53L0X_RdWord>
 8005096:	4603      	mov	r3, r0
 8005098:	75fb      	strb	r3, [r7, #23]
				&Threshold16);
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800509a:	8abb      	ldrh	r3, [r7, #20]
 800509c:	045b      	lsls	r3, r3, #17
 800509e:	461a      	mov	r2, r3
 80050a0:	4b0e      	ldr	r3, [pc, #56]	; (80050dc <VL53L0X_GetInterruptThresholds+0x68>)
 80050a2:	4013      	ands	r3, r2
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 80050a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d10f      	bne.n	80050d0 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 80050b0:	f107 0314 	add.w	r3, r7, #20
 80050b4:	461a      	mov	r2, r3
 80050b6:	210c      	movs	r1, #12
 80050b8:	68f8      	ldr	r0, [r7, #12]
 80050ba:	f003 faed 	bl	8008698 <VL53L0X_RdWord>
 80050be:	4603      	mov	r3, r0
 80050c0:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80050c2:	8abb      	ldrh	r3, [r7, #20]
 80050c4:	045b      	lsls	r3, r3, #17
 80050c6:	461a      	mov	r2, r3
 80050c8:	4b04      	ldr	r3, [pc, #16]	; (80050dc <VL53L0X_GetInterruptThresholds+0x68>)
 80050ca:	4013      	ands	r3, r2
		*pThresholdHigh =
 80050cc:	683a      	ldr	r2, [r7, #0]
 80050ce:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80050d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3718      	adds	r7, #24
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	1ffe0000 	.word	0x1ffe0000

080050e0 <VL53L0X_ClearInterruptMask>:
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev,
					 uint32_t InterruptMask)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b084      	sub	sp, #16
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80050ea:	2300      	movs	r3, #0
 80050ec:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;

	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 80050ee:	2300      	movs	r3, #0
 80050f0:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 80050f2:	2201      	movs	r2, #1
 80050f4:	210b      	movs	r1, #11
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f003 fa22 	bl	8008540 <VL53L0X_WrByte>
 80050fc:	4603      	mov	r3, r0
 80050fe:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8005100:	2200      	movs	r2, #0
 8005102:	210b      	movs	r1, #11
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f003 fa1b 	bl	8008540 <VL53L0X_WrByte>
 800510a:	4603      	mov	r3, r0
 800510c:	461a      	mov	r2, r3
 800510e:	7bfb      	ldrb	r3, [r7, #15]
 8005110:	4313      	orrs	r3, r2
 8005112:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8005114:	f107 030d 	add.w	r3, r7, #13
 8005118:	461a      	mov	r2, r3
 800511a:	2113      	movs	r1, #19
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f003 fa91 	bl	8008644 <VL53L0X_RdByte>
 8005122:	4603      	mov	r3, r0
 8005124:	461a      	mov	r2, r3
 8005126:	7bfb      	ldrb	r3, [r7, #15]
 8005128:	4313      	orrs	r3, r2
 800512a:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800512c:	7bbb      	ldrb	r3, [r7, #14]
 800512e:	3301      	adds	r3, #1
 8005130:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8005132:	7b7b      	ldrb	r3, [r7, #13]
 8005134:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8005138:	2b00      	cmp	r3, #0
 800513a:	d006      	beq.n	800514a <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800513c:	7bbb      	ldrb	r3, [r7, #14]
 800513e:	2b02      	cmp	r3, #2
 8005140:	d803      	bhi.n	800514a <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8005142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d0d3      	beq.n	80050f2 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800514a:	7bbb      	ldrb	r3, [r7, #14]
 800514c:	2b02      	cmp	r3, #2
 800514e:	d901      	bls.n	8005154 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8005150:	23f4      	movs	r3, #244	; 0xf4
 8005152:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8005154:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005158:	4618      	mov	r0, r3
 800515a:	3710      	adds	r7, #16
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}

08005160 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b084      	sub	sp, #16
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800516a:	2300      	movs	r3, #0
 800516c:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS,
 800516e:	f107 030e 	add.w	r3, r7, #14
 8005172:	461a      	mov	r2, r3
 8005174:	2113      	movs	r1, #19
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f003 fa64 	bl	8008644 <VL53L0X_RdByte>
 800517c:	4603      	mov	r3, r0
 800517e:	73fb      	strb	r3, [r7, #15]
				&Byte);
	*pInterruptMaskStatus = Byte & 0x07;
 8005180:	7bbb      	ldrb	r3, [r7, #14]
 8005182:	f003 0207 	and.w	r2, r3, #7
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800518a:	7bbb      	ldrb	r3, [r7, #14]
 800518c:	f003 0318 	and.w	r3, r3, #24
 8005190:	2b00      	cmp	r3, #0
 8005192:	d001      	beq.n	8005198 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8005194:	23fa      	movs	r3, #250	; 0xfa
 8005196:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8005198:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800519c:	4618      	mov	r0, r3
 800519e:	3710      	adds	r7, #16
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b086      	sub	sp, #24
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	60f8      	str	r0, [r7, #12]
 80051ac:	60b9      	str	r1, [r7, #8]
 80051ae:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80051b0:	2300      	movs	r3, #0
 80051b2:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	68b9      	ldr	r1, [r7, #8]
 80051b8:	68f8      	ldr	r0, [r7, #12]
 80051ba:	f000 fa02 	bl	80055c2 <VL53L0X_perform_ref_spad_management>
 80051be:	4603      	mov	r3, r0
 80051c0:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 80051c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	3718      	adds	r7, #24
 80051ca:	46bd      	mov	sp, r7
 80051cc:	bd80      	pop	{r7, pc}

080051ce <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 80051ce:	b580      	push	{r7, lr}
 80051d0:	b084      	sub	sp, #16
 80051d2:	af00      	add	r7, sp, #0
 80051d4:	6078      	str	r0, [r7, #4]
 80051d6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80051d8:	2300      	movs	r3, #0
 80051da:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 80051dc:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80051e0:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 80051e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80051e6:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 80051e8:	f107 0308 	add.w	r3, r7, #8
 80051ec:	461a      	mov	r2, r3
 80051ee:	2128      	movs	r1, #40	; 0x28
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f003 fa51 	bl	8008698 <VL53L0X_RdWord>
 80051f6:	4603      	mov	r3, r0
 80051f8:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 80051fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d11e      	bne.n	8005240 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8005202:	893b      	ldrh	r3, [r7, #8]
 8005204:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005208:	b29b      	uxth	r3, r3
 800520a:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800520c:	893b      	ldrh	r3, [r7, #8]
 800520e:	461a      	mov	r2, r3
 8005210:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005214:	429a      	cmp	r2, r3
 8005216:	dd0b      	ble.n	8005230 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8005218:	893a      	ldrh	r2, [r7, #8]
 800521a:	897b      	ldrh	r3, [r7, #10]
 800521c:	1ad3      	subs	r3, r2, r3
 800521e:	b29b      	uxth	r3, r3
 8005220:	b21b      	sxth	r3, r3
 8005222:	461a      	mov	r2, r3
					* 250;
 8005224:	23fa      	movs	r3, #250	; 0xfa
 8005226:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	601a      	str	r2, [r3, #0]
 800522e:	e007      	b.n	8005240 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8005230:	893b      	ldrh	r3, [r7, #8]
 8005232:	b21b      	sxth	r3, r3
 8005234:	461a      	mov	r2, r3
 8005236:	23fa      	movs	r3, #250	; 0xfa
 8005238:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8005240:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005244:	4618      	mov	r0, r3
 8005246:	3710      	adds	r7, #16
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}

0800524c <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800524c:	b480      	push	{r7}
 800524e:	b08b      	sub	sp, #44	; 0x2c
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	607a      	str	r2, [r7, #4]
 8005258:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800525a:	2308      	movs	r3, #8
 800525c:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800525e:	2300      	movs	r3, #0
 8005260:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005268:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800526a:	687a      	ldr	r2, [r7, #4]
 800526c:	69bb      	ldr	r3, [r7, #24]
 800526e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005272:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	69ba      	ldr	r2, [r7, #24]
 8005278:	fbb3 f2f2 	udiv	r2, r3, r2
 800527c:	69b9      	ldr	r1, [r7, #24]
 800527e:	fb01 f202 	mul.w	r2, r1, r2
 8005282:	1a9b      	subs	r3, r3, r2
 8005284:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	627b      	str	r3, [r7, #36]	; 0x24
 800528a:	e030      	b.n	80052ee <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800528c:	2300      	movs	r3, #0
 800528e:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8005290:	68fa      	ldr	r2, [r7, #12]
 8005292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005294:	4413      	add	r3, r2
 8005296:	781b      	ldrb	r3, [r3, #0]
 8005298:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800529a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d11e      	bne.n	80052e0 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating
			 */
			dataByte >>= fineOffset;
 80052a2:	7ffa      	ldrb	r2, [r7, #31]
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	fa42 f303 	asr.w	r3, r2, r3
 80052aa:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 80052b0:	e016      	b.n	80052e0 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 80052b2:	7ffb      	ldrb	r3, [r7, #31]
 80052b4:	f003 0301 	and.w	r3, r3, #1
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d00b      	beq.n	80052d4 <get_next_good_spad+0x88>
				success = 1;
 80052bc:	2301      	movs	r3, #1
 80052be:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 80052c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052c2:	69ba      	ldr	r2, [r7, #24]
 80052c4:	fb03 f202 	mul.w	r2, r3, r2
 80052c8:	6a3b      	ldr	r3, [r7, #32]
 80052ca:	4413      	add	r3, r2
 80052cc:	461a      	mov	r2, r3
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	601a      	str	r2, [r3, #0]
				break;
 80052d2:	e009      	b.n	80052e8 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 80052d4:	7ffb      	ldrb	r3, [r7, #31]
 80052d6:	085b      	lsrs	r3, r3, #1
 80052d8:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 80052da:	6a3b      	ldr	r3, [r7, #32]
 80052dc:	3301      	adds	r3, #1
 80052de:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 80052e0:	6a3a      	ldr	r2, [r7, #32]
 80052e2:	69bb      	ldr	r3, [r7, #24]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d3e4      	bcc.n	80052b2 <get_next_good_spad+0x66>
				coarseIndex++) {
 80052e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ea:	3301      	adds	r3, #1
 80052ec:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80052ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d202      	bcs.n	80052fc <get_next_good_spad+0xb0>
 80052f6:	7fbb      	ldrb	r3, [r7, #30]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d0c7      	beq.n	800528c <get_next_good_spad+0x40>
		}
	}
}
 80052fc:	bf00      	nop
 80052fe:	372c      	adds	r7, #44	; 0x2c
 8005300:	46bd      	mov	sp, r7
 8005302:	bc80      	pop	{r7}
 8005304:	4770      	bx	lr
	...

08005308 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8005308:	b480      	push	{r7}
 800530a:	b085      	sub	sp, #20
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8005310:	2301      	movs	r3, #1
 8005312:	73fb      	strb	r3, [r7, #15]

	quadrant = spadIndex >> 6;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	099b      	lsrs	r3, r3, #6
 8005318:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800531a:	4a07      	ldr	r2, [pc, #28]	; (8005338 <is_aperture+0x30>)
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d101      	bne.n	800532a <is_aperture+0x22>
		isAperture = 0;
 8005326:	2300      	movs	r3, #0
 8005328:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800532a:	7bfb      	ldrb	r3, [r7, #15]
}
 800532c:	4618      	mov	r0, r3
 800532e:	3714      	adds	r7, #20
 8005330:	46bd      	mov	sp, r7
 8005332:	bc80      	pop	{r7}
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop
 8005338:	200002bc 	.word	0x200002bc

0800533c <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800533c:	b480      	push	{r7}
 800533e:	b089      	sub	sp, #36	; 0x24
 8005340:	af00      	add	r7, sp, #0
 8005342:	60f8      	str	r0, [r7, #12]
 8005344:	60b9      	str	r1, [r7, #8]
 8005346:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8005348:	2300      	movs	r3, #0
 800534a:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800534c:	2308      	movs	r3, #8
 800534e:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	69bb      	ldr	r3, [r7, #24]
 8005354:	fbb2 f3f3 	udiv	r3, r2, r3
 8005358:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	69ba      	ldr	r2, [r7, #24]
 800535e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005362:	69b9      	ldr	r1, [r7, #24]
 8005364:	fb01 f202 	mul.w	r2, r1, r2
 8005368:	1a9b      	subs	r3, r3, r2
 800536a:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800536c:	697a      	ldr	r2, [r7, #20]
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	429a      	cmp	r2, r3
 8005372:	d302      	bcc.n	800537a <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005374:	23ce      	movs	r3, #206	; 0xce
 8005376:	77fb      	strb	r3, [r7, #31]
 8005378:	e010      	b.n	800539c <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800537a:	68fa      	ldr	r2, [r7, #12]
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	4413      	add	r3, r2
 8005380:	781b      	ldrb	r3, [r3, #0]
 8005382:	b25a      	sxtb	r2, r3
 8005384:	2101      	movs	r1, #1
 8005386:	693b      	ldr	r3, [r7, #16]
 8005388:	fa01 f303 	lsl.w	r3, r1, r3
 800538c:	b25b      	sxtb	r3, r3
 800538e:	4313      	orrs	r3, r2
 8005390:	b259      	sxtb	r1, r3
 8005392:	68fa      	ldr	r2, [r7, #12]
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	4413      	add	r3, r2
 8005398:	b2ca      	uxtb	r2, r1
 800539a:	701a      	strb	r2, [r3, #0]

	return status;
 800539c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3724      	adds	r7, #36	; 0x24
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bc80      	pop	{r7}
 80053a8:	4770      	bx	lr

080053aa <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80053aa:	b580      	push	{r7, lr}
 80053ac:	b084      	sub	sp, #16
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	6078      	str	r0, [r7, #4]
 80053b2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 80053b4:	2306      	movs	r3, #6
 80053b6:	683a      	ldr	r2, [r7, #0]
 80053b8:	21b0      	movs	r1, #176	; 0xb0
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f003 f864 	bl	8008488 <VL53L0X_WriteMulti>
 80053c0:	4603      	mov	r3, r0
 80053c2:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 80053c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3710      	adds	r7, #16
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}

080053d0 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 80053da:	2306      	movs	r3, #6
 80053dc:	683a      	ldr	r2, [r7, #0]
 80053de:	21b0      	movs	r1, #176	; 0xb0
 80053e0:	6878      	ldr	r0, [r7, #4]
 80053e2:	f003 f881 	bl	80084e8 <VL53L0X_ReadMulti>
 80053e6:	4603      	mov	r3, r0
 80053e8:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 80053ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3710      	adds	r7, #16
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}

080053f6 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 80053f6:	b580      	push	{r7, lr}
 80053f8:	b08c      	sub	sp, #48	; 0x30
 80053fa:	af00      	add	r7, sp, #0
 80053fc:	60f8      	str	r0, [r7, #12]
 80053fe:	607a      	str	r2, [r7, #4]
 8005400:	603b      	str	r3, [r7, #0]
 8005402:	460b      	mov	r3, r1
 8005404:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8005406:	2300      	movs	r3, #0
 8005408:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800540c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800540e:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 8005410:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005412:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 8005414:	2300      	movs	r3, #0
 8005416:	62bb      	str	r3, [r7, #40]	; 0x28
 8005418:	e02b      	b.n	8005472 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800541a:	f107 031c 	add.w	r3, r7, #28
 800541e:	6a3a      	ldr	r2, [r7, #32]
 8005420:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f7ff ff12 	bl	800524c <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 8005428:	69fb      	ldr	r3, [r7, #28]
 800542a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800542e:	d103      	bne.n	8005438 <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005430:	23ce      	movs	r3, #206	; 0xce
 8005432:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8005436:	e020      	b.n	800547a <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8005438:	69fb      	ldr	r3, [r7, #28]
 800543a:	461a      	mov	r2, r3
 800543c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800543e:	4413      	add	r3, r2
 8005440:	4618      	mov	r0, r3
 8005442:	f7ff ff61 	bl	8005308 <is_aperture>
 8005446:	4603      	mov	r3, r0
 8005448:	461a      	mov	r2, r3
 800544a:	7afb      	ldrb	r3, [r7, #11]
 800544c:	4293      	cmp	r3, r2
 800544e:	d003      	beq.n	8005458 <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005450:	23ce      	movs	r3, #206	; 0xce
 8005452:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 8005456:	e010      	b.n	800547a <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800545c:	6a3a      	ldr	r2, [r7, #32]
 800545e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005460:	6838      	ldr	r0, [r7, #0]
 8005462:	f7ff ff6b 	bl	800533c <enable_spad_bit>
		currentSpad++;
 8005466:	6a3b      	ldr	r3, [r7, #32]
 8005468:	3301      	adds	r3, #1
 800546a:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800546c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800546e:	3301      	adds	r3, #1
 8005470:	62bb      	str	r3, [r7, #40]	; 0x28
 8005472:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005474:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005476:	429a      	cmp	r2, r3
 8005478:	d3cf      	bcc.n	800541a <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800547a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800547c:	6a3a      	ldr	r2, [r7, #32]
 800547e:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8005480:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005484:	2b00      	cmp	r3, #0
 8005486:	d106      	bne.n	8005496 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 8005488:	6839      	ldr	r1, [r7, #0]
 800548a:	68f8      	ldr	r0, [r7, #12]
 800548c:	f7ff ff8d 	bl	80053aa <set_ref_spad_map>
 8005490:	4603      	mov	r3, r0
 8005492:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8005496:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800549a:	2b00      	cmp	r3, #0
 800549c:	d121      	bne.n	80054e2 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800549e:	f107 0314 	add.w	r3, r7, #20
 80054a2:	4619      	mov	r1, r3
 80054a4:	68f8      	ldr	r0, [r7, #12]
 80054a6:	f7ff ff93 	bl	80053d0 <get_ref_spad_map>
 80054aa:	4603      	mov	r3, r0
 80054ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 80054b0:	2300      	movs	r3, #0
 80054b2:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 80054b4:	e011      	b.n	80054da <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 80054b6:	683a      	ldr	r2, [r7, #0]
 80054b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ba:	4413      	add	r3, r2
 80054bc:	781a      	ldrb	r2, [r3, #0]
 80054be:	f107 0114 	add.w	r1, r7, #20
 80054c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c4:	440b      	add	r3, r1
 80054c6:	781b      	ldrb	r3, [r3, #0]
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d003      	beq.n	80054d4 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 80054cc:	23ce      	movs	r3, #206	; 0xce
 80054ce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 80054d2:	e006      	b.n	80054e2 <enable_ref_spads+0xec>
			}
			i++;
 80054d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d6:	3301      	adds	r3, #1
 80054d8:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 80054da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054de:	429a      	cmp	r2, r3
 80054e0:	d3e9      	bcc.n	80054b6 <enable_ref_spads+0xc0>
		}
	}
	return status;
 80054e2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3730      	adds	r7, #48	; 0x30
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}

080054ee <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b08a      	sub	sp, #40	; 0x28
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
 80054f6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80054f8:	2300      	movs	r3, #0
 80054fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 80054fe:	2300      	movs	r3, #0
 8005500:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 800550a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 800550e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005512:	2b00      	cmp	r3, #0
 8005514:	d107      	bne.n	8005526 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 8005516:	22c0      	movs	r2, #192	; 0xc0
 8005518:	2101      	movs	r1, #1
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	f003 f810 	bl	8008540 <VL53L0X_WrByte>
 8005520:	4603      	mov	r3, r0
 8005522:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 8005526:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800552a:	2b00      	cmp	r3, #0
 800552c:	d108      	bne.n	8005540 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 800552e:	f107 0308 	add.w	r3, r7, #8
 8005532:	4619      	mov	r1, r3
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	f7ff fc49 	bl	8004dcc <VL53L0X_PerformSingleRangingMeasurement>
 800553a:	4603      	mov	r3, r0
 800553c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 8005540:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005544:	2b00      	cmp	r3, #0
 8005546:	d107      	bne.n	8005558 <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005548:	2201      	movs	r2, #1
 800554a:	21ff      	movs	r1, #255	; 0xff
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f002 fff7 	bl	8008540 <VL53L0X_WrByte>
 8005552:	4603      	mov	r3, r0
 8005554:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 8005558:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800555c:	2b00      	cmp	r3, #0
 800555e:	d107      	bne.n	8005570 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 8005560:	683a      	ldr	r2, [r7, #0]
 8005562:	21b6      	movs	r1, #182	; 0xb6
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f003 f897 	bl	8008698 <VL53L0X_RdWord>
 800556a:	4603      	mov	r3, r0
 800556c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8005570:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005574:	2b00      	cmp	r3, #0
 8005576:	d107      	bne.n	8005588 <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005578:	2200      	movs	r2, #0
 800557a:	21ff      	movs	r1, #255	; 0xff
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f002 ffdf 	bl	8008540 <VL53L0X_WrByte>
 8005582:	4603      	mov	r3, r0
 8005584:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 8005588:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800558c:	2b00      	cmp	r3, #0
 800558e:	d112      	bne.n	80055b6 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005590:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005594:	461a      	mov	r2, r3
 8005596:	2101      	movs	r1, #1
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f002 ffd1 	bl	8008540 <VL53L0X_WrByte>
 800559e:	4603      	mov	r3, r0
 80055a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 80055a4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d104      	bne.n	80055b6 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80055b2:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	}

	return status;
 80055b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3728      	adds	r7, #40	; 0x28
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}

080055c2 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 80055c2:	b590      	push	{r4, r7, lr}
 80055c4:	b09d      	sub	sp, #116	; 0x74
 80055c6:	af06      	add	r7, sp, #24
 80055c8:	60f8      	str	r0, [r7, #12]
 80055ca:	60b9      	str	r1, [r7, #8]
 80055cc:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80055ce:	2300      	movs	r3, #0
 80055d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 80055d4:	23b4      	movs	r3, #180	; 0xb4
 80055d6:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 80055da:	2303      	movs	r3, #3
 80055dc:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 80055de:	232c      	movs	r3, #44	; 0x2c
 80055e0:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 80055e2:	2300      	movs	r3, #0
 80055e4:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 80055e6:	2300      	movs	r3, #0
 80055e8:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 80055ea:	2300      	movs	r3, #0
 80055ec:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 80055ee:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80055f2:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 80055f4:	2300      	movs	r3, #0
 80055f6:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 80055f8:	2300      	movs	r3, #0
 80055fa:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 80055fc:	2306      	movs	r3, #6
 80055fe:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 8005600:	2300      	movs	r3, #0
 8005602:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 8005604:	2300      	movs	r3, #0
 8005606:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 8005608:	2300      	movs	r3, #0
 800560a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 800560e:	2300      	movs	r3, #0
 8005610:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 8005612:	2300      	movs	r3, #0
 8005614:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 8005616:	2300      	movs	r3, #0
 8005618:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800561a:	2300      	movs	r3, #0
 800561c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f8b3 3168 	ldrh.w	r3, [r3, #360]	; 0x168
 8005626:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 8005628:	2300      	movs	r3, #0
 800562a:	64bb      	str	r3, [r7, #72]	; 0x48
 800562c:	e009      	b.n	8005642 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005632:	4413      	add	r3, r2
 8005634:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005638:	2200      	movs	r2, #0
 800563a:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800563c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800563e:	3301      	adds	r3, #1
 8005640:	64bb      	str	r3, [r7, #72]	; 0x48
 8005642:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005646:	429a      	cmp	r2, r3
 8005648:	d3f1      	bcc.n	800562e <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800564a:	2201      	movs	r2, #1
 800564c:	21ff      	movs	r1, #255	; 0xff
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f002 ff76 	bl	8008540 <VL53L0X_WrByte>
 8005654:	4603      	mov	r3, r0
 8005656:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800565a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800565e:	2b00      	cmp	r3, #0
 8005660:	d107      	bne.n	8005672 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 8005662:	2200      	movs	r2, #0
 8005664:	214f      	movs	r1, #79	; 0x4f
 8005666:	68f8      	ldr	r0, [r7, #12]
 8005668:	f002 ff6a 	bl	8008540 <VL53L0X_WrByte>
 800566c:	4603      	mov	r3, r0
 800566e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8005672:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005676:	2b00      	cmp	r3, #0
 8005678:	d107      	bne.n	800568a <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800567a:	222c      	movs	r2, #44	; 0x2c
 800567c:	214e      	movs	r1, #78	; 0x4e
 800567e:	68f8      	ldr	r0, [r7, #12]
 8005680:	f002 ff5e 	bl	8008540 <VL53L0X_WrByte>
 8005684:	4603      	mov	r3, r0
 8005686:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800568a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800568e:	2b00      	cmp	r3, #0
 8005690:	d107      	bne.n	80056a2 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005692:	2200      	movs	r2, #0
 8005694:	21ff      	movs	r1, #255	; 0xff
 8005696:	68f8      	ldr	r0, [r7, #12]
 8005698:	f002 ff52 	bl	8008540 <VL53L0X_WrByte>
 800569c:	4603      	mov	r3, r0
 800569e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80056a2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d109      	bne.n	80056be <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 80056aa:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80056ae:	461a      	mov	r2, r3
 80056b0:	21b6      	movs	r1, #182	; 0xb6
 80056b2:	68f8      	ldr	r0, [r7, #12]
 80056b4:	f002 ff44 	bl	8008540 <VL53L0X_WrByte>
 80056b8:	4603      	mov	r3, r0
 80056ba:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 80056be:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d107      	bne.n	80056d6 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 80056c6:	2200      	movs	r2, #0
 80056c8:	2180      	movs	r1, #128	; 0x80
 80056ca:	68f8      	ldr	r0, [r7, #12]
 80056cc:	f002 ff38 	bl	8008540 <VL53L0X_WrByte>
 80056d0:	4603      	mov	r3, r0
 80056d2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 80056d6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d10a      	bne.n	80056f4 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 80056de:	f107 0210 	add.w	r2, r7, #16
 80056e2:	f107 0111 	add.w	r1, r7, #17
 80056e6:	2300      	movs	r3, #0
 80056e8:	68f8      	ldr	r0, [r7, #12]
 80056ea:	f000 fbbb 	bl	8005e64 <VL53L0X_perform_ref_calibration>
 80056ee:	4603      	mov	r3, r0
 80056f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 80056f4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d121      	bne.n	8005740 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 80056fc:	2300      	movs	r3, #0
 80056fe:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 8005700:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005702:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8005704:	2300      	movs	r3, #0
 8005706:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 8005708:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800570a:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f503 70ab 	add.w	r0, r3, #342	; 0x156
					Dev->Data.SpadData.RefSpadEnables,
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f503 74a8 	add.w	r4, r3, #336	; 0x150
		Status = enable_ref_spads(Dev,
 8005718:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800571c:	f107 0218 	add.w	r2, r7, #24
 8005720:	9204      	str	r2, [sp, #16]
 8005722:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005724:	9203      	str	r2, [sp, #12]
 8005726:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005728:	9202      	str	r2, [sp, #8]
 800572a:	9301      	str	r3, [sp, #4]
 800572c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800572e:	9300      	str	r3, [sp, #0]
 8005730:	4623      	mov	r3, r4
 8005732:	4602      	mov	r2, r0
 8005734:	68f8      	ldr	r0, [r7, #12]
 8005736:	f7ff fe5e 	bl	80053f6 <enable_ref_spads>
 800573a:	4603      	mov	r3, r0
 800573c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8005740:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005744:	2b00      	cmp	r3, #0
 8005746:	d174      	bne.n	8005832 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 800574c:	f107 0312 	add.w	r3, r7, #18
 8005750:	4619      	mov	r1, r3
 8005752:	68f8      	ldr	r0, [r7, #12]
 8005754:	f7ff fecb 	bl	80054ee <perform_ref_signal_measurement>
 8005758:	4603      	mov	r3, r0
 800575a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 800575e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005762:	2b00      	cmp	r3, #0
 8005764:	d161      	bne.n	800582a <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 8005766:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 8005768:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800576a:	429a      	cmp	r2, r3
 800576c:	d25d      	bcs.n	800582a <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs
			 */

			for (index = 0; index < spadArraySize; index++)
 800576e:	2300      	movs	r3, #0
 8005770:	64bb      	str	r3, [r7, #72]	; 0x48
 8005772:	e009      	b.n	8005788 <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005774:	68fa      	ldr	r2, [r7, #12]
 8005776:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005778:	4413      	add	r3, r2
 800577a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800577e:	2200      	movs	r2, #0
 8005780:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8005782:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005784:	3301      	adds	r3, #1
 8005786:	64bb      	str	r3, [r7, #72]	; 0x48
 8005788:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800578a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800578c:	429a      	cmp	r2, r3
 800578e:	d3f1      	bcc.n	8005774 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8005790:	e002      	b.n	8005798 <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8005792:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005794:	3301      	adds	r3, #1
 8005796:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 8005798:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800579c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800579e:	4413      	add	r3, r2
 80057a0:	4618      	mov	r0, r3
 80057a2:	f7ff fdb1 	bl	8005308 <is_aperture>
 80057a6:	4603      	mov	r3, r0
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d103      	bne.n	80057b4 <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 80057ac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80057ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d3ee      	bcc.n	8005792 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 80057b4:	2301      	movs	r3, #1
 80057b6:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 80057b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057ba:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	f503 70ab 	add.w	r0, r3, #342	; 0x156
					Dev->Data.SpadData.RefSpadEnables,
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f503 74a8 	add.w	r4, r3, #336	; 0x150
			Status = enable_ref_spads(Dev,
 80057c8:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80057cc:	f107 0218 	add.w	r2, r7, #24
 80057d0:	9204      	str	r2, [sp, #16]
 80057d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057d4:	9203      	str	r2, [sp, #12]
 80057d6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80057d8:	9202      	str	r2, [sp, #8]
 80057da:	9301      	str	r3, [sp, #4]
 80057dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057de:	9300      	str	r3, [sp, #0]
 80057e0:	4623      	mov	r3, r4
 80057e2:	4602      	mov	r2, r0
 80057e4:	68f8      	ldr	r0, [r7, #12]
 80057e6:	f7ff fe06 	bl	80053f6 <enable_ref_spads>
 80057ea:	4603      	mov	r3, r0
 80057ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80057f0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d11b      	bne.n	8005830 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 80057f8:	69bb      	ldr	r3, [r7, #24]
 80057fa:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 80057fc:	f107 0312 	add.w	r3, r7, #18
 8005800:	4619      	mov	r1, r3
 8005802:	68f8      	ldr	r0, [r7, #12]
 8005804:	f7ff fe73 	bl	80054ee <perform_ref_signal_measurement>
 8005808:	4603      	mov	r3, r0
 800580a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 800580e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005812:	2b00      	cmp	r3, #0
 8005814:	d10c      	bne.n	8005830 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 8005816:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 8005818:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800581a:	429a      	cmp	r2, r3
 800581c:	d208      	bcs.n	8005830 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 800581e:	2301      	movs	r3, #1
 8005820:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 8005824:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005826:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 8005828:	e002      	b.n	8005830 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 800582a:	2300      	movs	r3, #0
 800582c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800582e:	e000      	b.n	8005832 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 8005830:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 8005832:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005836:	2b00      	cmp	r3, #0
 8005838:	f040 80af 	bne.w	800599a <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800583c:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 800583e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005840:	429a      	cmp	r2, r3
 8005842:	f240 80aa 	bls.w	800599a <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 8005846:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005848:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 800584c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800584e:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f503 71a8 	add.w	r1, r3, #336	; 0x150
 8005856:	f107 031c 	add.w	r3, r7, #28
 800585a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800585c:	4618      	mov	r0, r3
 800585e:	f002 ffc3 	bl	80087e8 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 8005862:	8a7b      	ldrh	r3, [r7, #18]
 8005864:	461a      	mov	r2, r3
 8005866:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	2b00      	cmp	r3, #0
 800586c:	bfb8      	it	lt
 800586e:	425b      	neglt	r3, r3
 8005870:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 8005872:	2300      	movs	r3, #0
 8005874:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 8005878:	e086      	b.n	8005988 <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	f503 70ab 	add.w	r0, r3, #342	; 0x156
			get_next_good_spad(
 8005880:	f107 0314 	add.w	r3, r7, #20
 8005884:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005886:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005888:	f7ff fce0 	bl	800524c <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800588c:	697b      	ldr	r3, [r7, #20]
 800588e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005892:	d103      	bne.n	800589c <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005894:	23ce      	movs	r3, #206	; 0xce
 8005896:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 800589a:	e07e      	b.n	800599a <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800589c:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80058a0:	697a      	ldr	r2, [r7, #20]
 80058a2:	4413      	add	r3, r2
 80058a4:	4618      	mov	r0, r3
 80058a6:	f7ff fd2f 	bl	8005308 <is_aperture>
 80058aa:	4603      	mov	r3, r0
 80058ac:	461a      	mov	r2, r3
 80058ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d003      	beq.n	80058bc <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 80058b4:	2301      	movs	r3, #1
 80058b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 80058ba:	e06e      	b.n	800599a <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 80058bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058be:	3301      	adds	r3, #1
 80058c0:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 80058c2:	697b      	ldr	r3, [r7, #20]
 80058c4:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
			Status = enable_spad_bit(
 80058cc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80058ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80058d0:	4618      	mov	r0, r3
 80058d2:	f7ff fd33 	bl	800533c <enable_spad_bit>
 80058d6:	4603      	mov	r3, r0
 80058d8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 80058dc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d10c      	bne.n	80058fe <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 80058e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80058e6:	3301      	adds	r3, #1
 80058e8:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement.
				 */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f503 73a8 	add.w	r3, r3, #336	; 0x150
				Status = set_ref_spad_map(Dev,
 80058f0:	4619      	mov	r1, r3
 80058f2:	68f8      	ldr	r0, [r7, #12]
 80058f4:	f7ff fd59 	bl	80053aa <set_ref_spad_map>
 80058f8:	4603      	mov	r3, r0
 80058fa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 80058fe:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8005902:	2b00      	cmp	r3, #0
 8005904:	d146      	bne.n	8005994 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8005906:	f107 0312 	add.w	r3, r7, #18
 800590a:	4619      	mov	r1, r3
 800590c:	68f8      	ldr	r0, [r7, #12]
 800590e:	f7ff fdee 	bl	80054ee <perform_ref_signal_measurement>
 8005912:	4603      	mov	r3, r0
 8005914:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 8005918:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800591c:	2b00      	cmp	r3, #0
 800591e:	d13b      	bne.n	8005998 <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8005920:	8a7b      	ldrh	r3, [r7, #18]
 8005922:	461a      	mov	r2, r3
 8005924:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	2b00      	cmp	r3, #0
 800592a:	bfb8      	it	lt
 800592c:	425b      	neglt	r3, r3
 800592e:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 8005930:	8a7b      	ldrh	r3, [r7, #18]
 8005932:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005934:	429a      	cmp	r2, r3
 8005936:	d21c      	bcs.n	8005972 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 8005938:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800593a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800593c:	429a      	cmp	r2, r3
 800593e:	d914      	bls.n	800596a <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this.
					 */
					Status = set_ref_spad_map(Dev,
 8005940:	f107 031c 	add.w	r3, r7, #28
 8005944:	4619      	mov	r1, r3
 8005946:	68f8      	ldr	r0, [r7, #12]
 8005948:	f7ff fd2f 	bl	80053aa <set_ref_spad_map>
 800594c:	4603      	mov	r3, r0
 800594e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	f503 73a8 	add.w	r3, r3, #336	; 0x150
					memcpy(
 8005958:	f107 011c 	add.w	r1, r7, #28
 800595c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800595e:	4618      	mov	r0, r3
 8005960:	f002 ff42 	bl	80087e8 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 8005964:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005966:	3b01      	subs	r3, #1
 8005968:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 800596a:	2301      	movs	r3, #1
 800596c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005970:	e00a      	b.n	8005988 <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8005972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005974:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f503 71a8 	add.w	r1, r3, #336	; 0x150
				memcpy(lastSpadArray,
 800597c:	f107 031c 	add.w	r3, r7, #28
 8005980:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005982:	4618      	mov	r0, r3
 8005984:	f002 ff30 	bl	80087e8 <memcpy>
		while (!complete) {
 8005988:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800598c:	2b00      	cmp	r3, #0
 800598e:	f43f af74 	beq.w	800587a <VL53L0X_perform_ref_spad_management+0x2b8>
 8005992:	e002      	b.n	800599a <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8005994:	bf00      	nop
 8005996:	e000      	b.n	800599a <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8005998:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800599a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d115      	bne.n	80059ce <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80059a6:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 80059ae:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2201      	movs	r2, #1
 80059b4:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80059b8:	68bb      	ldr	r3, [r7, #8]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	b2da      	uxtb	r2, r3
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	781a      	ldrb	r2, [r3, #0]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 80059ce:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 80059d2:	4618      	mov	r0, r3
 80059d4:	375c      	adds	r7, #92	; 0x5c
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd90      	pop	{r4, r7, pc}

080059da <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 80059da:	b590      	push	{r4, r7, lr}
 80059dc:	b093      	sub	sp, #76	; 0x4c
 80059de:	af06      	add	r7, sp, #24
 80059e0:	60f8      	str	r0, [r7, #12]
 80059e2:	60b9      	str	r1, [r7, #8]
 80059e4:	4613      	mov	r3, r2
 80059e6:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80059e8:	2300      	movs	r3, #0
 80059ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 80059ee:	2300      	movs	r3, #0
 80059f0:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 80059f2:	23b4      	movs	r3, #180	; 0xb4
 80059f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 80059f8:	2306      	movs	r3, #6
 80059fa:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 80059fc:	232c      	movs	r3, #44	; 0x2c
 80059fe:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005a00:	2201      	movs	r2, #1
 8005a02:	21ff      	movs	r1, #255	; 0xff
 8005a04:	68f8      	ldr	r0, [r7, #12]
 8005a06:	f002 fd9b 	bl	8008540 <VL53L0X_WrByte>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8005a10:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d107      	bne.n	8005a28 <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 8005a18:	2200      	movs	r2, #0
 8005a1a:	214f      	movs	r1, #79	; 0x4f
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f002 fd8f 	bl	8008540 <VL53L0X_WrByte>
 8005a22:	4603      	mov	r3, r0
 8005a24:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8005a28:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d107      	bne.n	8005a40 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 8005a30:	222c      	movs	r2, #44	; 0x2c
 8005a32:	214e      	movs	r1, #78	; 0x4e
 8005a34:	68f8      	ldr	r0, [r7, #12]
 8005a36:	f002 fd83 	bl	8008540 <VL53L0X_WrByte>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 8005a40:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d107      	bne.n	8005a58 <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005a48:	2200      	movs	r2, #0
 8005a4a:	21ff      	movs	r1, #255	; 0xff
 8005a4c:	68f8      	ldr	r0, [r7, #12]
 8005a4e:	f002 fd77 	bl	8008540 <VL53L0X_WrByte>
 8005a52:	4603      	mov	r3, r0
 8005a54:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 8005a58:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d109      	bne.n	8005a74 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 8005a60:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005a64:	461a      	mov	r2, r3
 8005a66:	21b6      	movs	r1, #182	; 0xb6
 8005a68:	68f8      	ldr	r0, [r7, #12]
 8005a6a:	f002 fd69 	bl	8008540 <VL53L0X_WrByte>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8005a74:	2300      	movs	r3, #0
 8005a76:	627b      	str	r3, [r7, #36]	; 0x24
 8005a78:	e009      	b.n	8005a8e <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005a7a:	68fa      	ldr	r2, [r7, #12]
 8005a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a7e:	4413      	add	r3, r2
 8005a80:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005a84:	2200      	movs	r2, #0
 8005a86:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 8005a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a8a:	3301      	adds	r3, #1
 8005a8c:	627b      	str	r3, [r7, #36]	; 0x24
 8005a8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a90:	69fb      	ldr	r3, [r7, #28]
 8005a92:	429a      	cmp	r2, r3
 8005a94:	d3f1      	bcc.n	8005a7a <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8005a96:	79fb      	ldrb	r3, [r7, #7]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d011      	beq.n	8005ac0 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8005a9c:	e002      	b.n	8005aa4 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8005a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aa0:	3301      	adds	r3, #1
 8005aa2:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8005aa4:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8005aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aaa:	4413      	add	r3, r2
 8005aac:	4618      	mov	r0, r3
 8005aae:	f7ff fc2b 	bl	8005308 <is_aperture>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d103      	bne.n	8005ac0 <VL53L0X_set_reference_spads+0xe6>
 8005ab8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005aba:	69bb      	ldr	r3, [r7, #24]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d3ee      	bcc.n	8005a9e <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f503 70ab 	add.w	r0, r3, #342	; 0x156
				Dev->Data.SpadData.RefSpadEnables,
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	f503 74a8 	add.w	r4, r3, #336	; 0x150
	Status = enable_ref_spads(Dev,
 8005acc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005ad0:	79f9      	ldrb	r1, [r7, #7]
 8005ad2:	f107 0214 	add.w	r2, r7, #20
 8005ad6:	9204      	str	r2, [sp, #16]
 8005ad8:	68ba      	ldr	r2, [r7, #8]
 8005ada:	9203      	str	r2, [sp, #12]
 8005adc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005ade:	9202      	str	r2, [sp, #8]
 8005ae0:	9301      	str	r3, [sp, #4]
 8005ae2:	69fb      	ldr	r3, [r7, #28]
 8005ae4:	9300      	str	r3, [sp, #0]
 8005ae6:	4623      	mov	r3, r4
 8005ae8:	4602      	mov	r2, r0
 8005aea:	68f8      	ldr	r0, [r7, #12]
 8005aec:	f7ff fc83 	bl	80053f6 <enable_ref_spads>
 8005af0:	4603      	mov	r3, r0
 8005af2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8005af6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d10c      	bne.n	8005b18 <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2201      	movs	r2, #1
 8005b02:	f883 2141 	strb.w	r2, [r3, #321]	; 0x141
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	b2da      	uxtb	r2, r3
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	79fa      	ldrb	r2, [r7, #7]
 8005b14:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 8005b18:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3734      	adds	r7, #52	; 0x34
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd90      	pop	{r4, r7, pc}

08005b24 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b084      	sub	sp, #16
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	460b      	mov	r3, r1
 8005b2e:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005b30:	2300      	movs	r3, #0
 8005b32:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8005b34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d10a      	bne.n	8005b52 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8005b3c:	78fb      	ldrb	r3, [r7, #3]
 8005b3e:	f043 0301 	orr.w	r3, r3, #1
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	461a      	mov	r2, r3
 8005b46:	2100      	movs	r1, #0
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f002 fcf9 	bl	8008540 <VL53L0X_WrByte>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 8005b52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d104      	bne.n	8005b64 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f000 f9bf 	bl	8005ede <VL53L0X_measurement_poll_for_completion>
 8005b60:	4603      	mov	r3, r0
 8005b62:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8005b64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d105      	bne.n	8005b78 <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8005b6c:	2100      	movs	r1, #0
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f7ff fab6 	bl	80050e0 <VL53L0X_ClearInterruptMask>
 8005b74:	4603      	mov	r3, r0
 8005b76:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8005b78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d106      	bne.n	8005b8e <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8005b80:	2200      	movs	r2, #0
 8005b82:	2100      	movs	r1, #0
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f002 fcdb 	bl	8008540 <VL53L0X_WrByte>
 8005b8a:	4603      	mov	r3, r0
 8005b8c:	73fb      	strb	r3, [r7, #15]

	return Status;
 8005b8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3710      	adds	r7, #16
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}

08005b9a <VL53L0X_ref_calibration_io>:
VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev,
	uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 8005b9a:	b580      	push	{r7, lr}
 8005b9c:	b084      	sub	sp, #16
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	6078      	str	r0, [r7, #4]
 8005ba2:	4608      	mov	r0, r1
 8005ba4:	4611      	mov	r1, r2
 8005ba6:	461a      	mov	r2, r3
 8005ba8:	4603      	mov	r3, r0
 8005baa:	70fb      	strb	r3, [r7, #3]
 8005bac:	460b      	mov	r3, r1
 8005bae:	70bb      	strb	r3, [r7, #2]
 8005bb0:	4613      	mov	r3, r2
 8005bb2:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 8005bb8:	2300      	movs	r3, #0
 8005bba:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	21ff      	movs	r1, #255	; 0xff
 8005bc0:	6878      	ldr	r0, [r7, #4]
 8005bc2:	f002 fcbd 	bl	8008540 <VL53L0X_WrByte>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	461a      	mov	r2, r3
 8005bca:	7bfb      	ldrb	r3, [r7, #15]
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	2100      	movs	r1, #0
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f002 fcb3 	bl	8008540 <VL53L0X_WrByte>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	461a      	mov	r2, r3
 8005bde:	7bfb      	ldrb	r3, [r7, #15]
 8005be0:	4313      	orrs	r3, r2
 8005be2:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005be4:	2200      	movs	r2, #0
 8005be6:	21ff      	movs	r1, #255	; 0xff
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f002 fca9 	bl	8008540 <VL53L0X_WrByte>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	7bfb      	ldrb	r3, [r7, #15]
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 8005bf8:	78fb      	ldrb	r3, [r7, #3]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d01e      	beq.n	8005c3c <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8005bfe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d009      	beq.n	8005c1a <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8005c06:	69ba      	ldr	r2, [r7, #24]
 8005c08:	21cb      	movs	r1, #203	; 0xcb
 8005c0a:	6878      	ldr	r0, [r7, #4]
 8005c0c:	f002 fd1a 	bl	8008644 <VL53L0X_RdByte>
 8005c10:	4603      	mov	r3, r0
 8005c12:	461a      	mov	r2, r3
 8005c14:	7bfb      	ldrb	r3, [r7, #15]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8005c1a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d02a      	beq.n	8005c78 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8005c22:	f107 030e 	add.w	r3, r7, #14
 8005c26:	461a      	mov	r2, r3
 8005c28:	21ee      	movs	r1, #238	; 0xee
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f002 fd0a 	bl	8008644 <VL53L0X_RdByte>
 8005c30:	4603      	mov	r3, r0
 8005c32:	461a      	mov	r2, r3
 8005c34:	7bfb      	ldrb	r3, [r7, #15]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	73fb      	strb	r3, [r7, #15]
 8005c3a:	e01d      	b.n	8005c78 <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 8005c3c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00a      	beq.n	8005c5a <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8005c44:	78bb      	ldrb	r3, [r7, #2]
 8005c46:	461a      	mov	r2, r3
 8005c48:	21cb      	movs	r1, #203	; 0xcb
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f002 fc78 	bl	8008540 <VL53L0X_WrByte>
 8005c50:	4603      	mov	r3, r0
 8005c52:	461a      	mov	r2, r3
 8005c54:	7bfb      	ldrb	r3, [r7, #15]
 8005c56:	4313      	orrs	r3, r2
 8005c58:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 8005c5a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00a      	beq.n	8005c78 <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8005c62:	787b      	ldrb	r3, [r7, #1]
 8005c64:	2280      	movs	r2, #128	; 0x80
 8005c66:	21ee      	movs	r1, #238	; 0xee
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f002 fcb7 	bl	80085dc <VL53L0X_UpdateByte>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	461a      	mov	r2, r3
 8005c72:	7bfb      	ldrb	r3, [r7, #15]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005c78:	2201      	movs	r2, #1
 8005c7a:	21ff      	movs	r1, #255	; 0xff
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f002 fc5f 	bl	8008540 <VL53L0X_WrByte>
 8005c82:	4603      	mov	r3, r0
 8005c84:	461a      	mov	r2, r3
 8005c86:	7bfb      	ldrb	r3, [r7, #15]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	2100      	movs	r1, #0
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f002 fc55 	bl	8008540 <VL53L0X_WrByte>
 8005c96:	4603      	mov	r3, r0
 8005c98:	461a      	mov	r2, r3
 8005c9a:	7bfb      	ldrb	r3, [r7, #15]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	21ff      	movs	r1, #255	; 0xff
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f002 fc4b 	bl	8008540 <VL53L0X_WrByte>
 8005caa:	4603      	mov	r3, r0
 8005cac:	461a      	mov	r2, r3
 8005cae:	7bfb      	ldrb	r3, [r7, #15]
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8005cb4:	7bbb      	ldrb	r3, [r7, #14]
 8005cb6:	f023 0310 	bic.w	r3, r3, #16
 8005cba:	b2da      	uxtb	r2, r3
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	701a      	strb	r2, [r3, #0]

	return Status;
 8005cc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3710      	adds	r7, #16
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	bd80      	pop	{r7, pc}

08005ccc <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b08a      	sub	sp, #40	; 0x28
 8005cd0:	af04      	add	r7, sp, #16
 8005cd2:	60f8      	str	r0, [r7, #12]
 8005cd4:	60b9      	str	r1, [r7, #8]
 8005cd6:	4611      	mov	r1, r2
 8005cd8:	461a      	mov	r2, r3
 8005cda:	460b      	mov	r3, r1
 8005cdc:	71fb      	strb	r3, [r7, #7]
 8005cde:	4613      	mov	r3, r2
 8005ce0:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8005cea:	2300      	movs	r3, #0
 8005cec:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8005cf6:	79bb      	ldrb	r3, [r7, #6]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d003      	beq.n	8005d04 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 8005d02:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8005d04:	2201      	movs	r2, #1
 8005d06:	2101      	movs	r1, #1
 8005d08:	68f8      	ldr	r0, [r7, #12]
 8005d0a:	f002 fc19 	bl	8008540 <VL53L0X_WrByte>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8005d12:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d105      	bne.n	8005d26 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8005d1a:	2140      	movs	r1, #64	; 0x40
 8005d1c:	68f8      	ldr	r0, [r7, #12]
 8005d1e:	f7ff ff01 	bl	8005b24 <VL53L0X_perform_single_ref_calibration>
 8005d22:	4603      	mov	r3, r0
 8005d24:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8005d26:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d115      	bne.n	8005d5a <VL53L0X_perform_vhv_calibration+0x8e>
 8005d2e:	79fb      	ldrb	r3, [r7, #7]
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d112      	bne.n	8005d5a <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8005d34:	7d39      	ldrb	r1, [r7, #20]
 8005d36:	7d7a      	ldrb	r2, [r7, #21]
 8005d38:	2300      	movs	r3, #0
 8005d3a:	9303      	str	r3, [sp, #12]
 8005d3c:	2301      	movs	r3, #1
 8005d3e:	9302      	str	r3, [sp, #8]
 8005d40:	f107 0313 	add.w	r3, r7, #19
 8005d44:	9301      	str	r3, [sp, #4]
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	9300      	str	r3, [sp, #0]
 8005d4a:	460b      	mov	r3, r1
 8005d4c:	2101      	movs	r1, #1
 8005d4e:	68f8      	ldr	r0, [r7, #12]
 8005d50:	f7ff ff23 	bl	8005b9a <VL53L0X_ref_calibration_io>
 8005d54:	4603      	mov	r3, r0
 8005d56:	75fb      	strb	r3, [r7, #23]
 8005d58:	e002      	b.n	8005d60 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8005d60:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d112      	bne.n	8005d8e <VL53L0X_perform_vhv_calibration+0xc2>
 8005d68:	79bb      	ldrb	r3, [r7, #6]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d00f      	beq.n	8005d8e <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005d6e:	7dbb      	ldrb	r3, [r7, #22]
 8005d70:	461a      	mov	r2, r3
 8005d72:	2101      	movs	r1, #1
 8005d74:	68f8      	ldr	r0, [r7, #12]
 8005d76:	f002 fbe3 	bl	8008540 <VL53L0X_WrByte>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8005d7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d103      	bne.n	8005d8e <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	7dba      	ldrb	r2, [r7, #22]
 8005d8a:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	return Status;
 8005d8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3718      	adds	r7, #24
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}

08005d9a <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8005d9a:	b580      	push	{r7, lr}
 8005d9c:	b08a      	sub	sp, #40	; 0x28
 8005d9e:	af04      	add	r7, sp, #16
 8005da0:	60f8      	str	r0, [r7, #12]
 8005da2:	60b9      	str	r1, [r7, #8]
 8005da4:	4611      	mov	r1, r2
 8005da6:	461a      	mov	r2, r3
 8005da8:	460b      	mov	r3, r1
 8005daa:	71fb      	strb	r3, [r7, #7]
 8005dac:	4613      	mov	r3, r2
 8005dae:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005db0:	2300      	movs	r3, #0
 8005db2:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005db4:	2300      	movs	r3, #0
 8005db6:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8005db8:	2300      	movs	r3, #0
 8005dba:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8005dc0:	79bb      	ldrb	r3, [r7, #6]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d003      	beq.n	8005dce <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 8005dcc:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8005dce:	2202      	movs	r2, #2
 8005dd0:	2101      	movs	r1, #1
 8005dd2:	68f8      	ldr	r0, [r7, #12]
 8005dd4:	f002 fbb4 	bl	8008540 <VL53L0X_WrByte>
 8005dd8:	4603      	mov	r3, r0
 8005dda:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8005ddc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d105      	bne.n	8005df0 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8005de4:	2100      	movs	r1, #0
 8005de6:	68f8      	ldr	r0, [r7, #12]
 8005de8:	f7ff fe9c 	bl	8005b24 <VL53L0X_perform_single_ref_calibration>
 8005dec:	4603      	mov	r3, r0
 8005dee:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8005df0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d115      	bne.n	8005e24 <VL53L0X_perform_phase_calibration+0x8a>
 8005df8:	79fb      	ldrb	r3, [r7, #7]
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d112      	bne.n	8005e24 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8005dfe:	7d39      	ldrb	r1, [r7, #20]
 8005e00:	7d7a      	ldrb	r2, [r7, #21]
 8005e02:	2301      	movs	r3, #1
 8005e04:	9303      	str	r3, [sp, #12]
 8005e06:	2300      	movs	r3, #0
 8005e08:	9302      	str	r3, [sp, #8]
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	9301      	str	r3, [sp, #4]
 8005e0e:	f107 0313 	add.w	r3, r7, #19
 8005e12:	9300      	str	r3, [sp, #0]
 8005e14:	460b      	mov	r3, r1
 8005e16:	2101      	movs	r1, #1
 8005e18:	68f8      	ldr	r0, [r7, #12]
 8005e1a:	f7ff febe 	bl	8005b9a <VL53L0X_ref_calibration_io>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	75fb      	strb	r3, [r7, #23]
 8005e22:	e002      	b.n	8005e2a <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	2200      	movs	r2, #0
 8005e28:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8005e2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d112      	bne.n	8005e58 <VL53L0X_perform_phase_calibration+0xbe>
 8005e32:	79bb      	ldrb	r3, [r7, #6]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d00f      	beq.n	8005e58 <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005e38:	7dbb      	ldrb	r3, [r7, #22]
 8005e3a:	461a      	mov	r2, r3
 8005e3c:	2101      	movs	r1, #1
 8005e3e:	68f8      	ldr	r0, [r7, #12]
 8005e40:	f002 fb7e 	bl	8008540 <VL53L0X_WrByte>
 8005e44:	4603      	mov	r3, r0
 8005e46:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8005e48:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d103      	bne.n	8005e58 <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	7dba      	ldrb	r2, [r7, #22]
 8005e54:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	return Status;
 8005e58:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3718      	adds	r7, #24
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b086      	sub	sp, #24
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	60f8      	str	r0, [r7, #12]
 8005e6c:	60b9      	str	r1, [r7, #8]
 8005e6e:	607a      	str	r2, [r7, #4]
 8005e70:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005e72:	2300      	movs	r3, #0
 8005e74:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005e76:	2300      	movs	r3, #0
 8005e78:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f893 315c 	ldrb.w	r3, [r3, #348]	; 0x15c
 8005e80:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once.
	 */
	Status = VL53L0X_perform_vhv_calibration(
 8005e82:	78fa      	ldrb	r2, [r7, #3]
 8005e84:	2300      	movs	r3, #0
 8005e86:	68b9      	ldr	r1, [r7, #8]
 8005e88:	68f8      	ldr	r0, [r7, #12]
 8005e8a:	f7ff ff1f 	bl	8005ccc <VL53L0X_perform_vhv_calibration>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8005e92:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d107      	bne.n	8005eaa <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8005e9a:	78fa      	ldrb	r2, [r7, #3]
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	6879      	ldr	r1, [r7, #4]
 8005ea0:	68f8      	ldr	r0, [r7, #12]
 8005ea2:	f7ff ff7a 	bl	8005d9a <VL53L0X_perform_phase_calibration>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8005eaa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d10f      	bne.n	8005ed2 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005eb2:	7dbb      	ldrb	r3, [r7, #22]
 8005eb4:	461a      	mov	r2, r3
 8005eb6:	2101      	movs	r1, #1
 8005eb8:	68f8      	ldr	r0, [r7, #12]
 8005eba:	f002 fb41 	bl	8008540 <VL53L0X_WrByte>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8005ec2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d103      	bne.n	8005ed2 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	7dba      	ldrb	r2, [r7, #22]
 8005ece:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	}

	return Status;
 8005ed2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3718      	adds	r7, #24
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}

08005ede <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8005ede:	b580      	push	{r7, lr}
 8005ee0:	b086      	sub	sp, #24
 8005ee2:	af00      	add	r7, sp, #0
 8005ee4:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 8005eea:	2300      	movs	r3, #0
 8005eec:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8005eee:	2300      	movs	r3, #0
 8005ef0:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8005ef2:	f107 030f 	add.w	r3, r7, #15
 8005ef6:	4619      	mov	r1, r3
 8005ef8:	6878      	ldr	r0, [r7, #4]
 8005efa:	f7fe fe03 	bl	8004b04 <VL53L0X_GetMeasurementDataReady>
 8005efe:	4603      	mov	r3, r0
 8005f00:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8005f02:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d110      	bne.n	8005f2c <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 8005f0a:	7bfb      	ldrb	r3, [r7, #15]
 8005f0c:	2b01      	cmp	r3, #1
 8005f0e:	d00f      	beq.n	8005f30 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	3301      	adds	r3, #1
 8005f14:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005f1c:	d302      	bcc.n	8005f24 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 8005f1e:	23f9      	movs	r3, #249	; 0xf9
 8005f20:	75fb      	strb	r3, [r7, #23]
			break;
 8005f22:	e006      	b.n	8005f32 <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f002 fc2b 	bl	8008780 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8005f2a:	e7e2      	b.n	8005ef2 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8005f2c:	bf00      	nop
 8005f2e:	e000      	b.n	8005f32 <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 8005f30:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8005f32:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3718      	adds	r7, #24
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}

08005f3e <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8005f3e:	b480      	push	{r7}
 8005f40:	b085      	sub	sp, #20
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	4603      	mov	r3, r0
 8005f46:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8005f4c:	79fb      	ldrb	r3, [r7, #7]
 8005f4e:	3301      	adds	r3, #1
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	005b      	lsls	r3, r3, #1
 8005f54:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8005f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	3714      	adds	r7, #20
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	bc80      	pop	{r7}
 8005f60:	4770      	bx	lr

08005f62 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8005f62:	b480      	push	{r7}
 8005f64:	b085      	sub	sp, #20
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	4603      	mov	r3, r0
 8005f6a:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8005f70:	79fb      	ldrb	r3, [r7, #7]
 8005f72:	085b      	lsrs	r3, r3, #1
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	3b01      	subs	r3, #1
 8005f78:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 8005f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3714      	adds	r7, #20
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bc80      	pop	{r7}
 8005f84:	4770      	bx	lr

08005f86 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8005f86:	b480      	push	{r7}
 8005f88:	b085      	sub	sp, #20
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8005f92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005f96:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits
	 */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8005f98:	e002      	b.n	8005fa0 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8005f9a:	68bb      	ldr	r3, [r7, #8]
 8005f9c:	089b      	lsrs	r3, r3, #2
 8005f9e:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8005fa0:	68ba      	ldr	r2, [r7, #8]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d8f8      	bhi.n	8005f9a <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8005fa8:	e017      	b.n	8005fda <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	4413      	add	r3, r2
 8005fb0:	687a      	ldr	r2, [r7, #4]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d30b      	bcc.n	8005fce <VL53L0X_isqrt+0x48>
			num -= res + bit;
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	4413      	add	r3, r2
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	1ad3      	subs	r3, r2, r3
 8005fc0:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	085b      	lsrs	r3, r3, #1
 8005fc6:	68ba      	ldr	r2, [r7, #8]
 8005fc8:	4413      	add	r3, r2
 8005fca:	60fb      	str	r3, [r7, #12]
 8005fcc:	e002      	b.n	8005fd4 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	085b      	lsrs	r3, r3, #1
 8005fd2:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	089b      	lsrs	r3, r3, #2
 8005fd8:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d1e4      	bne.n	8005faa <VL53L0X_isqrt+0x24>
	}

	return res;
 8005fe0:	68fb      	ldr	r3, [r7, #12]
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3714      	adds	r7, #20
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bc80      	pop	{r7}
 8005fea:	4770      	bx	lr

08005fec <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b086      	sub	sp, #24
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	2183      	movs	r1, #131	; 0x83
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f002 fa9f 	bl	8008540 <VL53L0X_WrByte>
 8006002:	4603      	mov	r3, r0
 8006004:	461a      	mov	r2, r3
 8006006:	7dfb      	ldrb	r3, [r7, #23]
 8006008:	4313      	orrs	r3, r2
 800600a:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock
	 */
	if (Status == VL53L0X_ERROR_NONE) {
 800600c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d11e      	bne.n	8006052 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 8006014:	2300      	movs	r3, #0
 8006016:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8006018:	f107 030f 	add.w	r3, r7, #15
 800601c:	461a      	mov	r2, r3
 800601e:	2183      	movs	r1, #131	; 0x83
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f002 fb0f 	bl	8008644 <VL53L0X_RdByte>
 8006026:	4603      	mov	r3, r0
 8006028:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800602a:	7bfb      	ldrb	r3, [r7, #15]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d10a      	bne.n	8006046 <VL53L0X_device_read_strobe+0x5a>
 8006030:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d106      	bne.n	8006046 <VL53L0X_device_read_strobe+0x5a>
				break;

			LoopNb = LoopNb + 1;
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	3301      	adds	r3, #1
 800603c:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8006044:	d3e8      	bcc.n	8006018 <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800604c:	d301      	bcc.n	8006052 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800604e:	23f9      	movs	r3, #249	; 0xf9
 8006050:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8006052:	2201      	movs	r2, #1
 8006054:	2183      	movs	r1, #131	; 0x83
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f002 fa72 	bl	8008540 <VL53L0X_WrByte>
 800605c:	4603      	mov	r3, r0
 800605e:	461a      	mov	r2, r3
 8006060:	7dfb      	ldrb	r3, [r7, #23]
 8006062:	4313      	orrs	r3, r2
 8006064:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 8006066:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800606a:	4618      	mov	r0, r3
 800606c:	3718      	adds	r7, #24
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8006072:	b580      	push	{r7, lr}
 8006074:	b098      	sub	sp, #96	; 0x60
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
 800607a:	460b      	mov	r3, r1
 800607c:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800607e:	2300      	movs	r3, #0
 8006080:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 8006084:	2300      	movs	r3, #0
 8006086:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 800608a:	2300      	movs	r3, #0
 800608c:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 8006090:	2300      	movs	r3, #0
 8006092:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 8006094:	2300      	movs	r3, #0
 8006096:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8006098:	2300      	movs	r3, #0
 800609a:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 800609c:	2300      	movs	r3, #0
 800609e:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 80060a2:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80060a6:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 80060a8:	2300      	movs	r3, #0
 80060aa:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 80060ac:	2300      	movs	r3, #0
 80060ae:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 80060b0:	2300      	movs	r3, #0
 80060b2:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 80060ba:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done
	 */
	if (ReadDataFromDeviceDone != 7) {
 80060be:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80060c2:	2b07      	cmp	r3, #7
 80060c4:	f000 8408 	beq.w	80068d8 <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80060c8:	2201      	movs	r2, #1
 80060ca:	2180      	movs	r1, #128	; 0x80
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f002 fa37 	bl	8008540 <VL53L0X_WrByte>
 80060d2:	4603      	mov	r3, r0
 80060d4:	461a      	mov	r2, r3
 80060d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80060da:	4313      	orrs	r3, r2
 80060dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80060e0:	2201      	movs	r2, #1
 80060e2:	21ff      	movs	r1, #255	; 0xff
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f002 fa2b 	bl	8008540 <VL53L0X_WrByte>
 80060ea:	4603      	mov	r3, r0
 80060ec:	461a      	mov	r2, r3
 80060ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80060f2:	4313      	orrs	r3, r2
 80060f4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80060f8:	2200      	movs	r2, #0
 80060fa:	2100      	movs	r1, #0
 80060fc:	6878      	ldr	r0, [r7, #4]
 80060fe:	f002 fa1f 	bl	8008540 <VL53L0X_WrByte>
 8006102:	4603      	mov	r3, r0
 8006104:	461a      	mov	r2, r3
 8006106:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800610a:	4313      	orrs	r3, r2
 800610c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8006110:	2206      	movs	r2, #6
 8006112:	21ff      	movs	r1, #255	; 0xff
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f002 fa13 	bl	8008540 <VL53L0X_WrByte>
 800611a:	4603      	mov	r3, r0
 800611c:	461a      	mov	r2, r3
 800611e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006122:	4313      	orrs	r3, r2
 8006124:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8006128:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800612c:	461a      	mov	r2, r3
 800612e:	2183      	movs	r1, #131	; 0x83
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f002 fa87 	bl	8008644 <VL53L0X_RdByte>
 8006136:	4603      	mov	r3, r0
 8006138:	461a      	mov	r2, r3
 800613a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800613e:	4313      	orrs	r3, r2
 8006140:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8006144:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006148:	f043 0304 	orr.w	r3, r3, #4
 800614c:	b2db      	uxtb	r3, r3
 800614e:	461a      	mov	r2, r3
 8006150:	2183      	movs	r1, #131	; 0x83
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f002 f9f4 	bl	8008540 <VL53L0X_WrByte>
 8006158:	4603      	mov	r3, r0
 800615a:	461a      	mov	r2, r3
 800615c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006160:	4313      	orrs	r3, r2
 8006162:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8006166:	2207      	movs	r2, #7
 8006168:	21ff      	movs	r1, #255	; 0xff
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f002 f9e8 	bl	8008540 <VL53L0X_WrByte>
 8006170:	4603      	mov	r3, r0
 8006172:	461a      	mov	r2, r3
 8006174:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006178:	4313      	orrs	r3, r2
 800617a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800617e:	2201      	movs	r2, #1
 8006180:	2181      	movs	r1, #129	; 0x81
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f002 f9dc 	bl	8008540 <VL53L0X_WrByte>
 8006188:	4603      	mov	r3, r0
 800618a:	461a      	mov	r2, r3
 800618c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006190:	4313      	orrs	r3, r2
 8006192:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f002 faf2 	bl	8008780 <VL53L0X_PollingDelay>
 800619c:	4603      	mov	r3, r0
 800619e:	461a      	mov	r2, r3
 80061a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80061a4:	4313      	orrs	r3, r2
 80061a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80061aa:	2201      	movs	r2, #1
 80061ac:	2180      	movs	r1, #128	; 0x80
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f002 f9c6 	bl	8008540 <VL53L0X_WrByte>
 80061b4:	4603      	mov	r3, r0
 80061b6:	461a      	mov	r2, r3
 80061b8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80061bc:	4313      	orrs	r3, r2
 80061be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 80061c2:	78fb      	ldrb	r3, [r7, #3]
 80061c4:	f003 0301 	and.w	r3, r3, #1
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	f000 8098 	beq.w	80062fe <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 80061ce:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80061d2:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f040 8091 	bne.w	80062fe <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 80061dc:	226b      	movs	r2, #107	; 0x6b
 80061de:	2194      	movs	r1, #148	; 0x94
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f002 f9ad 	bl	8008540 <VL53L0X_WrByte>
 80061e6:	4603      	mov	r3, r0
 80061e8:	461a      	mov	r2, r3
 80061ea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80061ee:	4313      	orrs	r3, r2
 80061f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80061f4:	6878      	ldr	r0, [r7, #4]
 80061f6:	f7ff fef9 	bl	8005fec <VL53L0X_device_read_strobe>
 80061fa:	4603      	mov	r3, r0
 80061fc:	461a      	mov	r2, r3
 80061fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006202:	4313      	orrs	r3, r2
 8006204:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006208:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800620c:	461a      	mov	r2, r3
 800620e:	2190      	movs	r1, #144	; 0x90
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f002 fa79 	bl	8008708 <VL53L0X_RdDWord>
 8006216:	4603      	mov	r3, r0
 8006218:	461a      	mov	r2, r3
 800621a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800621e:	4313      	orrs	r3, r2
 8006220:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8006224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006226:	0a1b      	lsrs	r3, r3, #8
 8006228:	b2db      	uxtb	r3, r3
 800622a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800622e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 8006232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006234:	0bdb      	lsrs	r3, r3, #15
 8006236:	b2db      	uxtb	r3, r3
 8006238:	f003 0301 	and.w	r3, r3, #1
 800623c:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8006240:	2224      	movs	r2, #36	; 0x24
 8006242:	2194      	movs	r1, #148	; 0x94
 8006244:	6878      	ldr	r0, [r7, #4]
 8006246:	f002 f97b 	bl	8008540 <VL53L0X_WrByte>
 800624a:	4603      	mov	r3, r0
 800624c:	461a      	mov	r2, r3
 800624e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006252:	4313      	orrs	r3, r2
 8006254:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f7ff fec7 	bl	8005fec <VL53L0X_device_read_strobe>
 800625e:	4603      	mov	r3, r0
 8006260:	461a      	mov	r2, r3
 8006262:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006266:	4313      	orrs	r3, r2
 8006268:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800626c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006270:	461a      	mov	r2, r3
 8006272:	2190      	movs	r1, #144	; 0x90
 8006274:	6878      	ldr	r0, [r7, #4]
 8006276:	f002 fa47 	bl	8008708 <VL53L0X_RdDWord>
 800627a:	4603      	mov	r3, r0
 800627c:	461a      	mov	r2, r3
 800627e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006282:	4313      	orrs	r3, r2
 8006284:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8006288:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800628a:	0e1b      	lsrs	r3, r3, #24
 800628c:	b2db      	uxtb	r3, r3
 800628e:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8006290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006292:	0c1b      	lsrs	r3, r3, #16
 8006294:	b2db      	uxtb	r3, r3
 8006296:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8006298:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800629a:	0a1b      	lsrs	r3, r3, #8
 800629c:	b2db      	uxtb	r3, r3
 800629e:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 80062a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 80062a6:	2225      	movs	r2, #37	; 0x25
 80062a8:	2194      	movs	r1, #148	; 0x94
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f002 f948 	bl	8008540 <VL53L0X_WrByte>
 80062b0:	4603      	mov	r3, r0
 80062b2:	461a      	mov	r2, r3
 80062b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80062b8:	4313      	orrs	r3, r2
 80062ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80062be:	6878      	ldr	r0, [r7, #4]
 80062c0:	f7ff fe94 	bl	8005fec <VL53L0X_device_read_strobe>
 80062c4:	4603      	mov	r3, r0
 80062c6:	461a      	mov	r2, r3
 80062c8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80062cc:	4313      	orrs	r3, r2
 80062ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80062d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80062d6:	461a      	mov	r2, r3
 80062d8:	2190      	movs	r1, #144	; 0x90
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f002 fa14 	bl	8008708 <VL53L0X_RdDWord>
 80062e0:	4603      	mov	r3, r0
 80062e2:	461a      	mov	r2, r3
 80062e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80062e8:	4313      	orrs	r3, r2
 80062ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 80062ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f0:	0e1b      	lsrs	r3, r3, #24
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 80062f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f8:	0c1b      	lsrs	r3, r3, #16
 80062fa:	b2db      	uxtb	r3, r3
 80062fc:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 80062fe:	78fb      	ldrb	r3, [r7, #3]
 8006300:	f003 0302 	and.w	r3, r3, #2
 8006304:	2b00      	cmp	r3, #0
 8006306:	f000 8189 	beq.w	800661c <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800630a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800630e:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8006312:	2b00      	cmp	r3, #0
 8006314:	f040 8182 	bne.w	800661c <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8006318:	2202      	movs	r2, #2
 800631a:	2194      	movs	r1, #148	; 0x94
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f002 f90f 	bl	8008540 <VL53L0X_WrByte>
 8006322:	4603      	mov	r3, r0
 8006324:	461a      	mov	r2, r3
 8006326:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800632a:	4313      	orrs	r3, r2
 800632c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f7ff fe5b 	bl	8005fec <VL53L0X_device_read_strobe>
 8006336:	4603      	mov	r3, r0
 8006338:	461a      	mov	r2, r3
 800633a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800633e:	4313      	orrs	r3, r2
 8006340:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8006344:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8006348:	461a      	mov	r2, r3
 800634a:	2190      	movs	r1, #144	; 0x90
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f002 f979 	bl	8008644 <VL53L0X_RdByte>
 8006352:	4603      	mov	r3, r0
 8006354:	461a      	mov	r2, r3
 8006356:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800635a:	4313      	orrs	r3, r2
 800635c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8006360:	227b      	movs	r2, #123	; 0x7b
 8006362:	2194      	movs	r1, #148	; 0x94
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f002 f8eb 	bl	8008540 <VL53L0X_WrByte>
 800636a:	4603      	mov	r3, r0
 800636c:	461a      	mov	r2, r3
 800636e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006372:	4313      	orrs	r3, r2
 8006374:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f7ff fe37 	bl	8005fec <VL53L0X_device_read_strobe>
 800637e:	4603      	mov	r3, r0
 8006380:	461a      	mov	r2, r3
 8006382:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006386:	4313      	orrs	r3, r2
 8006388:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800638c:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8006390:	461a      	mov	r2, r3
 8006392:	2190      	movs	r1, #144	; 0x90
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f002 f955 	bl	8008644 <VL53L0X_RdByte>
 800639a:	4603      	mov	r3, r0
 800639c:	461a      	mov	r2, r3
 800639e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80063a2:	4313      	orrs	r3, r2
 80063a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 80063a8:	2277      	movs	r2, #119	; 0x77
 80063aa:	2194      	movs	r1, #148	; 0x94
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f002 f8c7 	bl	8008540 <VL53L0X_WrByte>
 80063b2:	4603      	mov	r3, r0
 80063b4:	461a      	mov	r2, r3
 80063b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80063ba:	4313      	orrs	r3, r2
 80063bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f7ff fe13 	bl	8005fec <VL53L0X_device_read_strobe>
 80063c6:	4603      	mov	r3, r0
 80063c8:	461a      	mov	r2, r3
 80063ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80063ce:	4313      	orrs	r3, r2
 80063d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80063d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80063d8:	461a      	mov	r2, r3
 80063da:	2190      	movs	r1, #144	; 0x90
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f002 f993 	bl	8008708 <VL53L0X_RdDWord>
 80063e2:	4603      	mov	r3, r0
 80063e4:	461a      	mov	r2, r3
 80063e6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80063ea:	4313      	orrs	r3, r2
 80063ec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 80063f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063f2:	0e5b      	lsrs	r3, r3, #25
 80063f4:	b2db      	uxtb	r3, r3
 80063f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 80063fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006400:	0c9b      	lsrs	r3, r3, #18
 8006402:	b2db      	uxtb	r3, r3
 8006404:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006408:	b2db      	uxtb	r3, r3
 800640a:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800640c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800640e:	0adb      	lsrs	r3, r3, #11
 8006410:	b2db      	uxtb	r3, r3
 8006412:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006416:	b2db      	uxtb	r3, r3
 8006418:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800641a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800641c:	091b      	lsrs	r3, r3, #4
 800641e:	b2db      	uxtb	r3, r3
 8006420:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006424:	b2db      	uxtb	r3, r3
 8006426:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8006428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800642a:	b2db      	uxtb	r3, r3
 800642c:	00db      	lsls	r3, r3, #3
 800642e:	b2db      	uxtb	r3, r3
 8006430:	f003 0378 	and.w	r3, r3, #120	; 0x78
 8006434:	b2db      	uxtb	r3, r3
 8006436:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800643a:	2278      	movs	r2, #120	; 0x78
 800643c:	2194      	movs	r1, #148	; 0x94
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f002 f87e 	bl	8008540 <VL53L0X_WrByte>
 8006444:	4603      	mov	r3, r0
 8006446:	461a      	mov	r2, r3
 8006448:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800644c:	4313      	orrs	r3, r2
 800644e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006452:	6878      	ldr	r0, [r7, #4]
 8006454:	f7ff fdca 	bl	8005fec <VL53L0X_device_read_strobe>
 8006458:	4603      	mov	r3, r0
 800645a:	461a      	mov	r2, r3
 800645c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006460:	4313      	orrs	r3, r2
 8006462:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006466:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800646a:	461a      	mov	r2, r3
 800646c:	2190      	movs	r1, #144	; 0x90
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f002 f94a 	bl	8008708 <VL53L0X_RdDWord>
 8006474:	4603      	mov	r3, r0
 8006476:	461a      	mov	r2, r3
 8006478:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800647c:	4313      	orrs	r3, r2
 800647e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8006482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006484:	0f5b      	lsrs	r3, r3, #29
 8006486:	b2db      	uxtb	r3, r3
 8006488:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800648c:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800648e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8006492:	4413      	add	r3, r2
 8006494:	b2db      	uxtb	r3, r3
 8006496:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8006498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800649a:	0d9b      	lsrs	r3, r3, #22
 800649c:	b2db      	uxtb	r3, r3
 800649e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064a2:	b2db      	uxtb	r3, r3
 80064a4:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 80064a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064a8:	0bdb      	lsrs	r3, r3, #15
 80064aa:	b2db      	uxtb	r3, r3
 80064ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 80064b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064b6:	0a1b      	lsrs	r3, r3, #8
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 80064c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c4:	085b      	lsrs	r3, r3, #1
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 80064d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064d2:	b2db      	uxtb	r3, r3
 80064d4:	019b      	lsls	r3, r3, #6
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064dc:	b2db      	uxtb	r3, r3
 80064de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 80064e2:	2279      	movs	r2, #121	; 0x79
 80064e4:	2194      	movs	r1, #148	; 0x94
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f002 f82a 	bl	8008540 <VL53L0X_WrByte>
 80064ec:	4603      	mov	r3, r0
 80064ee:	461a      	mov	r2, r3
 80064f0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80064f4:	4313      	orrs	r3, r2
 80064f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f7ff fd76 	bl	8005fec <VL53L0X_device_read_strobe>
 8006500:	4603      	mov	r3, r0
 8006502:	461a      	mov	r2, r3
 8006504:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006508:	4313      	orrs	r3, r2
 800650a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800650e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006512:	461a      	mov	r2, r3
 8006514:	2190      	movs	r1, #144	; 0x90
 8006516:	6878      	ldr	r0, [r7, #4]
 8006518:	f002 f8f6 	bl	8008708 <VL53L0X_RdDWord>
 800651c:	4603      	mov	r3, r0
 800651e:	461a      	mov	r2, r3
 8006520:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006524:	4313      	orrs	r3, r2
 8006526:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800652a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800652c:	0e9b      	lsrs	r3, r3, #26
 800652e:	b2db      	uxtb	r3, r3
 8006530:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006534:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 8006536:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800653a:	4413      	add	r3, r2
 800653c:	b2db      	uxtb	r3, r3
 800653e:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8006540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006542:	0cdb      	lsrs	r3, r3, #19
 8006544:	b2db      	uxtb	r3, r3
 8006546:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800654a:	b2db      	uxtb	r3, r3
 800654c:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800654e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006550:	0b1b      	lsrs	r3, r3, #12
 8006552:	b2db      	uxtb	r3, r3
 8006554:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006558:	b2db      	uxtb	r3, r3
 800655a:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800655c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800655e:	095b      	lsrs	r3, r3, #5
 8006560:	b2db      	uxtb	r3, r3
 8006562:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006566:	b2db      	uxtb	r3, r3
 8006568:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800656a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800656c:	b2db      	uxtb	r3, r3
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	b2db      	uxtb	r3, r3
 8006572:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8006576:	b2db      	uxtb	r3, r3
 8006578:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800657c:	227a      	movs	r2, #122	; 0x7a
 800657e:	2194      	movs	r1, #148	; 0x94
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f001 ffdd 	bl	8008540 <VL53L0X_WrByte>
 8006586:	4603      	mov	r3, r0
 8006588:	461a      	mov	r2, r3
 800658a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800658e:	4313      	orrs	r3, r2
 8006590:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f7ff fd29 	bl	8005fec <VL53L0X_device_read_strobe>
 800659a:	4603      	mov	r3, r0
 800659c:	461a      	mov	r2, r3
 800659e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80065a2:	4313      	orrs	r3, r2
 80065a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80065a8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80065ac:	461a      	mov	r2, r3
 80065ae:	2190      	movs	r1, #144	; 0x90
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f002 f8a9 	bl	8008708 <VL53L0X_RdDWord>
 80065b6:	4603      	mov	r3, r0
 80065b8:	461a      	mov	r2, r3
 80065ba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80065be:	4313      	orrs	r3, r2
 80065c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 80065c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065c6:	0f9b      	lsrs	r3, r3, #30
 80065c8:	b2db      	uxtb	r3, r3
 80065ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065ce:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 80065d0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80065d4:	4413      	add	r3, r2
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 80065da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065dc:	0ddb      	lsrs	r3, r3, #23
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065e4:	b2db      	uxtb	r3, r3
 80065e6:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 80065e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065ea:	0c1b      	lsrs	r3, r3, #16
 80065ec:	b2db      	uxtb	r3, r3
 80065ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065f2:	b2db      	uxtb	r3, r3
 80065f4:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 80065f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065f8:	0a5b      	lsrs	r3, r3, #9
 80065fa:	b2db      	uxtb	r3, r3
 80065fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006600:	b2db      	uxtb	r3, r3
 8006602:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8006606:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006608:	089b      	lsrs	r3, r3, #2
 800660a:	b2db      	uxtb	r3, r3
 800660c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006610:	b2db      	uxtb	r3, r3
 8006612:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 8006616:	2300      	movs	r3, #0
 8006618:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 800661c:	78fb      	ldrb	r3, [r7, #3]
 800661e:	f003 0304 	and.w	r3, r3, #4
 8006622:	2b00      	cmp	r3, #0
 8006624:	f000 80f1 	beq.w	800680a <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8006628:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800662c:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8006630:	2b00      	cmp	r3, #0
 8006632:	f040 80ea 	bne.w	800680a <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8006636:	227b      	movs	r2, #123	; 0x7b
 8006638:	2194      	movs	r1, #148	; 0x94
 800663a:	6878      	ldr	r0, [r7, #4]
 800663c:	f001 ff80 	bl	8008540 <VL53L0X_WrByte>
 8006640:	4603      	mov	r3, r0
 8006642:	461a      	mov	r2, r3
 8006644:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006648:	4313      	orrs	r3, r2
 800664a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f7ff fccc 	bl	8005fec <VL53L0X_device_read_strobe>
 8006654:	4603      	mov	r3, r0
 8006656:	461a      	mov	r2, r3
 8006658:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800665c:	4313      	orrs	r3, r2
 800665e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8006662:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006666:	461a      	mov	r2, r3
 8006668:	2190      	movs	r1, #144	; 0x90
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f002 f84c 	bl	8008708 <VL53L0X_RdDWord>
 8006670:	4603      	mov	r3, r0
 8006672:	461a      	mov	r2, r3
 8006674:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006678:	4313      	orrs	r3, r2
 800667a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800667e:	227c      	movs	r2, #124	; 0x7c
 8006680:	2194      	movs	r1, #148	; 0x94
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f001 ff5c 	bl	8008540 <VL53L0X_WrByte>
 8006688:	4603      	mov	r3, r0
 800668a:	461a      	mov	r2, r3
 800668c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006690:	4313      	orrs	r3, r2
 8006692:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f7ff fca8 	bl	8005fec <VL53L0X_device_read_strobe>
 800669c:	4603      	mov	r3, r0
 800669e:	461a      	mov	r2, r3
 80066a0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80066a4:	4313      	orrs	r3, r2
 80066a6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 80066aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80066ae:	461a      	mov	r2, r3
 80066b0:	2190      	movs	r1, #144	; 0x90
 80066b2:	6878      	ldr	r0, [r7, #4]
 80066b4:	f002 f828 	bl	8008708 <VL53L0X_RdDWord>
 80066b8:	4603      	mov	r3, r0
 80066ba:	461a      	mov	r2, r3
 80066bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80066c0:	4313      	orrs	r3, r2
 80066c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 80066c6:	2273      	movs	r2, #115	; 0x73
 80066c8:	2194      	movs	r1, #148	; 0x94
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f001 ff38 	bl	8008540 <VL53L0X_WrByte>
 80066d0:	4603      	mov	r3, r0
 80066d2:	461a      	mov	r2, r3
 80066d4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80066d8:	4313      	orrs	r3, r2
 80066da:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f7ff fc84 	bl	8005fec <VL53L0X_device_read_strobe>
 80066e4:	4603      	mov	r3, r0
 80066e6:	461a      	mov	r2, r3
 80066e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80066ec:	4313      	orrs	r3, r2
 80066ee:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80066f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80066f6:	461a      	mov	r2, r3
 80066f8:	2190      	movs	r1, #144	; 0x90
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f002 f804 	bl	8008708 <VL53L0X_RdDWord>
 8006700:	4603      	mov	r3, r0
 8006702:	461a      	mov	r2, r3
 8006704:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006708:	4313      	orrs	r3, r2
 800670a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800670e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006710:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 8006712:	b29b      	uxth	r3, r3
 8006714:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 8006716:	2274      	movs	r2, #116	; 0x74
 8006718:	2194      	movs	r1, #148	; 0x94
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f001 ff10 	bl	8008540 <VL53L0X_WrByte>
 8006720:	4603      	mov	r3, r0
 8006722:	461a      	mov	r2, r3
 8006724:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006728:	4313      	orrs	r3, r2
 800672a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f7ff fc5c 	bl	8005fec <VL53L0X_device_read_strobe>
 8006734:	4603      	mov	r3, r0
 8006736:	461a      	mov	r2, r3
 8006738:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800673c:	4313      	orrs	r3, r2
 800673e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006742:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006746:	461a      	mov	r2, r3
 8006748:	2190      	movs	r1, #144	; 0x90
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f001 ffdc 	bl	8008708 <VL53L0X_RdDWord>
 8006750:	4603      	mov	r3, r0
 8006752:	461a      	mov	r2, r3
 8006754:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006758:	4313      	orrs	r3, r2
 800675a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800675e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006760:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 8006762:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006764:	4313      	orrs	r3, r2
 8006766:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 8006768:	2275      	movs	r2, #117	; 0x75
 800676a:	2194      	movs	r1, #148	; 0x94
 800676c:	6878      	ldr	r0, [r7, #4]
 800676e:	f001 fee7 	bl	8008540 <VL53L0X_WrByte>
 8006772:	4603      	mov	r3, r0
 8006774:	461a      	mov	r2, r3
 8006776:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800677a:	4313      	orrs	r3, r2
 800677c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f7ff fc33 	bl	8005fec <VL53L0X_device_read_strobe>
 8006786:	4603      	mov	r3, r0
 8006788:	461a      	mov	r2, r3
 800678a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800678e:	4313      	orrs	r3, r2
 8006790:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006794:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8006798:	461a      	mov	r2, r3
 800679a:	2190      	movs	r1, #144	; 0x90
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f001 ffb3 	bl	8008708 <VL53L0X_RdDWord>
 80067a2:	4603      	mov	r3, r0
 80067a4:	461a      	mov	r2, r3
 80067a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80067aa:	4313      	orrs	r3, r2
 80067ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 80067b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80067b2:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80067b8:	2276      	movs	r2, #118	; 0x76
 80067ba:	2194      	movs	r1, #148	; 0x94
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f001 febf 	bl	8008540 <VL53L0X_WrByte>
 80067c2:	4603      	mov	r3, r0
 80067c4:	461a      	mov	r2, r3
 80067c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80067ca:	4313      	orrs	r3, r2
 80067cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80067d0:	6878      	ldr	r0, [r7, #4]
 80067d2:	f7ff fc0b 	bl	8005fec <VL53L0X_device_read_strobe>
 80067d6:	4603      	mov	r3, r0
 80067d8:	461a      	mov	r2, r3
 80067da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80067de:	4313      	orrs	r3, r2
 80067e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80067e4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80067e8:	461a      	mov	r2, r3
 80067ea:	2190      	movs	r1, #144	; 0x90
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f001 ff8b 	bl	8008708 <VL53L0X_RdDWord>
 80067f2:	4603      	mov	r3, r0
 80067f4:	461a      	mov	r2, r3
 80067f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80067fa:	4313      	orrs	r3, r2
 80067fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8006800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006802:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8006804:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006806:	4313      	orrs	r3, r2
 8006808:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800680a:	2200      	movs	r2, #0
 800680c:	2181      	movs	r1, #129	; 0x81
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f001 fe96 	bl	8008540 <VL53L0X_WrByte>
 8006814:	4603      	mov	r3, r0
 8006816:	461a      	mov	r2, r3
 8006818:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800681c:	4313      	orrs	r3, r2
 800681e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8006822:	2206      	movs	r2, #6
 8006824:	21ff      	movs	r1, #255	; 0xff
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f001 fe8a 	bl	8008540 <VL53L0X_WrByte>
 800682c:	4603      	mov	r3, r0
 800682e:	461a      	mov	r2, r3
 8006830:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006834:	4313      	orrs	r3, r2
 8006836:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800683a:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800683e:	461a      	mov	r2, r3
 8006840:	2183      	movs	r1, #131	; 0x83
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f001 fefe 	bl	8008644 <VL53L0X_RdByte>
 8006848:	4603      	mov	r3, r0
 800684a:	461a      	mov	r2, r3
 800684c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006850:	4313      	orrs	r3, r2
 8006852:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 8006856:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800685a:	f023 0304 	bic.w	r3, r3, #4
 800685e:	b2db      	uxtb	r3, r3
 8006860:	461a      	mov	r2, r3
 8006862:	2183      	movs	r1, #131	; 0x83
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f001 fe6b 	bl	8008540 <VL53L0X_WrByte>
 800686a:	4603      	mov	r3, r0
 800686c:	461a      	mov	r2, r3
 800686e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8006872:	4313      	orrs	r3, r2
 8006874:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8006878:	2201      	movs	r2, #1
 800687a:	21ff      	movs	r1, #255	; 0xff
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	f001 fe5f 	bl	8008540 <VL53L0X_WrByte>
 8006882:	4603      	mov	r3, r0
 8006884:	461a      	mov	r2, r3
 8006886:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800688a:	4313      	orrs	r3, r2
 800688c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006890:	2201      	movs	r2, #1
 8006892:	2100      	movs	r1, #0
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f001 fe53 	bl	8008540 <VL53L0X_WrByte>
 800689a:	4603      	mov	r3, r0
 800689c:	461a      	mov	r2, r3
 800689e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80068a2:	4313      	orrs	r3, r2
 80068a4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80068a8:	2200      	movs	r2, #0
 80068aa:	21ff      	movs	r1, #255	; 0xff
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f001 fe47 	bl	8008540 <VL53L0X_WrByte>
 80068b2:	4603      	mov	r3, r0
 80068b4:	461a      	mov	r2, r3
 80068b6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80068ba:	4313      	orrs	r3, r2
 80068bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80068c0:	2200      	movs	r2, #0
 80068c2:	2180      	movs	r1, #128	; 0x80
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f001 fe3b 	bl	8008540 <VL53L0X_WrByte>
 80068ca:	4603      	mov	r3, r0
 80068cc:	461a      	mov	r2, r3
 80068ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80068d2:	4313      	orrs	r3, r2
 80068d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 80068d8:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 80068dc:	2b00      	cmp	r3, #0
 80068de:	f040 8090 	bne.w	8006a02 <VL53L0X_get_info_from_device+0x990>
 80068e2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80068e6:	2b07      	cmp	r3, #7
 80068e8:	f000 808b 	beq.w	8006a02 <VL53L0X_get_info_from_device+0x990>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 80068ec:	78fb      	ldrb	r3, [r7, #3]
 80068ee:	f003 0301 	and.w	r3, r3, #1
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d024      	beq.n	8006940 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 80068f6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80068fa:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d11e      	bne.n	8006940 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8006908:	f883 213f 	strb.w	r2, [r3, #319]	; 0x13f
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 8006912:	f883 2140 	strb.w	r2, [r3, #320]	; 0x140
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8006916:	2300      	movs	r3, #0
 8006918:	64fb      	str	r3, [r7, #76]	; 0x4c
 800691a:	e00e      	b.n	800693a <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800691c:	f107 0208 	add.w	r2, r7, #8
 8006920:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006922:	4413      	add	r3, r2
 8006924:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800692a:	4413      	add	r3, r2
 800692c:	f503 73ab 	add.w	r3, r3, #342	; 0x156
 8006930:	460a      	mov	r2, r1
 8006932:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8006934:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006936:	3301      	adds	r3, #1
 8006938:	64fb      	str	r3, [r7, #76]	; 0x4c
 800693a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800693c:	2b05      	cmp	r3, #5
 800693e:	dded      	ble.n	800691c <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 8006940:	78fb      	ldrb	r3, [r7, #3]
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b00      	cmp	r3, #0
 8006948:	d019      	beq.n	800697e <VL53L0X_get_info_from_device+0x90c>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800694a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800694e:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8006952:	2b00      	cmp	r3, #0
 8006954:	d113      	bne.n	800697e <VL53L0X_get_info_from_device+0x90c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006956:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006960:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f883 211e 	strb.w	r2, [r3, #286]	; 0x11e
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f203 131f 	addw	r3, r3, #287	; 0x11f
 8006970:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8006972:	f107 0310 	add.w	r3, r7, #16
 8006976:	4619      	mov	r1, r3
 8006978:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800697a:	f001 ff4b 	bl	8008814 <strcpy>

		}

		if (((option & 4) == 4) &&
 800697e:	78fb      	ldrb	r3, [r7, #3]
 8006980:	f003 0304 	and.w	r3, r3, #4
 8006984:	2b00      	cmp	r3, #0
 8006986:	d030      	beq.n	80069ea <VL53L0X_get_info_from_device+0x978>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8006988:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800698c:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8006990:	2b00      	cmp	r3, #0
 8006992:	d12a      	bne.n	80069ea <VL53L0X_get_info_from_device+0x978>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006994:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800699c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 80069a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069a6:	025b      	lsls	r3, r3, #9
 80069a8:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80069ae:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 80069b2:	2300      	movs	r3, #0
 80069b4:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 80069b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d011      	beq.n	80069e2 <VL53L0X_get_info_from_device+0x970>
				OffsetFixed1104_mm =
 80069be:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80069c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80069c2:	1ad3      	subs	r3, r2, r3
 80069c4:	64bb      	str	r3, [r7, #72]	; 0x48
					DistMeasFixed1104_400_mm -
					DistMeasTgtFixed1104_mm;
				OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 80069c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80069c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80069cc:	fb02 f303 	mul.w	r3, r2, r3
 80069d0:	091b      	lsrs	r3, r3, #4
				OffsetMicroMeters = (OffsetFixed1104_mm
 80069d2:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
				OffsetMicroMeters *= -1;
 80069d6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 80069da:	425b      	negs	r3, r3
 80069dc:	b29b      	uxth	r3, r3
 80069de:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 80069e2:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	605a      	str	r2, [r3, #4]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 80069ea:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80069ee:	78fb      	ldrb	r3, [r7, #3]
 80069f0:	4313      	orrs	r3, r2
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 80069f8:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006a02:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	3760      	adds	r7, #96	; 0x60
 8006a0a:	46bd      	mov	sp, r7
 8006a0c:	bd80      	pop	{r7, pc}

08006a0e <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev,
				      uint8_t vcsel_period_pclks)
{
 8006a0e:	b480      	push	{r7}
 8006a10:	b087      	sub	sp, #28
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	6078      	str	r0, [r7, #4]
 8006a16:	460b      	mov	r3, r1
 8006a18:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	 *  therefore set fixed value
	 */
	PLL_period_ps = 1655;
 8006a1a:	f240 6277 	movw	r2, #1655	; 0x677
 8006a1e:	f04f 0300 	mov.w	r3, #0
 8006a22:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 8006a26:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8006a2a:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 8006a2c:	78fb      	ldrb	r3, [r7, #3]
 8006a2e:	68fa      	ldr	r2, [r7, #12]
 8006a30:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 8006a34:	693a      	ldr	r2, [r7, #16]
 8006a36:	fb02 f303 	mul.w	r3, r2, r3
 8006a3a:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 8006a3c:	68bb      	ldr	r3, [r7, #8]
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	371c      	adds	r7, #28
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bc80      	pop	{r7}
 8006a46:	4770      	bx	lr

08006a48 <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b087      	sub	sp, #28
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 8006a50:	2300      	movs	r3, #0
 8006a52:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 8006a54:	2300      	movs	r3, #0
 8006a56:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d017      	beq.n	8006a92 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	3b01      	subs	r3, #1
 8006a66:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 8006a68:	e005      	b.n	8006a76 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	085b      	lsrs	r3, r3, #1
 8006a6e:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8006a70:	89fb      	ldrh	r3, [r7, #14]
 8006a72:	3301      	adds	r3, #1
 8006a74:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d1f4      	bne.n	8006a6a <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 8006a80:	89fb      	ldrh	r3, [r7, #14]
 8006a82:	021b      	lsls	r3, r3, #8
 8006a84:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8006a86:	693b      	ldr	r3, [r7, #16]
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 8006a8e:	4413      	add	r3, r2
 8006a90:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8006a92:	8afb      	ldrh	r3, [r7, #22]

}
 8006a94:	4618      	mov	r0, r3
 8006a96:	371c      	adds	r7, #28
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bc80      	pop	{r7}
 8006a9c:	4770      	bx	lr

08006a9e <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 8006a9e:	b480      	push	{r7}
 8006aa0:	b085      	sub	sp, #20
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	4603      	mov	r3, r0
 8006aa6:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8006aac:	88fb      	ldrh	r3, [r7, #6]
 8006aae:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8006ab0:	88fa      	ldrh	r2, [r7, #6]
 8006ab2:	0a12      	lsrs	r2, r2, #8
 8006ab4:	b292      	uxth	r2, r2
 8006ab6:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8006ab8:	3301      	adds	r3, #1
 8006aba:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 8006abc:	68fb      	ldr	r3, [r7, #12]
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	3714      	adds	r7, #20
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bc80      	pop	{r7}
 8006ac6:	4770      	bx	lr

08006ac8 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b088      	sub	sp, #32
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	60f8      	str	r0, [r7, #12]
 8006ad0:	60b9      	str	r1, [r7, #8]
 8006ad2:	4613      	mov	r3, r2
 8006ad4:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8006ada:	79fb      	ldrb	r3, [r7, #7]
 8006adc:	4619      	mov	r1, r3
 8006ade:	68f8      	ldr	r0, [r7, #12]
 8006ae0:	f7ff ff95 	bl	8006a0e <VL53L0X_calc_macro_period_ps>
 8006ae4:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006aec:	4a0a      	ldr	r2, [pc, #40]	; (8006b18 <VL53L0X_calc_timeout_mclks+0x50>)
 8006aee:	fba2 2303 	umull	r2, r3, r2, r3
 8006af2:	099b      	lsrs	r3, r3, #6
 8006af4:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006afc:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	085b      	lsrs	r3, r3, #1
 8006b04:	441a      	add	r2, r3
	timeout_period_mclks =
 8006b06:	697b      	ldr	r3, [r7, #20]
 8006b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b0c:	61fb      	str	r3, [r7, #28]

	return timeout_period_mclks;
 8006b0e:	69fb      	ldr	r3, [r7, #28]
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	3720      	adds	r7, #32
 8006b14:	46bd      	mov	sp, r7
 8006b16:	bd80      	pop	{r7, pc}
 8006b18:	10624dd3 	.word	0x10624dd3

08006b1c <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b086      	sub	sp, #24
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	460b      	mov	r3, r1
 8006b26:	807b      	strh	r3, [r7, #2]
 8006b28:	4613      	mov	r3, r2
 8006b2a:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8006b30:	787b      	ldrb	r3, [r7, #1]
 8006b32:	4619      	mov	r1, r3
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f7ff ff6a 	bl	8006a0e <VL53L0X_calc_macro_period_ps>
 8006b3a:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8006b42:	4a0a      	ldr	r2, [pc, #40]	; (8006b6c <VL53L0X_calc_timeout_us+0x50>)
 8006b44:	fba2 2303 	umull	r2, r3, r2, r3
 8006b48:	099b      	lsrs	r3, r3, #6
 8006b4a:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 8006b4c:	887b      	ldrh	r3, [r7, #2]
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	fb02 f303 	mul.w	r3, r2, r3
 8006b54:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 8006b58:	4a04      	ldr	r2, [pc, #16]	; (8006b6c <VL53L0X_calc_timeout_us+0x50>)
 8006b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b5e:	099b      	lsrs	r3, r3, #6
 8006b60:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 8006b62:	697b      	ldr	r3, [r7, #20]
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3718      	adds	r7, #24
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	bd80      	pop	{r7, pc}
 8006b6c:	10624dd3 	.word	0x10624dd3

08006b70 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b08c      	sub	sp, #48	; 0x30
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	60f8      	str	r0, [r7, #12]
 8006b78:	460b      	mov	r3, r1
 8006b7a:	607a      	str	r2, [r7, #4]
 8006b7c:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006b7e:	2300      	movs	r3, #0
 8006b80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 8006b84:	2300      	movs	r3, #0
 8006b86:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 8006b92:	2300      	movs	r3, #0
 8006b94:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8006b96:	7afb      	ldrb	r3, [r7, #11]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d005      	beq.n	8006ba8 <get_sequence_step_timeout+0x38>
 8006b9c:	7afb      	ldrb	r3, [r7, #11]
 8006b9e:	2b01      	cmp	r3, #1
 8006ba0:	d002      	beq.n	8006ba8 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8006ba2:	7afb      	ldrb	r3, [r7, #11]
 8006ba4:	2b02      	cmp	r3, #2
 8006ba6:	d128      	bne.n	8006bfa <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006ba8:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8006bac:	461a      	mov	r2, r3
 8006bae:	2100      	movs	r1, #0
 8006bb0:	68f8      	ldr	r0, [r7, #12]
 8006bb2:	f7fd f9fa 	bl	8003faa <VL53L0X_GetVcselPulsePeriod>
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8006bbc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d109      	bne.n	8006bd8 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 8006bc4:	f107 0320 	add.w	r3, r7, #32
 8006bc8:	461a      	mov	r2, r3
 8006bca:	2146      	movs	r1, #70	; 0x46
 8006bcc:	68f8      	ldr	r0, [r7, #12]
 8006bce:	f001 fd39 	bl	8008644 <VL53L0X_RdByte>
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8006bd8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	4618      	mov	r0, r3
 8006be0:	f7ff ff5d 	bl	8006a9e <VL53L0X_decode_timeout>
 8006be4:	4603      	mov	r3, r0
 8006be6:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8006be8:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8006bec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006bee:	4619      	mov	r1, r3
 8006bf0:	68f8      	ldr	r0, [r7, #12]
 8006bf2:	f7ff ff93 	bl	8006b1c <VL53L0X_calc_timeout_us>
 8006bf6:	62b8      	str	r0, [r7, #40]	; 0x28
 8006bf8:	e092      	b.n	8006d20 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8006bfa:	7afb      	ldrb	r3, [r7, #11]
 8006bfc:	2b03      	cmp	r3, #3
 8006bfe:	d135      	bne.n	8006c6c <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006c00:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8006c04:	461a      	mov	r2, r3
 8006c06:	2100      	movs	r1, #0
 8006c08:	68f8      	ldr	r0, [r7, #12]
 8006c0a:	f7fd f9ce 	bl	8003faa <VL53L0X_GetVcselPulsePeriod>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8006c14:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	f040 8081 	bne.w	8006d20 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006c1e:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8006c22:	461a      	mov	r2, r3
 8006c24:	2100      	movs	r1, #0
 8006c26:	68f8      	ldr	r0, [r7, #12]
 8006c28:	f7fd f9bf 	bl	8003faa <VL53L0X_GetVcselPulsePeriod>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 8006c32:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d109      	bne.n	8006c4e <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 8006c3a:	f107 031e 	add.w	r3, r7, #30
 8006c3e:	461a      	mov	r2, r3
 8006c40:	2151      	movs	r1, #81	; 0x51
 8006c42:	68f8      	ldr	r0, [r7, #12]
 8006c44:	f001 fd28 	bl	8008698 <VL53L0X_RdWord>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8006c4e:	8bfb      	ldrh	r3, [r7, #30]
 8006c50:	4618      	mov	r0, r3
 8006c52:	f7ff ff24 	bl	8006a9e <VL53L0X_decode_timeout>
 8006c56:	4603      	mov	r3, r0
 8006c58:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8006c5a:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8006c5e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006c60:	4619      	mov	r1, r3
 8006c62:	68f8      	ldr	r0, [r7, #12]
 8006c64:	f7ff ff5a 	bl	8006b1c <VL53L0X_calc_timeout_us>
 8006c68:	62b8      	str	r0, [r7, #40]	; 0x28
 8006c6a:	e059      	b.n	8006d20 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8006c6c:	7afb      	ldrb	r3, [r7, #11]
 8006c6e:	2b04      	cmp	r3, #4
 8006c70:	d156      	bne.n	8006d20 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8006c72:	f107 0314 	add.w	r3, r7, #20
 8006c76:	4619      	mov	r1, r3
 8006c78:	68f8      	ldr	r0, [r7, #12]
 8006c7a:	f7fd faa1 	bl	80041c0 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8006c82:	7dfb      	ldrb	r3, [r7, #23]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d01d      	beq.n	8006cc4 <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006c88:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	2100      	movs	r1, #0
 8006c90:	68f8      	ldr	r0, [r7, #12]
 8006c92:	f7fd f98a 	bl	8003faa <VL53L0X_GetVcselPulsePeriod>
 8006c96:	4603      	mov	r3, r0
 8006c98:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS)
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8006c9c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d10f      	bne.n	8006cc4 <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 8006ca4:	f107 031e 	add.w	r3, r7, #30
 8006ca8:	461a      	mov	r2, r3
 8006caa:	2151      	movs	r1, #81	; 0x51
 8006cac:	68f8      	ldr	r0, [r7, #12]
 8006cae:	f001 fcf3 	bl	8008698 <VL53L0X_RdWord>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 8006cb8:	8bfb      	ldrh	r3, [r7, #30]
 8006cba:	4618      	mov	r0, r3
 8006cbc:	f7ff feef 	bl	8006a9e <VL53L0X_decode_timeout>
 8006cc0:	4603      	mov	r3, r0
 8006cc2:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8006cc4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d109      	bne.n	8006ce0 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006ccc:	f107 0321 	add.w	r3, r7, #33	; 0x21
 8006cd0:	461a      	mov	r2, r3
 8006cd2:	2101      	movs	r1, #1
 8006cd4:	68f8      	ldr	r0, [r7, #12]
 8006cd6:	f7fd f968 	bl	8003faa <VL53L0X_GetVcselPulsePeriod>
 8006cda:	4603      	mov	r3, r0
 8006cdc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8006ce0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d10f      	bne.n	8006d08 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 8006ce8:	f107 031c 	add.w	r3, r7, #28
 8006cec:	461a      	mov	r2, r3
 8006cee:	2171      	movs	r1, #113	; 0x71
 8006cf0:	68f8      	ldr	r0, [r7, #12]
 8006cf2:	f001 fcd1 	bl	8008698 <VL53L0X_RdWord>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			    VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
			    &FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8006cfc:	8bbb      	ldrh	r3, [r7, #28]
 8006cfe:	4618      	mov	r0, r3
 8006d00:	f7ff fecd 	bl	8006a9e <VL53L0X_decode_timeout>
 8006d04:	4603      	mov	r3, r0
 8006d06:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 8006d08:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006d0a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006d0c:	1ad3      	subs	r3, r2, r3
 8006d0e:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 8006d10:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8006d14:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006d16:	4619      	mov	r1, r3
 8006d18:	68f8      	ldr	r0, [r7, #12]
 8006d1a:	f7ff feff 	bl	8006b1c <VL53L0X_calc_timeout_us>
 8006d1e:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006d24:	601a      	str	r2, [r3, #0]

	return Status;
 8006d26:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	3730      	adds	r7, #48	; 0x30
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}

08006d32 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 8006d32:	b580      	push	{r7, lr}
 8006d34:	b08a      	sub	sp, #40	; 0x28
 8006d36:	af00      	add	r7, sp, #0
 8006d38:	60f8      	str	r0, [r7, #12]
 8006d3a:	460b      	mov	r3, r1
 8006d3c:	607a      	str	r2, [r7, #4]
 8006d3e:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006d40:	2300      	movs	r3, #0
 8006d42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 8006d46:	7afb      	ldrb	r3, [r7, #11]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d005      	beq.n	8006d58 <set_sequence_step_timeout+0x26>
 8006d4c:	7afb      	ldrb	r3, [r7, #11]
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	d002      	beq.n	8006d58 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 8006d52:	7afb      	ldrb	r3, [r7, #11]
 8006d54:	2b02      	cmp	r3, #2
 8006d56:	d138      	bne.n	8006dca <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006d58:	f107 031b 	add.w	r3, r7, #27
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	2100      	movs	r1, #0
 8006d60:	68f8      	ldr	r0, [r7, #12]
 8006d62:	f7fd f922 	bl	8003faa <VL53L0X_GetVcselPulsePeriod>
 8006d66:	4603      	mov	r3, r0
 8006d68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8006d6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d11a      	bne.n	8006daa <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8006d74:	7efb      	ldrb	r3, [r7, #27]
 8006d76:	461a      	mov	r2, r3
 8006d78:	6879      	ldr	r1, [r7, #4]
 8006d7a:	68f8      	ldr	r0, [r7, #12]
 8006d7c:	f7ff fea4 	bl	8006ac8 <VL53L0X_calc_timeout_mclks>
 8006d80:	4603      	mov	r3, r0
 8006d82:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8006d84:	8bbb      	ldrh	r3, [r7, #28]
 8006d86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d8a:	d903      	bls.n	8006d94 <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8006d8c:	23ff      	movs	r3, #255	; 0xff
 8006d8e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006d92:	e004      	b.n	8006d9e <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8006d94:	8bbb      	ldrh	r3, [r7, #28]
 8006d96:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8006d98:	3b01      	subs	r3, #1
 8006d9a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006d9e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006da2:	b29a      	uxth	r2, r3
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8006daa:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	f040 80ab 	bne.w	8006f0a <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 8006db4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006db8:	461a      	mov	r2, r3
 8006dba:	2146      	movs	r1, #70	; 0x46
 8006dbc:	68f8      	ldr	r0, [r7, #12]
 8006dbe:	f001 fbbf 	bl	8008540 <VL53L0X_WrByte>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 8006dc8:	e09f      	b.n	8006f0a <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8006dca:	7afb      	ldrb	r3, [r7, #11]
 8006dcc:	2b03      	cmp	r3, #3
 8006dce:	d135      	bne.n	8006e3c <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 8006dd0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d11b      	bne.n	8006e10 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006dd8:	f107 031b 	add.w	r3, r7, #27
 8006ddc:	461a      	mov	r2, r3
 8006dde:	2100      	movs	r1, #0
 8006de0:	68f8      	ldr	r0, [r7, #12]
 8006de2:	f7fd f8e2 	bl	8003faa <VL53L0X_GetVcselPulsePeriod>
 8006de6:	4603      	mov	r3, r0
 8006de8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8006dec:	7efb      	ldrb	r3, [r7, #27]
 8006dee:	461a      	mov	r2, r3
 8006df0:	6879      	ldr	r1, [r7, #4]
 8006df2:	68f8      	ldr	r0, [r7, #12]
 8006df4:	f7ff fe68 	bl	8006ac8 <VL53L0X_calc_timeout_mclks>
 8006df8:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 8006dfa:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8006dfc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f7ff fe22 	bl	8006a48 <VL53L0X_encode_timeout>
 8006e04:	4603      	mov	r3, r0
 8006e06:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006e08:	8b3a      	ldrh	r2, [r7, #24]
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	f8a3 2104 	strh.w	r2, [r3, #260]	; 0x104
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8006e10:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d108      	bne.n	8006e2a <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 8006e18:	8b3b      	ldrh	r3, [r7, #24]
 8006e1a:	461a      	mov	r2, r3
 8006e1c:	2151      	movs	r1, #81	; 0x51
 8006e1e:	68f8      	ldr	r0, [r7, #12]
 8006e20:	f001 fbb2 	bl	8008588 <VL53L0X_WrWord>
 8006e24:	4603      	mov	r3, r0
 8006e26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8006e2a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d16b      	bne.n	8006f0a <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 8006e3a:	e066      	b.n	8006f0a <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8006e3c:	7afb      	ldrb	r3, [r7, #11]
 8006e3e:	2b04      	cmp	r3, #4
 8006e40:	d160      	bne.n	8006f04 <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 8006e42:	f107 0310 	add.w	r3, r7, #16
 8006e46:	4619      	mov	r1, r3
 8006e48:	68f8      	ldr	r0, [r7, #12]
 8006e4a:	f7fd f9b9 	bl	80041c0 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8006e4e:	2300      	movs	r3, #0
 8006e50:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 8006e52:	7cfb      	ldrb	r3, [r7, #19]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d01d      	beq.n	8006e94 <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006e58:	f107 031b 	add.w	r3, r7, #27
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	2100      	movs	r1, #0
 8006e60:	68f8      	ldr	r0, [r7, #12]
 8006e62:	f7fd f8a2 	bl	8003faa <VL53L0X_GetVcselPulsePeriod>
 8006e66:	4603      	mov	r3, r0
 8006e68:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS)
				 */
				if (Status == VL53L0X_ERROR_NONE) {
 8006e6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d10f      	bne.n	8006e94 <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 8006e74:	f107 0318 	add.w	r3, r7, #24
 8006e78:	461a      	mov	r2, r3
 8006e7a:	2151      	movs	r1, #81	; 0x51
 8006e7c:	68f8      	ldr	r0, [r7, #12]
 8006e7e:	f001 fc0b 	bl	8008698 <VL53L0X_RdWord>
 8006e82:	4603      	mov	r3, r0
 8006e84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8006e88:	8b3b      	ldrh	r3, [r7, #24]
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f7ff fe07 	bl	8006a9e <VL53L0X_decode_timeout>
 8006e90:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 8006e92:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8006e94:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d109      	bne.n	8006eb0 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006e9c:	f107 031b 	add.w	r3, r7, #27
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	2101      	movs	r1, #1
 8006ea4:	68f8      	ldr	r0, [r7, #12]
 8006ea6:	f7fd f880 	bl	8003faa <VL53L0X_GetVcselPulsePeriod>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					    VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					    &CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8006eb0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d128      	bne.n	8006f0a <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8006eb8:	7efb      	ldrb	r3, [r7, #27]
 8006eba:	461a      	mov	r2, r3
 8006ebc:	6879      	ldr	r1, [r7, #4]
 8006ebe:	68f8      	ldr	r0, [r7, #12]
 8006ec0:	f7ff fe02 	bl	8006ac8 <VL53L0X_calc_timeout_mclks>
 8006ec4:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8006ec6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006ec8:	6a3a      	ldr	r2, [r7, #32]
 8006eca:	4413      	add	r3, r2
 8006ecc:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 8006ece:	6a38      	ldr	r0, [r7, #32]
 8006ed0:	f7ff fdba 	bl	8006a48 <VL53L0X_encode_timeout>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 8006ed8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d108      	bne.n	8006ef2 <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8006ee0:	8bfb      	ldrh	r3, [r7, #30]
 8006ee2:	461a      	mov	r2, r3
 8006ee4:	2171      	movs	r1, #113	; 0x71
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	f001 fb4e 	bl	8008588 <VL53L0X_WrWord>
 8006eec:	4603      	mov	r3, r0
 8006eee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 8006ef2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d107      	bne.n	8006f0a <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	687a      	ldr	r2, [r7, #4]
 8006efe:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8006f02:	e002      	b.n	8006f0a <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006f04:	23fc      	movs	r3, #252	; 0xfc
 8006f06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 8006f0a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8006f0e:	4618      	mov	r0, r3
 8006f10:	3728      	adds	r7, #40	; 0x28
 8006f12:	46bd      	mov	sp, r7
 8006f14:	bd80      	pop	{r7, pc}

08006f16 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8006f16:	b580      	push	{r7, lr}
 8006f18:	b08a      	sub	sp, #40	; 0x28
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	6078      	str	r0, [r7, #4]
 8006f1e:	460b      	mov	r3, r1
 8006f20:	70fb      	strb	r3, [r7, #3]
 8006f22:	4613      	mov	r3, r2
 8006f24:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006f26:	2300      	movs	r3, #0
 8006f28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 8006f2c:	230c      	movs	r3, #12
 8006f2e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 8006f32:	2312      	movs	r3, #18
 8006f34:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 8006f38:	2308      	movs	r3, #8
 8006f3a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 8006f3e:	230e      	movs	r3, #14
 8006f40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8006f44:	2300      	movs	r3, #0
 8006f46:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 8006f48:	78bb      	ldrb	r3, [r7, #2]
 8006f4a:	f003 0301 	and.w	r3, r3, #1
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d003      	beq.n	8006f5c <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006f54:	23fc      	movs	r3, #252	; 0xfc
 8006f56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006f5a:	e020      	b.n	8006f9e <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 8006f5c:	78fb      	ldrb	r3, [r7, #3]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d10d      	bne.n	8006f7e <VL53L0X_set_vcsel_pulse_period+0x68>
 8006f62:	78ba      	ldrb	r2, [r7, #2]
 8006f64:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d304      	bcc.n	8006f76 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 8006f6c:	78ba      	ldrb	r2, [r7, #2]
 8006f6e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d903      	bls.n	8006f7e <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006f76:	23fc      	movs	r3, #252	; 0xfc
 8006f78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006f7c:	e00f      	b.n	8006f9e <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 8006f7e:	78fb      	ldrb	r3, [r7, #3]
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d10c      	bne.n	8006f9e <VL53L0X_set_vcsel_pulse_period+0x88>
 8006f84:	78ba      	ldrb	r2, [r7, #2]
 8006f86:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006f8a:	429a      	cmp	r2, r3
 8006f8c:	d304      	bcc.n	8006f98 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 8006f8e:	78ba      	ldrb	r2, [r7, #2]
 8006f90:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006f94:	429a      	cmp	r2, r3
 8006f96:	d902      	bls.n	8006f9e <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006f98:	23fc      	movs	r3, #252	; 0xfc
 8006f9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 8006f9e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d002      	beq.n	8006fac <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 8006fa6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006faa:	e239      	b.n	8007420 <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 8006fac:	78fb      	ldrb	r3, [r7, #3]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d150      	bne.n	8007054 <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 8006fb2:	78bb      	ldrb	r3, [r7, #2]
 8006fb4:	2b0c      	cmp	r3, #12
 8006fb6:	d110      	bne.n	8006fda <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 8006fb8:	2218      	movs	r2, #24
 8006fba:	2157      	movs	r1, #87	; 0x57
 8006fbc:	6878      	ldr	r0, [r7, #4]
 8006fbe:	f001 fabf 	bl	8008540 <VL53L0X_WrByte>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 8006fc8:	2208      	movs	r2, #8
 8006fca:	2156      	movs	r1, #86	; 0x56
 8006fcc:	6878      	ldr	r0, [r7, #4]
 8006fce:	f001 fab7 	bl	8008540 <VL53L0X_WrByte>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006fd8:	e17f      	b.n	80072da <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 8006fda:	78bb      	ldrb	r3, [r7, #2]
 8006fdc:	2b0e      	cmp	r3, #14
 8006fde:	d110      	bne.n	8007002 <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 8006fe0:	2230      	movs	r2, #48	; 0x30
 8006fe2:	2157      	movs	r1, #87	; 0x57
 8006fe4:	6878      	ldr	r0, [r7, #4]
 8006fe6:	f001 faab 	bl	8008540 <VL53L0X_WrByte>
 8006fea:	4603      	mov	r3, r0
 8006fec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 8006ff0:	2208      	movs	r2, #8
 8006ff2:	2156      	movs	r1, #86	; 0x56
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f001 faa3 	bl	8008540 <VL53L0X_WrByte>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007000:	e16b      	b.n	80072da <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 8007002:	78bb      	ldrb	r3, [r7, #2]
 8007004:	2b10      	cmp	r3, #16
 8007006:	d110      	bne.n	800702a <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 8007008:	2240      	movs	r2, #64	; 0x40
 800700a:	2157      	movs	r1, #87	; 0x57
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f001 fa97 	bl	8008540 <VL53L0X_WrByte>
 8007012:	4603      	mov	r3, r0
 8007014:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 8007018:	2208      	movs	r2, #8
 800701a:	2156      	movs	r1, #86	; 0x56
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f001 fa8f 	bl	8008540 <VL53L0X_WrByte>
 8007022:	4603      	mov	r3, r0
 8007024:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007028:	e157      	b.n	80072da <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800702a:	78bb      	ldrb	r3, [r7, #2]
 800702c:	2b12      	cmp	r3, #18
 800702e:	f040 8154 	bne.w	80072da <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8007032:	2250      	movs	r2, #80	; 0x50
 8007034:	2157      	movs	r1, #87	; 0x57
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f001 fa82 	bl	8008540 <VL53L0X_WrByte>
 800703c:	4603      	mov	r3, r0
 800703e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 8007042:	2208      	movs	r2, #8
 8007044:	2156      	movs	r1, #86	; 0x56
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f001 fa7a 	bl	8008540 <VL53L0X_WrByte>
 800704c:	4603      	mov	r3, r0
 800704e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8007052:	e142      	b.n	80072da <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 8007054:	78fb      	ldrb	r3, [r7, #3]
 8007056:	2b01      	cmp	r3, #1
 8007058:	f040 813f 	bne.w	80072da <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800705c:	78bb      	ldrb	r3, [r7, #2]
 800705e:	2b08      	cmp	r3, #8
 8007060:	d14c      	bne.n	80070fc <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 8007062:	2210      	movs	r2, #16
 8007064:	2148      	movs	r1, #72	; 0x48
 8007066:	6878      	ldr	r0, [r7, #4]
 8007068:	f001 fa6a 	bl	8008540 <VL53L0X_WrByte>
 800706c:	4603      	mov	r3, r0
 800706e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 8007072:	2208      	movs	r2, #8
 8007074:	2147      	movs	r1, #71	; 0x47
 8007076:	6878      	ldr	r0, [r7, #4]
 8007078:	f001 fa62 	bl	8008540 <VL53L0X_WrByte>
 800707c:	4603      	mov	r3, r0
 800707e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8007082:	2202      	movs	r2, #2
 8007084:	2132      	movs	r1, #50	; 0x32
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	f001 fa5a 	bl	8008540 <VL53L0X_WrByte>
 800708c:	4603      	mov	r3, r0
 800708e:	461a      	mov	r2, r3
 8007090:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007094:	4313      	orrs	r3, r2
 8007096:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800709a:	220c      	movs	r2, #12
 800709c:	2130      	movs	r1, #48	; 0x30
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f001 fa4e 	bl	8008540 <VL53L0X_WrByte>
 80070a4:	4603      	mov	r3, r0
 80070a6:	461a      	mov	r2, r3
 80070a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070ac:	4313      	orrs	r3, r2
 80070ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80070b2:	2201      	movs	r2, #1
 80070b4:	21ff      	movs	r1, #255	; 0xff
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f001 fa42 	bl	8008540 <VL53L0X_WrByte>
 80070bc:	4603      	mov	r3, r0
 80070be:	461a      	mov	r2, r3
 80070c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070c4:	4313      	orrs	r3, r2
 80070c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 80070ca:	2230      	movs	r2, #48	; 0x30
 80070cc:	2130      	movs	r1, #48	; 0x30
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f001 fa36 	bl	8008540 <VL53L0X_WrByte>
 80070d4:	4603      	mov	r3, r0
 80070d6:	461a      	mov	r2, r3
 80070d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070dc:	4313      	orrs	r3, r2
 80070de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80070e2:	2200      	movs	r2, #0
 80070e4:	21ff      	movs	r1, #255	; 0xff
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f001 fa2a 	bl	8008540 <VL53L0X_WrByte>
 80070ec:	4603      	mov	r3, r0
 80070ee:	461a      	mov	r2, r3
 80070f0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80070f4:	4313      	orrs	r3, r2
 80070f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80070fa:	e0ee      	b.n	80072da <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 80070fc:	78bb      	ldrb	r3, [r7, #2]
 80070fe:	2b0a      	cmp	r3, #10
 8007100:	d14c      	bne.n	800719c <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 8007102:	2228      	movs	r2, #40	; 0x28
 8007104:	2148      	movs	r1, #72	; 0x48
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f001 fa1a 	bl	8008540 <VL53L0X_WrByte>
 800710c:	4603      	mov	r3, r0
 800710e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 8007112:	2208      	movs	r2, #8
 8007114:	2147      	movs	r1, #71	; 0x47
 8007116:	6878      	ldr	r0, [r7, #4]
 8007118:	f001 fa12 	bl	8008540 <VL53L0X_WrByte>
 800711c:	4603      	mov	r3, r0
 800711e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8007122:	2203      	movs	r2, #3
 8007124:	2132      	movs	r1, #50	; 0x32
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f001 fa0a 	bl	8008540 <VL53L0X_WrByte>
 800712c:	4603      	mov	r3, r0
 800712e:	461a      	mov	r2, r3
 8007130:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007134:	4313      	orrs	r3, r2
 8007136:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800713a:	2209      	movs	r2, #9
 800713c:	2130      	movs	r1, #48	; 0x30
 800713e:	6878      	ldr	r0, [r7, #4]
 8007140:	f001 f9fe 	bl	8008540 <VL53L0X_WrByte>
 8007144:	4603      	mov	r3, r0
 8007146:	461a      	mov	r2, r3
 8007148:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800714c:	4313      	orrs	r3, r2
 800714e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8007152:	2201      	movs	r2, #1
 8007154:	21ff      	movs	r1, #255	; 0xff
 8007156:	6878      	ldr	r0, [r7, #4]
 8007158:	f001 f9f2 	bl	8008540 <VL53L0X_WrByte>
 800715c:	4603      	mov	r3, r0
 800715e:	461a      	mov	r2, r3
 8007160:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007164:	4313      	orrs	r3, r2
 8007166:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800716a:	2220      	movs	r2, #32
 800716c:	2130      	movs	r1, #48	; 0x30
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f001 f9e6 	bl	8008540 <VL53L0X_WrByte>
 8007174:	4603      	mov	r3, r0
 8007176:	461a      	mov	r2, r3
 8007178:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800717c:	4313      	orrs	r3, r2
 800717e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8007182:	2200      	movs	r2, #0
 8007184:	21ff      	movs	r1, #255	; 0xff
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f001 f9da 	bl	8008540 <VL53L0X_WrByte>
 800718c:	4603      	mov	r3, r0
 800718e:	461a      	mov	r2, r3
 8007190:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007194:	4313      	orrs	r3, r2
 8007196:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800719a:	e09e      	b.n	80072da <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800719c:	78bb      	ldrb	r3, [r7, #2]
 800719e:	2b0c      	cmp	r3, #12
 80071a0:	d14c      	bne.n	800723c <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 80071a2:	2238      	movs	r2, #56	; 0x38
 80071a4:	2148      	movs	r1, #72	; 0x48
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f001 f9ca 	bl	8008540 <VL53L0X_WrByte>
 80071ac:	4603      	mov	r3, r0
 80071ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 80071b2:	2208      	movs	r2, #8
 80071b4:	2147      	movs	r1, #71	; 0x47
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f001 f9c2 	bl	8008540 <VL53L0X_WrByte>
 80071bc:	4603      	mov	r3, r0
 80071be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 80071c2:	2203      	movs	r2, #3
 80071c4:	2132      	movs	r1, #50	; 0x32
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f001 f9ba 	bl	8008540 <VL53L0X_WrByte>
 80071cc:	4603      	mov	r3, r0
 80071ce:	461a      	mov	r2, r3
 80071d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80071d4:	4313      	orrs	r3, r2
 80071d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 80071da:	2208      	movs	r2, #8
 80071dc:	2130      	movs	r1, #48	; 0x30
 80071de:	6878      	ldr	r0, [r7, #4]
 80071e0:	f001 f9ae 	bl	8008540 <VL53L0X_WrByte>
 80071e4:	4603      	mov	r3, r0
 80071e6:	461a      	mov	r2, r3
 80071e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80071ec:	4313      	orrs	r3, r2
 80071ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80071f2:	2201      	movs	r2, #1
 80071f4:	21ff      	movs	r1, #255	; 0xff
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f001 f9a2 	bl	8008540 <VL53L0X_WrByte>
 80071fc:	4603      	mov	r3, r0
 80071fe:	461a      	mov	r2, r3
 8007200:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007204:	4313      	orrs	r3, r2
 8007206:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800720a:	2220      	movs	r2, #32
 800720c:	2130      	movs	r1, #48	; 0x30
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f001 f996 	bl	8008540 <VL53L0X_WrByte>
 8007214:	4603      	mov	r3, r0
 8007216:	461a      	mov	r2, r3
 8007218:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800721c:	4313      	orrs	r3, r2
 800721e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8007222:	2200      	movs	r2, #0
 8007224:	21ff      	movs	r1, #255	; 0xff
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f001 f98a 	bl	8008540 <VL53L0X_WrByte>
 800722c:	4603      	mov	r3, r0
 800722e:	461a      	mov	r2, r3
 8007230:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007234:	4313      	orrs	r3, r2
 8007236:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800723a:	e04e      	b.n	80072da <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800723c:	78bb      	ldrb	r3, [r7, #2]
 800723e:	2b0e      	cmp	r3, #14
 8007240:	d14b      	bne.n	80072da <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8007242:	2248      	movs	r2, #72	; 0x48
 8007244:	2148      	movs	r1, #72	; 0x48
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f001 f97a 	bl	8008540 <VL53L0X_WrByte>
 800724c:	4603      	mov	r3, r0
 800724e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 8007252:	2208      	movs	r2, #8
 8007254:	2147      	movs	r1, #71	; 0x47
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f001 f972 	bl	8008540 <VL53L0X_WrByte>
 800725c:	4603      	mov	r3, r0
 800725e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8007262:	2203      	movs	r2, #3
 8007264:	2132      	movs	r1, #50	; 0x32
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f001 f96a 	bl	8008540 <VL53L0X_WrByte>
 800726c:	4603      	mov	r3, r0
 800726e:	461a      	mov	r2, r3
 8007270:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007274:	4313      	orrs	r3, r2
 8007276:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800727a:	2207      	movs	r2, #7
 800727c:	2130      	movs	r1, #48	; 0x30
 800727e:	6878      	ldr	r0, [r7, #4]
 8007280:	f001 f95e 	bl	8008540 <VL53L0X_WrByte>
 8007284:	4603      	mov	r3, r0
 8007286:	461a      	mov	r2, r3
 8007288:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800728c:	4313      	orrs	r3, r2
 800728e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8007292:	2201      	movs	r2, #1
 8007294:	21ff      	movs	r1, #255	; 0xff
 8007296:	6878      	ldr	r0, [r7, #4]
 8007298:	f001 f952 	bl	8008540 <VL53L0X_WrByte>
 800729c:	4603      	mov	r3, r0
 800729e:	461a      	mov	r2, r3
 80072a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80072a4:	4313      	orrs	r3, r2
 80072a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 80072aa:	2220      	movs	r2, #32
 80072ac:	2130      	movs	r1, #48	; 0x30
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f001 f946 	bl	8008540 <VL53L0X_WrByte>
 80072b4:	4603      	mov	r3, r0
 80072b6:	461a      	mov	r2, r3
 80072b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80072bc:	4313      	orrs	r3, r2
 80072be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80072c2:	2200      	movs	r2, #0
 80072c4:	21ff      	movs	r1, #255	; 0xff
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f001 f93a 	bl	8008540 <VL53L0X_WrByte>
 80072cc:	4603      	mov	r3, r0
 80072ce:	461a      	mov	r2, r3
 80072d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80072d4:	4313      	orrs	r3, r2
 80072d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 80072da:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d17f      	bne.n	80073e2 <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 80072e2:	78bb      	ldrb	r3, [r7, #2]
 80072e4:	4618      	mov	r0, r3
 80072e6:	f7fe fe3c 	bl	8005f62 <VL53L0X_encode_vcsel_period>
 80072ea:	4603      	mov	r3, r0
 80072ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 80072f0:	78fb      	ldrb	r3, [r7, #3]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d002      	beq.n	80072fc <VL53L0X_set_vcsel_pulse_period+0x3e6>
 80072f6:	2b01      	cmp	r3, #1
 80072f8:	d045      	beq.n	8007386 <VL53L0X_set_vcsel_pulse_period+0x470>
 80072fa:	e06e      	b.n	80073da <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 80072fc:	f107 0314 	add.w	r3, r7, #20
 8007300:	461a      	mov	r2, r3
 8007302:	2103      	movs	r1, #3
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f7ff fc33 	bl	8006b70 <get_sequence_step_timeout>
 800730a:	4603      	mov	r3, r0
 800730c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8007310:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007314:	2b00      	cmp	r3, #0
 8007316:	d109      	bne.n	800732c <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 8007318:	f107 0310 	add.w	r3, r7, #16
 800731c:	461a      	mov	r2, r3
 800731e:	2102      	movs	r1, #2
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	f7ff fc25 	bl	8006b70 <get_sequence_step_timeout>
 8007326:	4603      	mov	r3, r0
 8007328:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800732c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007330:	2b00      	cmp	r3, #0
 8007332:	d109      	bne.n	8007348 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 8007334:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8007338:	461a      	mov	r2, r3
 800733a:	2150      	movs	r1, #80	; 0x50
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f001 f8ff 	bl	8008540 <VL53L0X_WrByte>
 8007342:	4603      	mov	r3, r0
 8007344:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8007348:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800734c:	2b00      	cmp	r3, #0
 800734e:	d108      	bne.n	8007362 <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	461a      	mov	r2, r3
 8007354:	2103      	movs	r1, #3
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f7ff fceb 	bl	8006d32 <set_sequence_step_timeout>
 800735c:	4603      	mov	r3, r0
 800735e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 8007362:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007366:	2b00      	cmp	r3, #0
 8007368:	d108      	bne.n	800737c <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	461a      	mov	r2, r3
 800736e:	2102      	movs	r1, #2
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f7ff fcde 	bl	8006d32 <set_sequence_step_timeout>
 8007376:	4603      	mov	r3, r0
 8007378:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	78ba      	ldrb	r2, [r7, #2]
 8007380:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8007384:	e02e      	b.n	80073e4 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8007386:	f107 0318 	add.w	r3, r7, #24
 800738a:	461a      	mov	r2, r3
 800738c:	2104      	movs	r1, #4
 800738e:	6878      	ldr	r0, [r7, #4]
 8007390:	f7ff fbee 	bl	8006b70 <get_sequence_step_timeout>
 8007394:	4603      	mov	r3, r0
 8007396:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800739a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d109      	bne.n	80073b6 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 80073a2:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80073a6:	461a      	mov	r2, r3
 80073a8:	2170      	movs	r1, #112	; 0x70
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f001 f8c8 	bl	8008540 <VL53L0X_WrByte>
 80073b0:	4603      	mov	r3, r0
 80073b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 80073b6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d108      	bne.n	80073d0 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 80073be:	69bb      	ldr	r3, [r7, #24]
 80073c0:	461a      	mov	r2, r3
 80073c2:	2104      	movs	r1, #4
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f7ff fcb4 	bl	8006d32 <set_sequence_step_timeout>
 80073ca:	4603      	mov	r3, r0
 80073cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	78ba      	ldrb	r2, [r7, #2]
 80073d4:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 80073d8:	e004      	b.n	80073e4 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80073da:	23fc      	movs	r3, #252	; 0xfc
 80073dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80073e0:	e000      	b.n	80073e4 <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 80073e2:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 80073e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d109      	bne.n	8007400 <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 80073f2:	69f9      	ldr	r1, [r7, #28]
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f7fc fd9a 	bl	8003f2e <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 80073fa:	4603      	mov	r3, r0
 80073fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8007400:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8007404:	2b00      	cmp	r3, #0
 8007406:	d109      	bne.n	800741c <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 8007408:	f107 010f 	add.w	r1, r7, #15
 800740c:	2301      	movs	r3, #1
 800740e:	2200      	movs	r2, #0
 8007410:	6878      	ldr	r0, [r7, #4]
 8007412:	f7fe fcc2 	bl	8005d9a <VL53L0X_perform_phase_calibration>
 8007416:	4603      	mov	r3, r0
 8007418:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800741c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8007420:	4618      	mov	r0, r3
 8007422:	3728      	adds	r7, #40	; 0x28
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}

08007428 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b086      	sub	sp, #24
 800742c:	af00      	add	r7, sp, #0
 800742e:	60f8      	str	r0, [r7, #12]
 8007430:	460b      	mov	r3, r1
 8007432:	607a      	str	r2, [r7, #4]
 8007434:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007436:	2300      	movs	r3, #0
 8007438:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800743a:	7afb      	ldrb	r3, [r7, #11]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d002      	beq.n	8007446 <VL53L0X_get_vcsel_pulse_period+0x1e>
 8007440:	2b01      	cmp	r3, #1
 8007442:	d00a      	beq.n	800745a <VL53L0X_get_vcsel_pulse_period+0x32>
 8007444:	e013      	b.n	800746e <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 8007446:	f107 0316 	add.w	r3, r7, #22
 800744a:	461a      	mov	r2, r3
 800744c:	2150      	movs	r1, #80	; 0x50
 800744e:	68f8      	ldr	r0, [r7, #12]
 8007450:	f001 f8f8 	bl	8008644 <VL53L0X_RdByte>
 8007454:	4603      	mov	r3, r0
 8007456:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8007458:	e00b      	b.n	8007472 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800745a:	f107 0316 	add.w	r3, r7, #22
 800745e:	461a      	mov	r2, r3
 8007460:	2170      	movs	r1, #112	; 0x70
 8007462:	68f8      	ldr	r0, [r7, #12]
 8007464:	f001 f8ee 	bl	8008644 <VL53L0X_RdByte>
 8007468:	4603      	mov	r3, r0
 800746a:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800746c:	e001      	b.n	8007472 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800746e:	23fc      	movs	r3, #252	; 0xfc
 8007470:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 8007472:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d107      	bne.n	800748a <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800747a:	7dbb      	ldrb	r3, [r7, #22]
 800747c:	4618      	mov	r0, r3
 800747e:	f7fe fd5e 	bl	8005f3e <VL53L0X_decode_vcsel_period>
 8007482:	4603      	mov	r3, r0
 8007484:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	701a      	strb	r2, [r3, #0]

	return Status;
 800748a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800748e:	4618      	mov	r0, r3
 8007490:	3718      	adds	r7, #24
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}

08007496 <VL53L0X_set_measurement_timing_budget_micro_seconds>:


VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(
		VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8007496:	b580      	push	{r7, lr}
 8007498:	b090      	sub	sp, #64	; 0x40
 800749a:	af00      	add	r7, sp, #0
 800749c:	6078      	str	r0, [r7, #4]
 800749e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80074a0:	2300      	movs	r3, #0
 80074a2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 80074a6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80074aa:	60fb      	str	r3, [r7, #12]
	uint32_t StartOverheadMicroSeconds		= 1910;
 80074ac:	f240 7376 	movw	r3, #1910	; 0x776
 80074b0:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t EndOverheadMicroSeconds		= 960;
 80074b2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80074b6:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t MsrcOverheadMicroSeconds		= 660;
 80074b8:	f44f 7325 	mov.w	r3, #660	; 0x294
 80074bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t TccOverheadMicroSeconds		= 590;
 80074be:	f240 234e 	movw	r3, #590	; 0x24e
 80074c2:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t DssOverheadMicroSeconds		= 690;
 80074c4:	f240 23b2 	movw	r3, #690	; 0x2b2
 80074c8:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 80074ca:	f44f 7325 	mov.w	r3, #660	; 0x294
 80074ce:	623b      	str	r3, [r7, #32]
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 80074d0:	f240 2326 	movw	r3, #550	; 0x226
 80074d4:	61fb      	str	r3, [r7, #28]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 80074d6:	2300      	movs	r3, #0
 80074d8:	60bb      	str	r3, [r7, #8]
	uint32_t SubTimeout = 0;
 80074da:	2300      	movs	r3, #0
 80074dc:	61bb      	str	r3, [r7, #24]

	LOG_FUNCTION_START("");

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 80074de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80074e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074e2:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 80074e4:	683a      	ldr	r2, [r7, #0]
 80074e6:	1ad3      	subs	r3, r2, r3
 80074e8:	63bb      	str	r3, [r7, #56]	; 0x38

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80074ea:	f107 0310 	add.w	r3, r7, #16
 80074ee:	4619      	mov	r1, r3
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f7fc fe65 	bl	80041c0 <VL53L0X_GetSequenceStepEnables>
 80074f6:	4603      	mov	r3, r0
 80074f8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status == VL53L0X_ERROR_NONE &&
 80074fc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007500:	2b00      	cmp	r3, #0
 8007502:	d15b      	bne.n	80075bc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
		(SchedulerSequenceSteps.TccOn  ||
 8007504:	7c3b      	ldrb	r3, [r7, #16]
	if (Status == VL53L0X_ERROR_NONE &&
 8007506:	2b00      	cmp	r3, #0
 8007508:	d105      	bne.n	8007516 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800750a:	7c7b      	ldrb	r3, [r7, #17]
		(SchedulerSequenceSteps.TccOn  ||
 800750c:	2b00      	cmp	r3, #0
 800750e:	d102      	bne.n	8007516 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn)) {
 8007510:	7cbb      	ldrb	r3, [r7, #18]
		SchedulerSequenceSteps.MsrcOn ||
 8007512:	2b00      	cmp	r3, #0
 8007514:	d052      	beq.n	80075bc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 8007516:	f107 030c 	add.w	r3, r7, #12
 800751a:	461a      	mov	r2, r3
 800751c:	2102      	movs	r1, #2
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f7ff fb26 	bl	8006b70 <get_sequence_step_timeout>
 8007524:	4603      	mov	r3, r0
 8007526:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled.
		 */

		if (Status != VL53L0X_ERROR_NONE)
 800752a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800752e:	2b00      	cmp	r3, #0
 8007530:	d002      	beq.n	8007538 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xa2>
			return Status;
 8007532:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007536:	e07d      	b.n	8007634 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 8007538:	7c3b      	ldrb	r3, [r7, #16]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d00f      	beq.n	800755e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc8>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800753e:	68fb      	ldr	r3, [r7, #12]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 8007540:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007542:	4413      	add	r3, r2
 8007544:	61bb      	str	r3, [r7, #24]

			if (SubTimeout <
 8007546:	69ba      	ldr	r2, [r7, #24]
 8007548:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800754a:	429a      	cmp	r2, r3
 800754c:	d204      	bcs.n	8007558 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc2>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800754e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007550:	69bb      	ldr	r3, [r7, #24]
 8007552:	1ad3      	subs	r3, r2, r3
 8007554:	63bb      	str	r3, [r7, #56]	; 0x38
 8007556:	e002      	b.n	800755e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xc8>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007558:	23fc      	movs	r3, #252	; 0xfc
 800755a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800755e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007562:	2b00      	cmp	r3, #0
 8007564:	d002      	beq.n	800756c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xd6>
			LOG_FUNCTION_END(Status);
			return Status;
 8007566:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800756a:	e063      	b.n	8007634 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800756c:	7cbb      	ldrb	r3, [r7, #18]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d011      	beq.n	8007596 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x100>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 8007572:	68fa      	ldr	r2, [r7, #12]
 8007574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007576:	4413      	add	r3, r2
 8007578:	005b      	lsls	r3, r3, #1
 800757a:	61bb      	str	r3, [r7, #24]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800757c:	69ba      	ldr	r2, [r7, #24]
 800757e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007580:	429a      	cmp	r2, r3
 8007582:	d204      	bcs.n	800758e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf8>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8007584:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007586:	69bb      	ldr	r3, [r7, #24]
 8007588:	1ad3      	subs	r3, r2, r3
 800758a:	63bb      	str	r3, [r7, #56]	; 0x38
 800758c:	e016      	b.n	80075bc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800758e:	23fc      	movs	r3, #252	; 0xfc
 8007590:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8007594:	e012      	b.n	80075bc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8007596:	7c7b      	ldrb	r3, [r7, #17]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d00f      	beq.n	80075bc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80075a0:	4413      	add	r3, r2
 80075a2:	61bb      	str	r3, [r7, #24]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80075a4:	69ba      	ldr	r2, [r7, #24]
 80075a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d204      	bcs.n	80075b6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x120>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 80075ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80075ae:	69bb      	ldr	r3, [r7, #24]
 80075b0:	1ad3      	subs	r3, r2, r3
 80075b2:	63bb      	str	r3, [r7, #56]	; 0x38
 80075b4:	e002      	b.n	80075bc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x126>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80075b6:	23fc      	movs	r3, #252	; 0xfc
 80075b8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 80075bc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d002      	beq.n	80075ca <VL53L0X_set_measurement_timing_budget_micro_seconds+0x134>
		LOG_FUNCTION_END(Status);
		return Status;
 80075c4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80075c8:	e034      	b.n	8007634 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19e>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 80075ca:	7cfb      	ldrb	r3, [r7, #19]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d019      	beq.n	8007604 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x16e>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 80075d0:	f107 0308 	add.w	r3, r7, #8
 80075d4:	461a      	mov	r2, r3
 80075d6:	2103      	movs	r1, #3
 80075d8:	6878      	ldr	r0, [r7, #4]
 80075da:	f7ff fac9 	bl	8006b70 <get_sequence_step_timeout>
 80075de:	4603      	mov	r3, r0
 80075e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 80075e4:	68bb      	ldr	r3, [r7, #8]
 80075e6:	6a3a      	ldr	r2, [r7, #32]
 80075e8:	4413      	add	r3, r2
 80075ea:	61bb      	str	r3, [r7, #24]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80075ec:	69ba      	ldr	r2, [r7, #24]
 80075ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d204      	bcs.n	80075fe <VL53L0X_set_measurement_timing_budget_micro_seconds+0x168>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 80075f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80075f6:	69bb      	ldr	r3, [r7, #24]
 80075f8:	1ad3      	subs	r3, r2, r3
 80075fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80075fc:	e002      	b.n	8007604 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x16e>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80075fe:	23fc      	movs	r3, #252	; 0xfc
 8007600:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 8007604:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007608:	2b00      	cmp	r3, #0
 800760a:	d111      	bne.n	8007630 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19a>
		SchedulerSequenceSteps.FinalRangeOn) {
 800760c:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800760e:	2b00      	cmp	r3, #0
 8007610:	d00e      	beq.n	8007630 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x19a>

		FinalRangeTimingBudgetMicroSeconds -=
 8007612:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	1ad3      	subs	r3, r2, r3
 8007618:	63bb      	str	r3, [r7, #56]	; 0x38
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an
		 * error will be set. Otherwise the remaining time will be
		 * applied to the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800761a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800761c:	2104      	movs	r1, #4
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f7ff fb87 	bl	8006d32 <set_sequence_step_timeout>
 8007624:	4603      	mov	r3, r0
 8007626:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	683a      	ldr	r2, [r7, #0]
 800762e:	60da      	str	r2, [r3, #12]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8007630:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8007634:	4618      	mov	r0, r3
 8007636:	3740      	adds	r7, #64	; 0x40
 8007638:	46bd      	mov	sp, r7
 800763a:	bd80      	pop	{r7, pc}

0800763c <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(
		VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b090      	sub	sp, #64	; 0x40
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
 8007644:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007646:	2300      	movs	r3, #0
 8007648:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800764c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8007650:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8007652:	f240 7376 	movw	r3, #1910	; 0x776
 8007656:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 8007658:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800765c:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800765e:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007662:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 8007664:	f240 234e 	movw	r3, #590	; 0x24e
 8007668:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800766a:	f240 23b2 	movw	r3, #690	; 0x2b2
 800766e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8007670:	f44f 7325 	mov.w	r3, #660	; 0x294
 8007674:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8007676:	f240 2326 	movw	r3, #550	; 0x226
 800767a:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800767c:	2300      	movs	r3, #0
 800767e:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8007680:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007682:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007684:	441a      	add	r2, r3
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800768a:	f107 0318 	add.w	r3, r7, #24
 800768e:	4619      	mov	r1, r3
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	f7fc fd95 	bl	80041c0 <VL53L0X_GetSequenceStepEnables>
 8007696:	4603      	mov	r3, r0
 8007698:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800769c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d002      	beq.n	80076aa <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 80076a4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80076a8:	e075      	b.n	8007796 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 80076aa:	7e3b      	ldrb	r3, [r7, #24]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d105      	bne.n	80076bc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 80076b0:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d102      	bne.n	80076bc <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 80076b6:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d030      	beq.n	800771e <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 80076bc:	f107 0310 	add.w	r3, r7, #16
 80076c0:	461a      	mov	r2, r3
 80076c2:	2102      	movs	r1, #2
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f7ff fa53 	bl	8006b70 <get_sequence_step_timeout>
 80076ca:	4603      	mov	r3, r0
 80076cc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 80076d0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d122      	bne.n	800771e <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 80076d8:	7e3b      	ldrb	r3, [r7, #24]
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d007      	beq.n	80076ee <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 80076e2:	6939      	ldr	r1, [r7, #16]
 80076e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076e6:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 80076e8:	441a      	add	r2, r3
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 80076ee:	7ebb      	ldrb	r3, [r7, #26]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d009      	beq.n	8007708 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 80076f8:	6939      	ldr	r1, [r7, #16]
 80076fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076fc:	440b      	add	r3, r1
 80076fe:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 8007700:	441a      	add	r2, r3
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	601a      	str	r2, [r3, #0]
 8007706:	e00a      	b.n	800771e <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 8007708:	7e7b      	ldrb	r3, [r7, #25]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d007      	beq.n	800771e <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8007712:	6939      	ldr	r1, [r7, #16]
 8007714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007716:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8007718:	441a      	add	r2, r3
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800771e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007722:	2b00      	cmp	r3, #0
 8007724:	d114      	bne.n	8007750 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 8007726:	7efb      	ldrb	r3, [r7, #27]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d011      	beq.n	8007750 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800772c:	f107 030c 	add.w	r3, r7, #12
 8007730:	461a      	mov	r2, r3
 8007732:	2103      	movs	r1, #3
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f7ff fa1b 	bl	8006b70 <get_sequence_step_timeout>
 800773a:	4603      	mov	r3, r0
 800773c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 8007744:	68f9      	ldr	r1, [r7, #12]
 8007746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007748:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800774a:	441a      	add	r2, r3
 800774c:	683b      	ldr	r3, [r7, #0]
 800774e:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007750:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007754:	2b00      	cmp	r3, #0
 8007756:	d114      	bne.n	8007782 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 8007758:	7f3b      	ldrb	r3, [r7, #28]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d011      	beq.n	8007782 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800775e:	f107 0314 	add.w	r3, r7, #20
 8007762:	461a      	mov	r2, r3
 8007764:	2104      	movs	r1, #4
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f7ff fa02 	bl	8006b70 <get_sequence_step_timeout>
 800776c:	4603      	mov	r3, r0
 800776e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 8007776:	6979      	ldr	r1, [r7, #20]
 8007778:	6a3b      	ldr	r3, [r7, #32]
 800777a:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800777c:	441a      	add	r2, r3
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007782:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8007786:	2b00      	cmp	r3, #0
 8007788:	d103      	bne.n	8007792 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	60da      	str	r2, [r3, #12]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007792:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8007796:	4618      	mov	r0, r3
 8007798:	3740      	adds	r7, #64	; 0x40
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
	...

080077a0 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b088      	sub	sp, #32
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80077aa:	2300      	movs	r3, #0
 80077ac:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 80077ae:	2300      	movs	r3, #0
 80077b0:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 80077b2:	e0c6      	b.n	8007942 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	683a      	ldr	r2, [r7, #0]
 80077b8:	4413      	add	r3, r2
 80077ba:	781b      	ldrb	r3, [r3, #0]
 80077bc:	74fb      	strb	r3, [r7, #19]
		Index++;
 80077be:	697b      	ldr	r3, [r7, #20]
 80077c0:	3301      	adds	r3, #1
 80077c2:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 80077c4:	7cfb      	ldrb	r3, [r7, #19]
 80077c6:	2bff      	cmp	r3, #255	; 0xff
 80077c8:	f040 808d 	bne.w	80078e6 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	683a      	ldr	r2, [r7, #0]
 80077d0:	4413      	add	r3, r2
 80077d2:	781b      	ldrb	r3, [r3, #0]
 80077d4:	747b      	strb	r3, [r7, #17]
			Index++;
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	3301      	adds	r3, #1
 80077da:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 80077dc:	7c7b      	ldrb	r3, [r7, #17]
 80077de:	2b03      	cmp	r3, #3
 80077e0:	d87e      	bhi.n	80078e0 <VL53L0X_load_tuning_settings+0x140>
 80077e2:	a201      	add	r2, pc, #4	; (adr r2, 80077e8 <VL53L0X_load_tuning_settings+0x48>)
 80077e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077e8:	080077f9 	.word	0x080077f9
 80077ec:	08007833 	.word	0x08007833
 80077f0:	0800786d 	.word	0x0800786d
 80077f4:	080078a7 	.word	0x080078a7
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	683a      	ldr	r2, [r7, #0]
 80077fc:	4413      	add	r3, r2
 80077fe:	781b      	ldrb	r3, [r3, #0]
 8007800:	743b      	strb	r3, [r7, #16]
				Index++;
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	3301      	adds	r3, #1
 8007806:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	683a      	ldr	r2, [r7, #0]
 800780c:	4413      	add	r3, r2
 800780e:	781b      	ldrb	r3, [r3, #0]
 8007810:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	3301      	adds	r3, #1
 8007816:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007818:	7c3b      	ldrb	r3, [r7, #16]
 800781a:	b29b      	uxth	r3, r3
 800781c:	021b      	lsls	r3, r3, #8
 800781e:	b29a      	uxth	r2, r3
 8007820:	7bfb      	ldrb	r3, [r7, #15]
 8007822:	b29b      	uxth	r3, r3
 8007824:	4413      	add	r3, r2
 8007826:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	89ba      	ldrh	r2, [r7, #12]
 800782c:	f8a3 2160 	strh.w	r2, [r3, #352]	; 0x160
				break;
 8007830:	e087      	b.n	8007942 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	683a      	ldr	r2, [r7, #0]
 8007836:	4413      	add	r3, r2
 8007838:	781b      	ldrb	r3, [r3, #0]
 800783a:	743b      	strb	r3, [r7, #16]
				Index++;
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	3301      	adds	r3, #1
 8007840:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	683a      	ldr	r2, [r7, #0]
 8007846:	4413      	add	r3, r2
 8007848:	781b      	ldrb	r3, [r3, #0]
 800784a:	73fb      	strb	r3, [r7, #15]
				Index++;
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	3301      	adds	r3, #1
 8007850:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007852:	7c3b      	ldrb	r3, [r7, #16]
 8007854:	b29b      	uxth	r3, r3
 8007856:	021b      	lsls	r3, r3, #8
 8007858:	b29a      	uxth	r2, r3
 800785a:	7bfb      	ldrb	r3, [r7, #15]
 800785c:	b29b      	uxth	r3, r3
 800785e:	4413      	add	r3, r2
 8007860:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	89ba      	ldrh	r2, [r7, #12]
 8007866:	f8a3 2162 	strh.w	r2, [r3, #354]	; 0x162
					Temp16);
				break;
 800786a:	e06a      	b.n	8007942 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	683a      	ldr	r2, [r7, #0]
 8007870:	4413      	add	r3, r2
 8007872:	781b      	ldrb	r3, [r3, #0]
 8007874:	743b      	strb	r3, [r7, #16]
				Index++;
 8007876:	697b      	ldr	r3, [r7, #20]
 8007878:	3301      	adds	r3, #1
 800787a:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	683a      	ldr	r2, [r7, #0]
 8007880:	4413      	add	r3, r2
 8007882:	781b      	ldrb	r3, [r3, #0]
 8007884:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	3301      	adds	r3, #1
 800788a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800788c:	7c3b      	ldrb	r3, [r7, #16]
 800788e:	b29b      	uxth	r3, r3
 8007890:	021b      	lsls	r3, r3, #8
 8007892:	b29a      	uxth	r2, r3
 8007894:	7bfb      	ldrb	r3, [r7, #15]
 8007896:	b29b      	uxth	r3, r3
 8007898:	4413      	add	r3, r2
 800789a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	89ba      	ldrh	r2, [r7, #12]
 80078a0:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164
				break;
 80078a4:	e04d      	b.n	8007942 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	683a      	ldr	r2, [r7, #0]
 80078aa:	4413      	add	r3, r2
 80078ac:	781b      	ldrb	r3, [r3, #0]
 80078ae:	743b      	strb	r3, [r7, #16]
				Index++;
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	3301      	adds	r3, #1
 80078b4:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80078b6:	697b      	ldr	r3, [r7, #20]
 80078b8:	683a      	ldr	r2, [r7, #0]
 80078ba:	4413      	add	r3, r2
 80078bc:	781b      	ldrb	r3, [r3, #0]
 80078be:	73fb      	strb	r3, [r7, #15]
				Index++;
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	3301      	adds	r3, #1
 80078c4:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80078c6:	7c3b      	ldrb	r3, [r7, #16]
 80078c8:	b29b      	uxth	r3, r3
 80078ca:	021b      	lsls	r3, r3, #8
 80078cc:	b29a      	uxth	r2, r3
 80078ce:	7bfb      	ldrb	r3, [r7, #15]
 80078d0:	b29b      	uxth	r3, r3
 80078d2:	4413      	add	r3, r2
 80078d4:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	89ba      	ldrh	r2, [r7, #12]
 80078da:	f8a3 2168 	strh.w	r2, [r3, #360]	; 0x168
				break;
 80078de:	e030      	b.n	8007942 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 80078e0:	23fc      	movs	r3, #252	; 0xfc
 80078e2:	77fb      	strb	r3, [r7, #31]
 80078e4:	e02d      	b.n	8007942 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 80078e6:	7cfb      	ldrb	r3, [r7, #19]
 80078e8:	2b04      	cmp	r3, #4
 80078ea:	d828      	bhi.n	800793e <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	683a      	ldr	r2, [r7, #0]
 80078f0:	4413      	add	r3, r2
 80078f2:	781b      	ldrb	r3, [r3, #0]
 80078f4:	74bb      	strb	r3, [r7, #18]
			Index++;
 80078f6:	697b      	ldr	r3, [r7, #20]
 80078f8:	3301      	adds	r3, #1
 80078fa:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 80078fc:	2300      	movs	r3, #0
 80078fe:	61bb      	str	r3, [r7, #24]
 8007900:	e00f      	b.n	8007922 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	683a      	ldr	r2, [r7, #0]
 8007906:	4413      	add	r3, r2
 8007908:	7819      	ldrb	r1, [r3, #0]
 800790a:	f107 0208 	add.w	r2, r7, #8
 800790e:	69bb      	ldr	r3, [r7, #24]
 8007910:	4413      	add	r3, r2
 8007912:	460a      	mov	r2, r1
 8007914:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 8007916:	697b      	ldr	r3, [r7, #20]
 8007918:	3301      	adds	r3, #1
 800791a:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800791c:	69bb      	ldr	r3, [r7, #24]
 800791e:	3301      	adds	r3, #1
 8007920:	61bb      	str	r3, [r7, #24]
 8007922:	7cfb      	ldrb	r3, [r7, #19]
 8007924:	69ba      	ldr	r2, [r7, #24]
 8007926:	429a      	cmp	r2, r3
 8007928:	dbeb      	blt.n	8007902 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800792a:	7cfb      	ldrb	r3, [r7, #19]
 800792c:	f107 0208 	add.w	r2, r7, #8
 8007930:	7cb9      	ldrb	r1, [r7, #18]
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f000 fda8 	bl	8008488 <VL53L0X_WriteMulti>
 8007938:	4603      	mov	r3, r0
 800793a:	77fb      	strb	r3, [r7, #31]
 800793c:	e001      	b.n	8007942 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800793e:	23fc      	movs	r3, #252	; 0xfc
 8007940:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	683a      	ldr	r2, [r7, #0]
 8007946:	4413      	add	r3, r2
 8007948:	781b      	ldrb	r3, [r3, #0]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d004      	beq.n	8007958 <VL53L0X_load_tuning_settings+0x1b8>
 800794e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007952:	2b00      	cmp	r3, #0
 8007954:	f43f af2e 	beq.w	80077b4 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007958:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800795c:	4618      	mov	r0, r3
 800795e:	3720      	adds	r7, #32
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}

08007964 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b088      	sub	sp, #32
 8007968:	af00      	add	r7, sp, #0
 800796a:	60f8      	str	r0, [r7, #12]
 800796c:	60b9      	str	r1, [r7, #8]
 800796e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007970:	2300      	movs	r3, #0
 8007972:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2200      	movs	r2, #0
 8007978:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800797a:	f107 0313 	add.w	r3, r7, #19
 800797e:	4619      	mov	r1, r3
 8007980:	68f8      	ldr	r0, [r7, #12]
 8007982:	f7fc fca9 	bl	80042d8 <VL53L0X_GetXTalkCompensationEnable>
 8007986:	4603      	mov	r3, r0
 8007988:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800798a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d111      	bne.n	80079b6 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 8007992:	7cfb      	ldrb	r3, [r7, #19]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d00e      	beq.n	80079b6 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	699b      	ldr	r3, [r3, #24]
 800799c:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800799e:	68bb      	ldr	r3, [r7, #8]
 80079a0:	8a9b      	ldrh	r3, [r3, #20]
 80079a2:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 80079a4:	69bb      	ldr	r3, [r7, #24]
 80079a6:	fb02 f303 	mul.w	r3, r2, r3
 80079aa:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	3380      	adds	r3, #128	; 0x80
 80079b0:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 80079b6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80079ba:	4618      	mov	r0, r3
 80079bc:	3720      	adds	r7, #32
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}

080079c2 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 80079c2:	b580      	push	{r7, lr}
 80079c4:	b086      	sub	sp, #24
 80079c6:	af00      	add	r7, sp, #0
 80079c8:	60f8      	str	r0, [r7, #12]
 80079ca:	60b9      	str	r1, [r7, #8]
 80079cc:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80079ce:	2300      	movs	r3, #0
 80079d0:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 80079da:	f107 0310 	add.w	r3, r7, #16
 80079de:	461a      	mov	r2, r3
 80079e0:	68b9      	ldr	r1, [r7, #8]
 80079e2:	68f8      	ldr	r0, [r7, #12]
 80079e4:	f7ff ffbe 	bl	8007964 <VL53L0X_get_total_xtalk_rate>
 80079e8:	4603      	mov	r3, r0
 80079ea:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 80079ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d105      	bne.n	8007a00 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	441a      	add	r2, r3
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	601a      	str	r2, [r3, #0]

	return Status;
 8007a00:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3718      	adds	r7, #24
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <get_dmax_lut_points>:

VL53L0X_Error get_dmax_lut_points(VL53L0X_DMaxLUT_t data, uint32_t lut_size,
	FixPoint1616_t input, int32_t *index0,	int32_t *index1){
 8007a0c:	b084      	sub	sp, #16
 8007a0e:	b480      	push	{r7}
 8007a10:	b085      	sub	sp, #20
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	f107 0c18 	add.w	ip, r7, #24
 8007a18:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	70fb      	strb	r3, [r7, #3]
	FixPoint1616_t index0_tmp = 0;
 8007a20:	2300      	movs	r3, #0
 8007a22:	60fb      	str	r3, [r7, #12]
	FixPoint1616_t index1_tmp = 0;
 8007a24:	2300      	movs	r3, #0
 8007a26:	60bb      	str	r3, [r7, #8]
	int index = 0;
 8007a28:	2300      	movs	r3, #0
 8007a2a:	607b      	str	r3, [r7, #4]

	for (index = 0; index < lut_size; index++) {
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	607b      	str	r3, [r7, #4]
 8007a30:	e00d      	b.n	8007a4e <get_dmax_lut_points+0x42>
		if (input <= data.ambRate_mcps[index]) {
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	f107 0218 	add.w	r2, r7, #24
 8007a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007a3c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007a3e:	429a      	cmp	r2, r3
 8007a40:	d802      	bhi.n	8007a48 <get_dmax_lut_points+0x3c>
			index1_tmp = index;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	60bb      	str	r3, [r7, #8]
			break;
 8007a46:	e006      	b.n	8007a56 <get_dmax_lut_points+0x4a>
	for (index = 0; index < lut_size; index++) {
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	3301      	adds	r3, #1
 8007a4c:	607b      	str	r3, [r7, #4]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d8ed      	bhi.n	8007a32 <get_dmax_lut_points+0x26>
		}
	}

	if (index == lut_size) {
 8007a56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a58:	687a      	ldr	r2, [r7, #4]
 8007a5a:	429a      	cmp	r2, r3
 8007a5c:	d105      	bne.n	8007a6a <get_dmax_lut_points+0x5e>
		/* input is higher than last x point */
		index0_tmp = index1_tmp = lut_size - 1;
 8007a5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007a60:	3b01      	subs	r3, #1
 8007a62:	60bb      	str	r3, [r7, #8]
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	60fb      	str	r3, [r7, #12]
 8007a68:	e008      	b.n	8007a7c <get_dmax_lut_points+0x70>
	} else if (index1_tmp == 0) {
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d102      	bne.n	8007a76 <get_dmax_lut_points+0x6a>
		/* input is lower than first x point */
		index0_tmp = 0;
 8007a70:	2300      	movs	r3, #0
 8007a72:	60fb      	str	r3, [r7, #12]
 8007a74:	e002      	b.n	8007a7c <get_dmax_lut_points+0x70>
	} else{
		/* input is in between 2 points */
		index0_tmp = index1_tmp - 1;
 8007a76:	68bb      	ldr	r3, [r7, #8]
 8007a78:	3b01      	subs	r3, #1
 8007a7a:	60fb      	str	r3, [r7, #12]
	}

	*index0 = index0_tmp;
 8007a7c:	68fa      	ldr	r2, [r7, #12]
 8007a7e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007a80:	601a      	str	r2, [r3, #0]
	*index1 = index1_tmp;
 8007a82:	68ba      	ldr	r2, [r7, #8]
 8007a84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007a86:	601a      	str	r2, [r3, #0]

	return Status;
 8007a88:	f997 3003 	ldrsb.w	r3, [r7, #3]
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3714      	adds	r7, #20
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bc80      	pop	{r7}
 8007a94:	b004      	add	sp, #16
 8007a96:	4770      	bx	lr

08007a98 <VL53L0X_calc_dmax>:

VL53L0X_Error VL53L0X_calc_dmax(
	VL53L0X_DEV Dev, FixPoint1616_t ambRateMeas, uint32_t *pdmax_mm){
 8007a98:	b5b0      	push	{r4, r5, r7, lr}
 8007a9a:	b0ba      	sub	sp, #232	; 0xe8
 8007a9c:	af0e      	add	r7, sp, #56	; 0x38
 8007a9e:	60f8      	str	r0, [r7, #12]
 8007aa0:	60b9      	str	r1, [r7, #8]
 8007aa2:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab
	VL53L0X_DeviceParameters_t CurrentParameters;
	int32_t index0 = 0;
 8007aaa:	2300      	movs	r3, #0
 8007aac:	61bb      	str	r3, [r7, #24]
	int32_t index1 = 0;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	617b      	str	r3, [r7, #20]
	FixPoint1616_t dmax_mm;
	FixPoint1616_t linearSlope;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8007ab2:	f107 031c 	add.w	r3, r7, #28
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	68f8      	ldr	r0, [r7, #12]
 8007aba:	f7fc f928 	bl	8003d0e <VL53L0X_GetDeviceParameters>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab

	if (ambRateMeas <= CurrentParameters.dmax_lut.ambRate_mcps[0]) {
 8007ac4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007ac6:	68ba      	ldr	r2, [r7, #8]
 8007ac8:	429a      	cmp	r2, r3
 8007aca:	d803      	bhi.n	8007ad4 <VL53L0X_calc_dmax+0x3c>
		dmax_mm = CurrentParameters.dmax_lut.dmax_mm[0];
 8007acc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007ace:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007ad2:	e07c      	b.n	8007bce <VL53L0X_calc_dmax+0x136>
	} else if (ambRateMeas >=
		   CurrentParameters.dmax_lut.
		   ambRate_mcps[VL53L0X_DMAX_LUT_SIZE - 1]) {
 8007ad4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
	} else if (ambRateMeas >=
 8007ad6:	68ba      	ldr	r2, [r7, #8]
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d304      	bcc.n	8007ae6 <VL53L0X_calc_dmax+0x4e>
		dmax_mm =
 8007adc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007ae0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007ae4:	e073      	b.n	8007bce <VL53L0X_calc_dmax+0x136>
		    CurrentParameters.dmax_lut.dmax_mm[VL53L0X_DMAX_LUT_SIZE -
						       1];
	} else{
		get_dmax_lut_points(CurrentParameters.dmax_lut,
 8007ae6:	f107 0314 	add.w	r3, r7, #20
 8007aea:	930d      	str	r3, [sp, #52]	; 0x34
 8007aec:	f107 0318 	add.w	r3, r7, #24
 8007af0:	930c      	str	r3, [sp, #48]	; 0x30
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	930b      	str	r3, [sp, #44]	; 0x2c
 8007af6:	2307      	movs	r3, #7
 8007af8:	930a      	str	r3, [sp, #40]	; 0x28
 8007afa:	466d      	mov	r5, sp
 8007afc:	f107 0468 	add.w	r4, r7, #104	; 0x68
 8007b00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007b02:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007b04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007b06:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007b08:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007b0c:	e885 0003 	stmia.w	r5, {r0, r1}
 8007b10:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8007b14:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007b16:	f7ff ff79 	bl	8007a0c <get_dmax_lut_points>
			VL53L0X_DMAX_LUT_SIZE, ambRateMeas, &index0, &index1);

		if (index0 == index1) {
 8007b1a:	69ba      	ldr	r2, [r7, #24]
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	429a      	cmp	r2, r3
 8007b20:	d109      	bne.n	8007b36 <VL53L0X_calc_dmax+0x9e>
			dmax_mm = CurrentParameters.dmax_lut.dmax_mm[index0];
 8007b22:	69bb      	ldr	r3, [r7, #24]
 8007b24:	3314      	adds	r3, #20
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	33b0      	adds	r3, #176	; 0xb0
 8007b2a:	443b      	add	r3, r7
 8007b2c:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 8007b30:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007b34:	e04b      	b.n	8007bce <VL53L0X_calc_dmax+0x136>
		} else {
			amb0 = CurrentParameters.dmax_lut.ambRate_mcps[index0];
 8007b36:	69bb      	ldr	r3, [r7, #24]
 8007b38:	330e      	adds	r3, #14
 8007b3a:	009b      	lsls	r3, r3, #2
 8007b3c:	33b0      	adds	r3, #176	; 0xb0
 8007b3e:	443b      	add	r3, r7
 8007b40:	f853 3c90 	ldr.w	r3, [r3, #-144]
 8007b44:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
			amb1 = CurrentParameters.dmax_lut.ambRate_mcps[index1];
 8007b48:	697b      	ldr	r3, [r7, #20]
 8007b4a:	330e      	adds	r3, #14
 8007b4c:	009b      	lsls	r3, r3, #2
 8007b4e:	33b0      	adds	r3, #176	; 0xb0
 8007b50:	443b      	add	r3, r7
 8007b52:	f853 3c90 	ldr.w	r3, [r3, #-144]
 8007b56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			dmax0 = CurrentParameters.dmax_lut.dmax_mm[index0];
 8007b5a:	69bb      	ldr	r3, [r7, #24]
 8007b5c:	3314      	adds	r3, #20
 8007b5e:	009b      	lsls	r3, r3, #2
 8007b60:	33b0      	adds	r3, #176	; 0xb0
 8007b62:	443b      	add	r3, r7
 8007b64:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 8007b68:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			dmax1 = CurrentParameters.dmax_lut.dmax_mm[index1];
 8007b6c:	697b      	ldr	r3, [r7, #20]
 8007b6e:	3314      	adds	r3, #20
 8007b70:	009b      	lsls	r3, r3, #2
 8007b72:	33b0      	adds	r3, #176	; 0xb0
 8007b74:	443b      	add	r3, r7
 8007b76:	f853 3c8c 	ldr.w	r3, [r3, #-140]
 8007b7a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			if ((amb1 - amb0) != 0) {
 8007b7e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8007b82:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d01d      	beq.n	8007bc6 <VL53L0X_calc_dmax+0x12e>
				/* Fix16:16/Fix16:8 => Fix16:8 */
				linearSlope = (dmax0-dmax1)/((amb1-amb0) >> 8);
 8007b8a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8007b8e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007b92:	1ad2      	subs	r2, r2, r3
 8007b94:	f8d7 10a0 	ldr.w	r1, [r7, #160]	; 0xa0
 8007b98:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8007b9c:	1acb      	subs	r3, r1, r3
 8007b9e:	0a1b      	lsrs	r3, r3, #8
 8007ba0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ba4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

				/* Fix16:8 * Fix16:8 => Fix16:16 */
				dmax_mm =
				    (((amb1 -
 8007ba8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	1ad3      	subs	r3, r2, r3
				       ambRateMeas) >> 8) * linearSlope) +
 8007bb0:	0a1b      	lsrs	r3, r3, #8
 8007bb2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007bb6:	fb02 f303 	mul.w	r3, r2, r3
				dmax_mm =
 8007bba:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8007bbe:	4413      	add	r3, r2
 8007bc0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007bc4:	e003      	b.n	8007bce <VL53L0X_calc_dmax+0x136>
				    dmax1;
			} else{
				dmax_mm = dmax0;
 8007bc6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007bca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			}
		}
	}
	*pdmax_mm = (uint32_t)(dmax_mm >> 16);
 8007bce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007bd2:	0c1a      	lsrs	r2, r3, #16
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 8007bd8:	f997 30ab 	ldrsb.w	r3, [r7, #171]	; 0xab
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	37b0      	adds	r7, #176	; 0xb0
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bdb0      	pop	{r4, r5, r7, pc}

08007be4 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b0b0      	sub	sp, #192	; 0xc0
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	60f8      	str	r0, [r7, #12]
 8007bec:	60b9      	str	r1, [r7, #8]
 8007bee:	607a      	str	r2, [r7, #4]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8007bf0:	f44f 7348 	mov.w	r3, #800	; 0x320
 8007bf4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 8007bf8:	f44f 7316 	mov.w	r3, #600	; 0x258
 8007bfc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs =
 8007c00:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 8007c04:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
						0x00190000; /* 25ms */
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 8007c08:	f241 235c 	movw	r3, #4700	; 0x125c
 8007c0c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8007c10:	4b98      	ldr	r3, [pc, #608]	; (8007e74 <VL53L0X_calc_sigma_estimate+0x290>)
 8007c12:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8007c16:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8007c1a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 8007c1e:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 8007c22:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8007c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c2a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 8007c2e:	4b92      	ldr	r3, [pc, #584]	; (8007e78 <VL53L0X_calc_sigma_estimate+0x294>)
 8007c30:	67fb      	str	r3, [r7, #124]	; 0x7c
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8007c32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c36:	67bb      	str	r3, [r7, #120]	; 0x78
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8007c38:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 8007c3c:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t cPllPeriod_ps			= 1655;
 8007c3e:	f240 6377 	movw	r3, #1655	; 0x677
 8007c42:	673b      	str	r3, [r7, #112]	; 0x70
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007c44:	2300      	movs	r3, #0
 8007c46:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	699b      	ldr	r3, [r3, #24]
 8007c4e:	61bb      	str	r3, [r7, #24]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	691b      	ldr	r3, [r3, #16]
 8007c54:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007c58:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 8007c5c:	0c1b      	lsrs	r3, r3, #16
 8007c5e:	66bb      	str	r3, [r7, #104]	; 0x68

	Status = VL53L0X_get_total_signal_rate(
 8007c60:	f107 0314 	add.w	r3, r7, #20
 8007c64:	461a      	mov	r2, r3
 8007c66:	68b9      	ldr	r1, [r7, #8]
 8007c68:	68f8      	ldr	r0, [r7, #12]
 8007c6a:	f7ff feaa 	bl	80079c2 <VL53L0X_get_total_signal_rate>
 8007c6e:	4603      	mov	r3, r0
 8007c70:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 8007c74:	f107 0318 	add.w	r3, r7, #24
 8007c78:	461a      	mov	r2, r3
 8007c7a:	68b9      	ldr	r1, [r7, #8]
 8007c7c:	68f8      	ldr	r0, [r7, #12]
 8007c7e:	f7ff fe71 	bl	8007964 <VL53L0X_get_total_xtalk_rate>
 8007c82:	4603      	mov	r3, r0
 8007c84:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 8007c88:	697b      	ldr	r3, [r7, #20]
 8007c8a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007c8e:	fb02 f303 	mul.w	r3, r2, r3
 8007c92:	667b      	str	r3, [r7, #100]	; 0x64
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8007c94:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007c96:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8007c9a:	0c1b      	lsrs	r3, r3, #16
 8007c9c:	667b      	str	r3, [r7, #100]	; 0x64

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8007c9e:	69bb      	ldr	r3, [r7, #24]
 8007ca0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007ca4:	fb02 f303 	mul.w	r3, r2, r3
 8007ca8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8007cac:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8007cb0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	d902      	bls.n	8007cbc <VL53L0X_calc_sigma_estimate+0xd8>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 8007cb6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007cb8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 8007cbc:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d160      	bne.n	8007d86 <VL53L0X_calc_sigma_estimate+0x1a2>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8007cca:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8007cd4:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8007cd8:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8007cdc:	461a      	mov	r2, r3
 8007cde:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8007ce2:	68f8      	ldr	r0, [r7, #12]
 8007ce4:	f7fe fef0 	bl	8006ac8 <VL53L0X_calc_timeout_mclks>
 8007ce8:	65f8      	str	r0, [r7, #92]	; 0x5c
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8007cf0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 8007cfa:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8007cfe:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8007d02:	461a      	mov	r2, r3
 8007d04:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8007d08:	68f8      	ldr	r0, [r7, #12]
 8007d0a:	f7fe fedd 	bl	8006ac8 <VL53L0X_calc_timeout_mclks>
 8007d0e:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8007d10:	2303      	movs	r3, #3
 8007d12:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		if (finalRangeVcselPCLKS == 8)
 8007d16:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8007d1a:	2b08      	cmp	r3, #8
 8007d1c:	d102      	bne.n	8007d24 <VL53L0X_calc_sigma_estimate+0x140>
			vcselWidth = 2;
 8007d1e:	2302      	movs	r3, #2
 8007d20:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8007d24:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007d26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007d28:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 8007d2a:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8007d2e:	fb02 f303 	mul.w	r3, r2, r3
 8007d32:	02db      	lsls	r3, r3, #11
 8007d34:	653b      	str	r3, [r7, #80]	; 0x50
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8007d36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d38:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007d3c:	4a4f      	ldr	r2, [pc, #316]	; (8007e7c <VL53L0X_calc_sigma_estimate+0x298>)
 8007d3e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d42:	099b      	lsrs	r3, r3, #6
 8007d44:	653b      	str	r3, [r7, #80]	; 0x50
		peakVcselDuration_us *= cPllPeriod_ps;
 8007d46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d48:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8007d4a:	fb02 f303 	mul.w	r3, r2, r3
 8007d4e:	653b      	str	r3, [r7, #80]	; 0x50
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8007d50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d52:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007d56:	4a49      	ldr	r2, [pc, #292]	; (8007e7c <VL53L0X_calc_sigma_estimate+0x298>)
 8007d58:	fba2 2303 	umull	r2, r3, r2, r3
 8007d5c:	099b      	lsrs	r3, r3, #6
 8007d5e:	653b      	str	r3, [r7, #80]	; 0x50

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8007d60:	697b      	ldr	r3, [r7, #20]
 8007d62:	3380      	adds	r3, #128	; 0x80
 8007d64:	0a1b      	lsrs	r3, r3, #8
 8007d66:	617b      	str	r3, [r7, #20]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 8007d68:	697a      	ldr	r2, [r7, #20]
 8007d6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007d6c:	fb02 f303 	mul.w	r3, r2, r3
 8007d70:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8007d74:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007d78:	3380      	adds	r3, #128	; 0x80
 8007d7a:	0a1b      	lsrs	r3, r3, #8
 8007d7c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8007d80:	697b      	ldr	r3, [r7, #20]
 8007d82:	021b      	lsls	r3, r3, #8
 8007d84:	617b      	str	r3, [r7, #20]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 8007d86:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d002      	beq.n	8007d94 <VL53L0X_calc_sigma_estimate+0x1b0>
		LOG_FUNCTION_END(Status);
		return Status;
 8007d8e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8007d92:	e14a      	b.n	800802a <VL53L0X_calc_sigma_estimate+0x446>
	}

	if (peakSignalRate_kcps == 0) {
 8007d94:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d109      	bne.n	8007dae <VL53L0X_calc_sigma_estimate+0x1ca>
		*pSigmaEstimate = cSigmaEstMax;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007da0:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8007da8:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8007dac:	e13b      	b.n	8008026 <VL53L0X_calc_sigma_estimate+0x442>
	} else {
		if (vcselTotalEventsRtn < 1)
 8007dae:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d102      	bne.n	8007dbc <VL53L0X_calc_sigma_estimate+0x1d8>
			vcselTotalEventsRtn = 1;
 8007db6:	2301      	movs	r3, #1
 8007db8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8007dbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007dc0:	64fb      	str	r3, [r7, #76]	; 0x4c

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8007dc2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007dc4:	041a      	lsls	r2, r3, #16
 8007dc6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dcc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8007dd0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007dd4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d903      	bls.n	8007de4 <VL53L0X_calc_sigma_estimate+0x200>
			/* Clip to prevent overflow. Will ensure safe
			 * max result.
			 */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 8007ddc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007de0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8007de4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007de8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007dec:	fb02 f303 	mul.w	r3, r2, r3
 8007df0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8007df4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8007df8:	4613      	mov	r3, r2
 8007dfa:	005b      	lsls	r3, r3, #1
 8007dfc:	4413      	add	r3, r2
 8007dfe:	009b      	lsls	r3, r3, #2
 8007e00:	4618      	mov	r0, r3
 8007e02:	f7fe f8c0 	bl	8005f86 <VL53L0X_isqrt>
 8007e06:	4603      	mov	r3, r0
 8007e08:	005b      	lsls	r3, r3, #1
 8007e0a:	64bb      	str	r3, [r7, #72]	; 0x48

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	891b      	ldrh	r3, [r3, #8]
 8007e10:	461a      	mov	r2, r3
 8007e12:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007e14:	fb02 f303 	mul.w	r3, r2, r3
 8007e18:	647b      	str	r3, [r7, #68]	; 0x44
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8007e1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e1c:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 8007e1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007e22:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8007e24:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 8007e26:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8007e2a:	4a14      	ldr	r2, [pc, #80]	; (8007e7c <VL53L0X_calc_sigma_estimate+0x298>)
 8007e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8007e30:	099b      	lsrs	r3, r3, #6
 8007e32:	643b      	str	r3, [r7, #64]	; 0x40

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 8007e34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e36:	041b      	lsls	r3, r3, #16
 8007e38:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007e3c:	4a0f      	ldr	r2, [pc, #60]	; (8007e7c <VL53L0X_calc_sigma_estimate+0x298>)
 8007e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8007e42:	099b      	lsrs	r3, r3, #6
 8007e44:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Shift by 8 bits to increase resolution prior to the
		 * division
		 */
		diff1_mcps <<= 8;
 8007e46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e48:	021b      	lsls	r3, r3, #8
 8007e4a:	643b      	str	r3, [r7, #64]	; 0x40

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 8007e4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007e4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	bfb8      	it	lt
 8007e58:	425b      	neglt	r3, r3
 8007e5a:	63bb      	str	r3, [r7, #56]	; 0x38

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 8007e5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e5e:	021b      	lsls	r3, r3, #8
 8007e60:	63bb      	str	r3, [r7, #56]	; 0x38

		if (pRangingMeasurementData->RangeStatus != 0) {
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	7e1b      	ldrb	r3, [r3, #24]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d00a      	beq.n	8007e80 <VL53L0X_calc_sigma_estimate+0x29c>
			pwMult = 1 << 16;
 8007e6a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007e6e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007e72:	e032      	b.n	8007eda <VL53L0X_calc_sigma_estimate+0x2f6>
 8007e74:	028f87ae 	.word	0x028f87ae
 8007e78:	0006999a 	.word	0x0006999a
 8007e7c:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			/* smaller than 1.0f */
			pwMult = deltaT_ps/cVcselPulseWidth_ps;
 8007e80:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007e82:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e8a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however
			 * both values are small enough such that32 bits will
			 * not be exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 8007e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e90:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 8007e94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007e98:	fb02 f303 	mul.w	r3, r2, r3
 8007e9c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8007ea0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007ea4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007ea6:	4413      	add	r3, r2
 8007ea8:	0c1b      	lsrs	r3, r3, #16
 8007eaa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 8007eae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007eb2:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8007eb6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			 * At this point the value will be 1.xx, therefore if we
			 * square the value this will exceed 32 bits. To address
			 * this perform a single shift to the right before the
			 * multiplication.
			 */
			pwMult >>= 1;
 8007eba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007ebe:	085b      	lsrs	r3, r3, #1
 8007ec0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 8007ec4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007ec8:	fb03 f303 	mul.w	r3, r3, r3
 8007ecc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 8007ed0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007ed4:	0b9b      	lsrs	r3, r3, #14
 8007ed6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 8007eda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007ede:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007ee0:	fb02 f303 	mul.w	r3, r2, r3
 8007ee4:	637b      	str	r3, [r7, #52]	; 0x34

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 8007ee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ee8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8007eec:	0c1b      	lsrs	r3, r3, #16
 8007eee:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 8007ef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ef2:	fb03 f303 	mul.w	r3, r3, r3
 8007ef6:	637b      	str	r3, [r7, #52]	; 0x34

		sqr2 = sigmaEstimateP2;
 8007ef8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8007efc:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8007efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f00:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8007f04:	0c1b      	lsrs	r3, r3, #16
 8007f06:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 8007f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f0a:	fb03 f303 	mul.w	r3, r3, r3
 8007f0e:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 8007f10:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f14:	4413      	add	r3, r2
 8007f16:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8007f18:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007f1a:	f7fe f834 	bl	8005f86 <VL53L0X_isqrt>
 8007f1e:	62b8      	str	r0, [r7, #40]	; 0x28

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8007f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f22:	041b      	lsls	r3, r3, #16
 8007f24:	62bb      	str	r3, [r7, #40]	; 0x28
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8007f26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f28:	3332      	adds	r3, #50	; 0x32
 8007f2a:	4a42      	ldr	r2, [pc, #264]	; (8008034 <VL53L0X_calc_sigma_estimate+0x450>)
 8007f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8007f30:	095a      	lsrs	r2, r3, #5
 8007f32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f34:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f38:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8007f3c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007f40:	f640 32b5 	movw	r2, #2997	; 0xbb5
 8007f44:	fb02 f303 	mul.w	r3, r2, r3
 8007f48:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 8007f4c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007f50:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8007f54:	3308      	adds	r3, #8
 8007f56:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 8007f5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007f5e:	4a36      	ldr	r2, [pc, #216]	; (8008038 <VL53L0X_calc_sigma_estimate+0x454>)
 8007f60:	fba2 2303 	umull	r2, r3, r2, r3
 8007f64:	0b5b      	lsrs	r3, r3, #13
 8007f66:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 8007f6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007f6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d903      	bls.n	8007f7e <VL53L0X_calc_sigma_estimate+0x39a>
			/* Clip to prevent overflow. Will ensure safe
			 * max result.
			 */
			sigmaEstRtn = cSigmaEstRtnMax;
 8007f76:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007f7a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
		    (finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs +
 8007f7e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007f82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8007f86:	4413      	add	r3, r2
 8007f88:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 8007f8c:	4a2b      	ldr	r2, [pc, #172]	; (800803c <VL53L0X_calc_sigma_estimate+0x458>)
 8007f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8007f92:	099b      	lsrs	r3, r3, #6
 8007f94:	627b      	str	r3, [r7, #36]	; 0x24
		 * (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 8007f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f98:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 8007f9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8007f9e:	441a      	add	r2, r3
 8007fa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	f7fd ffed 	bl	8005f86 <VL53L0X_isqrt>
 8007fac:	6238      	str	r0, [r7, #32]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 8007fae:	6a3b      	ldr	r3, [r7, #32]
 8007fb0:	021b      	lsls	r3, r3, #8
 8007fb2:	623b      	str	r3, [r7, #32]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 8007fb4:	6a3b      	ldr	r3, [r7, #32]
 8007fb6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8007fba:	4a20      	ldr	r2, [pc, #128]	; (800803c <VL53L0X_calc_sigma_estimate+0x458>)
 8007fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8007fc0:	099b      	lsrs	r3, r3, #6
 8007fc2:	623b      	str	r3, [r7, #32]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 8007fc4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007fc8:	fb03 f303 	mul.w	r3, r3, r3
 8007fcc:	637b      	str	r3, [r7, #52]	; 0x34
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 8007fce:	6a3b      	ldr	r3, [r7, #32]
 8007fd0:	fb03 f303 	mul.w	r3, r3, r3
 8007fd4:	633b      	str	r3, [r7, #48]	; 0x30

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8007fd6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007fd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fda:	4413      	add	r3, r2
 8007fdc:	4618      	mov	r0, r3
 8007fde:	f7fd ffd2 	bl	8005f86 <VL53L0X_isqrt>
 8007fe2:	61f8      	str	r0, [r7, #28]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 8007fe4:	69fb      	ldr	r3, [r7, #28]
 8007fe6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007fea:	fb02 f303 	mul.w	r3, r2, r3
 8007fee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8007ff2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d009      	beq.n	800800c <VL53L0X_calc_sigma_estimate+0x428>
 8007ff8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d005      	beq.n	800800c <VL53L0X_calc_sigma_estimate+0x428>
 8008000:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8008004:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008008:	429a      	cmp	r2, r3
 800800a:	d903      	bls.n	8008014 <VL53L0X_calc_sigma_estimate+0x430>
				(sigmaEstimate > cSigmaEstMax)) {
			sigmaEstimate = cSigmaEstMax;
 800800c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008010:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800801a:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681a      	ldr	r2, [r3, #0]
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008026:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 800802a:	4618      	mov	r0, r3
 800802c:	37c0      	adds	r7, #192	; 0xc0
 800802e:	46bd      	mov	sp, r7
 8008030:	bd80      	pop	{r7, pc}
 8008032:	bf00      	nop
 8008034:	51eb851f 	.word	0x51eb851f
 8008038:	d1b71759 	.word	0xd1b71759
 800803c:	10624dd3 	.word	0x10624dd3

08008040 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b090      	sub	sp, #64	; 0x40
 8008044:	af00      	add	r7, sp, #0
 8008046:	60f8      	str	r0, [r7, #12]
 8008048:	607a      	str	r2, [r7, #4]
 800804a:	461a      	mov	r2, r3
 800804c:	460b      	mov	r3, r1
 800804e:	72fb      	strb	r3, [r7, #11]
 8008050:	4613      	mov	r3, r2
 8008052:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008054:	2300      	movs	r3, #0
 8008056:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800805a:	2300      	movs	r3, #0
 800805c:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 8008060:	2300      	movs	r3, #0
 8008062:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 8008066:	2300      	movs	r3, #0
 8008068:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800806c:	2300      	movs	r3, #0
 800806e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8008072:	2300      	movs	r3, #0
 8008074:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 8008078:	2300      	movs	r3, #0
 800807a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800807e:	2300      	movs	r3, #0
 8008080:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 8008084:	2300      	movs	r3, #0
 8008086:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800808a:	2300      	movs	r3, #0
 800808c:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800808e:	2300      	movs	r3, #0
 8008090:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8008092:	7afb      	ldrb	r3, [r7, #11]
 8008094:	10db      	asrs	r3, r3, #3
 8008096:	b2db      	uxtb	r3, r3
 8008098:	f003 030f 	and.w	r3, r3, #15
 800809c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 80080a0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d017      	beq.n	80080d8 <VL53L0X_get_pal_range_status+0x98>
 80080a8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80080ac:	2b05      	cmp	r3, #5
 80080ae:	d013      	beq.n	80080d8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 80080b0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80080b4:	2b07      	cmp	r3, #7
 80080b6:	d00f      	beq.n	80080d8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 80080b8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80080bc:	2b0c      	cmp	r3, #12
 80080be:	d00b      	beq.n	80080d8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 80080c0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80080c4:	2b0d      	cmp	r3, #13
 80080c6:	d007      	beq.n	80080d8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 80080c8:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80080cc:	2b0e      	cmp	r3, #14
 80080ce:	d003      	beq.n	80080d8 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 80080d0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80080d4:	2b0f      	cmp	r3, #15
 80080d6:	d103      	bne.n	80080e0 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 80080d8:	2301      	movs	r3, #1
 80080da:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80080de:	e002      	b.n	80080e6 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 80080e0:	2300      	movs	r3, #0
 80080e2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 80080e6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d109      	bne.n	8008102 <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 80080ee:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 80080f2:	461a      	mov	r2, r3
 80080f4:	2100      	movs	r1, #0
 80080f6:	68f8      	ldr	r0, [r7, #12]
 80080f8:	f7fc f9c2 	bl	8004480 <VL53L0X_GetLimitCheckEnable>
 80080fc:	4603      	mov	r3, r0
 80080fe:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8008102:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8008106:	2b00      	cmp	r3, #0
 8008108:	d03c      	beq.n	8008184 <VL53L0X_get_pal_range_status+0x144>
 800810a:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800810e:	2b00      	cmp	r3, #0
 8008110:	d138      	bne.n	8008184 <VL53L0X_get_pal_range_status+0x144>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 8008112:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008116:	461a      	mov	r2, r3
 8008118:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800811a:	68f8      	ldr	r0, [r7, #12]
 800811c:	f7ff fd62 	bl	8007be4 <VL53L0X_calc_sigma_estimate>
 8008120:	4603      	mov	r3, r0
 8008122:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate);
		if (Status == VL53L0X_ERROR_NONE)
 8008126:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800812a:	2b00      	cmp	r3, #0
 800812c:	d10a      	bne.n	8008144 <VL53L0X_get_pal_range_status+0x104>
			Status = VL53L0X_calc_dmax(
 800812e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008130:	691b      	ldr	r3, [r3, #16]
 8008132:	f107 0210 	add.w	r2, r7, #16
 8008136:	4619      	mov	r1, r3
 8008138:	68f8      	ldr	r0, [r7, #12]
 800813a:	f7ff fcad 	bl	8007a98 <VL53L0X_calc_dmax>
 800813e:	4603      	mov	r3, r0
 8008140:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				Dev,
				pRangingMeasurementData->AmbientRateRtnMegaCps,
				&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 8008144:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008148:	2b00      	cmp	r3, #0
 800814a:	d103      	bne.n	8008154 <VL53L0X_get_pal_range_status+0x114>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	b29a      	uxth	r2, r3
 8008150:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008152:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 8008154:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008158:	2b00      	cmp	r3, #0
 800815a:	d113      	bne.n	8008184 <VL53L0X_get_pal_range_status+0x144>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 800815c:	f107 0320 	add.w	r3, r7, #32
 8008160:	461a      	mov	r2, r3
 8008162:	2100      	movs	r1, #0
 8008164:	68f8      	ldr	r0, [r7, #12]
 8008166:	f7fc fa0f 	bl	8004588 <VL53L0X_GetLimitCheckValue>
 800816a:	4603      	mov	r3, r0
 800816c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 8008170:	6a3b      	ldr	r3, [r7, #32]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d006      	beq.n	8008184 <VL53L0X_get_pal_range_status+0x144>
				(SigmaEstimate > SigmaLimitValue))
 8008176:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008178:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 800817a:	429a      	cmp	r2, r3
 800817c:	d902      	bls.n	8008184 <VL53L0X_get_pal_range_status+0x144>
					/* Limit Fail */
				SigmaLimitflag = 1;
 800817e:	2301      	movs	r3, #1
 8008180:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8008184:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008188:	2b00      	cmp	r3, #0
 800818a:	d109      	bne.n	80081a0 <VL53L0X_get_pal_range_status+0x160>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800818c:	f107 0329 	add.w	r3, r7, #41	; 0x29
 8008190:	461a      	mov	r2, r3
 8008192:	2102      	movs	r1, #2
 8008194:	68f8      	ldr	r0, [r7, #12]
 8008196:	f7fc f973 	bl	8004480 <VL53L0X_GetLimitCheckEnable>
 800819a:	4603      	mov	r3, r0
 800819c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 80081a0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d044      	beq.n	8008232 <VL53L0X_get_pal_range_status+0x1f2>
 80081a8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d140      	bne.n	8008232 <VL53L0X_get_pal_range_status+0x1f2>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 80081b0:	f107 031c 	add.w	r3, r7, #28
 80081b4:	461a      	mov	r2, r3
 80081b6:	2102      	movs	r1, #2
 80081b8:	68f8      	ldr	r0, [r7, #12]
 80081ba:	f7fc f9e5 	bl	8004588 <VL53L0X_GetLimitCheckValue>
 80081be:	4603      	mov	r3, r0
 80081c0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 80081c4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d107      	bne.n	80081dc <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80081cc:	2201      	movs	r2, #1
 80081ce:	21ff      	movs	r1, #255	; 0xff
 80081d0:	68f8      	ldr	r0, [r7, #12]
 80081d2:	f000 f9b5 	bl	8008540 <VL53L0X_WrByte>
 80081d6:	4603      	mov	r3, r0
 80081d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 80081dc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d109      	bne.n	80081f8 <VL53L0X_get_pal_range_status+0x1b8>
			Status = VL53L0X_RdWord(Dev,
 80081e4:	f107 0316 	add.w	r3, r7, #22
 80081e8:	461a      	mov	r2, r3
 80081ea:	21b6      	movs	r1, #182	; 0xb6
 80081ec:	68f8      	ldr	r0, [r7, #12]
 80081ee:	f000 fa53 	bl	8008698 <VL53L0X_RdWord>
 80081f2:	4603      	mov	r3, r0
 80081f4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 80081f8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d107      	bne.n	8008210 <VL53L0X_get_pal_range_status+0x1d0>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8008200:	2200      	movs	r2, #0
 8008202:	21ff      	movs	r1, #255	; 0xff
 8008204:	68f8      	ldr	r0, [r7, #12]
 8008206:	f000 f99b 	bl	8008540 <VL53L0X_WrByte>
 800820a:	4603      	mov	r3, r0
 800820c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 8008210:	8afb      	ldrh	r3, [r7, #22]
 8008212:	025b      	lsls	r3, r3, #9
 8008214:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800821a:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174

		if ((SignalRefClipValue > 0) &&
 800821e:	69fb      	ldr	r3, [r7, #28]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d006      	beq.n	8008232 <VL53L0X_get_pal_range_status+0x1f2>
				(LastSignalRefMcps > SignalRefClipValue)) {
 8008224:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 8008226:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008228:	429a      	cmp	r2, r3
 800822a:	d902      	bls.n	8008232 <VL53L0X_get_pal_range_status+0x1f2>
			/* Limit Fail */
			SignalRefClipflag = 1;
 800822c:	2301      	movs	r3, #1
 800822e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8008232:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008236:	2b00      	cmp	r3, #0
 8008238:	d109      	bne.n	800824e <VL53L0X_get_pal_range_status+0x20e>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800823a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800823e:	461a      	mov	r2, r3
 8008240:	2103      	movs	r1, #3
 8008242:	68f8      	ldr	r0, [r7, #12]
 8008244:	f7fc f91c 	bl	8004480 <VL53L0X_GetLimitCheckEnable>
 8008248:	4603      	mov	r3, r0
 800824a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 800824e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8008252:	2b00      	cmp	r3, #0
 8008254:	d023      	beq.n	800829e <VL53L0X_get_pal_range_status+0x25e>
 8008256:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800825a:	2b00      	cmp	r3, #0
 800825c:	d11f      	bne.n	800829e <VL53L0X_get_pal_range_status+0x25e>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 800825e:	893b      	ldrh	r3, [r7, #8]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d102      	bne.n	800826a <VL53L0X_get_pal_range_status+0x22a>
			SignalRatePerSpad = 0;
 8008264:	2300      	movs	r3, #0
 8008266:	637b      	str	r3, [r7, #52]	; 0x34
 8008268:	e005      	b.n	8008276 <VL53L0X_get_pal_range_status+0x236>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	021a      	lsls	r2, r3, #8
 800826e:	893b      	ldrh	r3, [r7, #8]
 8008270:	fbb2 f3f3 	udiv	r3, r2, r3
 8008274:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8008276:	f107 0318 	add.w	r3, r7, #24
 800827a:	461a      	mov	r2, r3
 800827c:	2103      	movs	r1, #3
 800827e:	68f8      	ldr	r0, [r7, #12]
 8008280:	f7fc f982 	bl	8004588 <VL53L0X_GetLimitCheckValue>
 8008284:	4603      	mov	r3, r0
 8008286:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 800828a:	69bb      	ldr	r3, [r7, #24]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d006      	beq.n	800829e <VL53L0X_get_pal_range_status+0x25e>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 8008290:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 8008292:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008294:	429a      	cmp	r2, r3
 8008296:	d202      	bcs.n	800829e <VL53L0X_get_pal_range_status+0x25e>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 8008298:	2301      	movs	r3, #1
 800829a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800829e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d14a      	bne.n	800833c <VL53L0X_get_pal_range_status+0x2fc>
		if (NoneFlag == 1) {
 80082a6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80082aa:	2b01      	cmp	r3, #1
 80082ac:	d103      	bne.n	80082b6 <VL53L0X_get_pal_range_status+0x276>
			*pPalRangeStatus = 255;	 /* NONE */
 80082ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082b0:	22ff      	movs	r2, #255	; 0xff
 80082b2:	701a      	strb	r2, [r3, #0]
 80082b4:	e042      	b.n	800833c <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 1 ||
 80082b6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80082ba:	2b01      	cmp	r3, #1
 80082bc:	d007      	beq.n	80082ce <VL53L0X_get_pal_range_status+0x28e>
 80082be:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80082c2:	2b02      	cmp	r3, #2
 80082c4:	d003      	beq.n	80082ce <VL53L0X_get_pal_range_status+0x28e>
					DeviceRangeStatusInternal == 2 ||
 80082c6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80082ca:	2b03      	cmp	r3, #3
 80082cc:	d103      	bne.n	80082d6 <VL53L0X_get_pal_range_status+0x296>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 80082ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082d0:	2205      	movs	r2, #5
 80082d2:	701a      	strb	r2, [r3, #0]
 80082d4:	e032      	b.n	800833c <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 6 ||
 80082d6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80082da:	2b06      	cmp	r3, #6
 80082dc:	d003      	beq.n	80082e6 <VL53L0X_get_pal_range_status+0x2a6>
 80082de:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80082e2:	2b09      	cmp	r3, #9
 80082e4:	d103      	bne.n	80082ee <VL53L0X_get_pal_range_status+0x2ae>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 80082e6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80082e8:	2204      	movs	r2, #4
 80082ea:	701a      	strb	r2, [r3, #0]
 80082ec:	e026      	b.n	800833c <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 8 ||
 80082ee:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80082f2:	2b08      	cmp	r3, #8
 80082f4:	d007      	beq.n	8008306 <VL53L0X_get_pal_range_status+0x2c6>
 80082f6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80082fa:	2b0a      	cmp	r3, #10
 80082fc:	d003      	beq.n	8008306 <VL53L0X_get_pal_range_status+0x2c6>
					DeviceRangeStatusInternal == 10 ||
 80082fe:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8008302:	2b01      	cmp	r3, #1
 8008304:	d103      	bne.n	800830e <VL53L0X_get_pal_range_status+0x2ce>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 8008306:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008308:	2203      	movs	r2, #3
 800830a:	701a      	strb	r2, [r3, #0]
 800830c:	e016      	b.n	800833c <VL53L0X_get_pal_range_status+0x2fc>
		} else if (DeviceRangeStatusInternal == 4 ||
 800830e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008312:	2b04      	cmp	r3, #4
 8008314:	d003      	beq.n	800831e <VL53L0X_get_pal_range_status+0x2de>
 8008316:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800831a:	2b01      	cmp	r3, #1
 800831c:	d103      	bne.n	8008326 <VL53L0X_get_pal_range_status+0x2e6>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 800831e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008320:	2202      	movs	r2, #2
 8008322:	701a      	strb	r2, [r3, #0]
 8008324:	e00a      	b.n	800833c <VL53L0X_get_pal_range_status+0x2fc>
		} else if (SigmaLimitflag == 1) {
 8008326:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800832a:	2b01      	cmp	r3, #1
 800832c:	d103      	bne.n	8008336 <VL53L0X_get_pal_range_status+0x2f6>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 800832e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008330:	2201      	movs	r2, #1
 8008332:	701a      	strb	r2, [r3, #0]
 8008334:	e002      	b.n	800833c <VL53L0X_get_pal_range_status+0x2fc>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 8008336:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008338:	2200      	movs	r2, #0
 800833a:	701a      	strb	r2, [r3, #0]
		}
	}

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 800833c:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 8008340:	461a      	mov	r2, r3
 8008342:	2101      	movs	r1, #1
 8008344:	68f8      	ldr	r0, [r7, #12]
 8008346:	f7fc f89b 	bl	8004480 <VL53L0X_GetLimitCheckEnable>
 800834a:	4603      	mov	r3, r0
 800834c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 8008350:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8008354:	2b00      	cmp	r3, #0
 8008356:	d14f      	bne.n	80083f8 <VL53L0X_get_pal_range_status+0x3b8>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 8008358:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800835c:	2b00      	cmp	r3, #0
 800835e:	d003      	beq.n	8008368 <VL53L0X_get_pal_range_status+0x328>
 8008360:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8008364:	2b01      	cmp	r3, #1
 8008366:	d103      	bne.n	8008370 <VL53L0X_get_pal_range_status+0x330>
			Temp8 = 1;
 8008368:	2301      	movs	r3, #1
 800836a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800836e:	e002      	b.n	8008376 <VL53L0X_get_pal_range_status+0x336>
		else
			Temp8 = 0;
 8008370:	2300      	movs	r3, #0
 8008372:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 800837c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 8008380:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8008384:	2b04      	cmp	r3, #4
 8008386:	d003      	beq.n	8008390 <VL53L0X_get_pal_range_status+0x350>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 8008388:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 800838c:	2b00      	cmp	r3, #0
 800838e:	d103      	bne.n	8008398 <VL53L0X_get_pal_range_status+0x358>
			Temp8 = 1;
 8008390:	2301      	movs	r3, #1
 8008392:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8008396:	e002      	b.n	800839e <VL53L0X_get_pal_range_status+0x35e>
		else
			Temp8 = 0;
 8008398:	2300      	movs	r3, #0
 800839a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80083a4:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 80083a8:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d003      	beq.n	80083b8 <VL53L0X_get_pal_range_status+0x378>
 80083b0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	d103      	bne.n	80083c0 <VL53L0X_get_pal_range_status+0x380>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 80083b8:	2301      	movs	r3, #1
 80083ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80083be:	e002      	b.n	80083c6 <VL53L0X_get_pal_range_status+0x386>
		else
			Temp8 = 0;
 80083c0:	2300      	movs	r3, #0
 80083c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80083cc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 80083d0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d003      	beq.n	80083e0 <VL53L0X_get_pal_range_status+0x3a0>
 80083d8:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d103      	bne.n	80083e8 <VL53L0X_get_pal_range_status+0x3a8>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 80083e0:	2301      	movs	r3, #1
 80083e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80083e6:	e002      	b.n	80083ee <VL53L0X_get_pal_range_status+0x3ae>
		else
			Temp8 = 0;
 80083e8:	2300      	movs	r3, #0
 80083ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80083f4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80083f8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 80083fc:	4618      	mov	r0, r3
 80083fe:	3740      	adds	r7, #64	; 0x40
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}

08008404 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8008404:	b580      	push	{r7, lr}
 8008406:	b088      	sub	sp, #32
 8008408:	af02      	add	r7, sp, #8
 800840a:	60f8      	str	r0, [r7, #12]
 800840c:	60b9      	str	r1, [r7, #8]
 800840e:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	330a      	adds	r3, #10
 8008414:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	f8d3 0180 	ldr.w	r0, [r3, #384]	; 0x180
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	f893 3184 	ldrb.w	r3, [r3, #388]	; 0x184
 8008422:	b299      	uxth	r1, r3
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	b29a      	uxth	r2, r3
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	9300      	str	r3, [sp, #0]
 800842c:	4613      	mov	r3, r2
 800842e:	68ba      	ldr	r2, [r7, #8]
 8008430:	f7f9 f894 	bl	800155c <HAL_I2C_Master_Transmit>
 8008434:	4603      	mov	r3, r0
 8008436:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8008438:	693b      	ldr	r3, [r7, #16]
}
 800843a:	4618      	mov	r0, r3
 800843c:	3718      	adds	r7, #24
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}

08008442 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8008442:	b580      	push	{r7, lr}
 8008444:	b088      	sub	sp, #32
 8008446:	af02      	add	r7, sp, #8
 8008448:	60f8      	str	r0, [r7, #12]
 800844a:	60b9      	str	r1, [r7, #8]
 800844c:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	330a      	adds	r3, #10
 8008452:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	f8d3 0180 	ldr.w	r0, [r3, #384]	; 0x180
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	f893 3184 	ldrb.w	r3, [r3, #388]	; 0x184
 8008460:	f043 0301 	orr.w	r3, r3, #1
 8008464:	b2db      	uxtb	r3, r3
 8008466:	b299      	uxth	r1, r3
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	b29a      	uxth	r2, r3
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	9300      	str	r3, [sp, #0]
 8008470:	4613      	mov	r3, r2
 8008472:	68ba      	ldr	r2, [r7, #8]
 8008474:	f7f9 f970 	bl	8001758 <HAL_I2C_Master_Receive>
 8008478:	4603      	mov	r3, r0
 800847a:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 800847c:	693b      	ldr	r3, [r7, #16]
}
 800847e:	4618      	mov	r0, r3
 8008480:	3718      	adds	r7, #24
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}
	...

08008488 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8008488:	b580      	push	{r7, lr}
 800848a:	b086      	sub	sp, #24
 800848c:	af00      	add	r7, sp, #0
 800848e:	60f8      	str	r0, [r7, #12]
 8008490:	607a      	str	r2, [r7, #4]
 8008492:	603b      	str	r3, [r7, #0]
 8008494:	460b      	mov	r3, r1
 8008496:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008498:	2300      	movs	r3, #0
 800849a:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	2b3f      	cmp	r3, #63	; 0x3f
 80084a0:	d902      	bls.n	80084a8 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 80084a2:	f06f 0303 	mvn.w	r3, #3
 80084a6:	e016      	b.n	80084d6 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 80084a8:	4a0d      	ldr	r2, [pc, #52]	; (80084e0 <VL53L0X_WriteMulti+0x58>)
 80084aa:	7afb      	ldrb	r3, [r7, #11]
 80084ac:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 80084ae:	683a      	ldr	r2, [r7, #0]
 80084b0:	6879      	ldr	r1, [r7, #4]
 80084b2:	480c      	ldr	r0, [pc, #48]	; (80084e4 <VL53L0X_WriteMulti+0x5c>)
 80084b4:	f000 f998 	bl	80087e8 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	3301      	adds	r3, #1
 80084bc:	461a      	mov	r2, r3
 80084be:	4908      	ldr	r1, [pc, #32]	; (80084e0 <VL53L0X_WriteMulti+0x58>)
 80084c0:	68f8      	ldr	r0, [r7, #12]
 80084c2:	f7ff ff9f 	bl	8008404 <_I2CWrite>
 80084c6:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d001      	beq.n	80084d2 <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80084ce:	23ec      	movs	r3, #236	; 0xec
 80084d0:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 80084d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80084d6:	4618      	mov	r0, r3
 80084d8:	3718      	adds	r7, #24
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}
 80084de:	bf00      	nop
 80084e0:	2000053c 	.word	0x2000053c
 80084e4:	2000053d 	.word	0x2000053d

080084e8 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 80084e8:	b580      	push	{r7, lr}
 80084ea:	b086      	sub	sp, #24
 80084ec:	af00      	add	r7, sp, #0
 80084ee:	60f8      	str	r0, [r7, #12]
 80084f0:	607a      	str	r2, [r7, #4]
 80084f2:	603b      	str	r3, [r7, #0]
 80084f4:	460b      	mov	r3, r1
 80084f6:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80084f8:	2300      	movs	r3, #0
 80084fa:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 80084fc:	f107 030b 	add.w	r3, r7, #11
 8008500:	2201      	movs	r2, #1
 8008502:	4619      	mov	r1, r3
 8008504:	68f8      	ldr	r0, [r7, #12]
 8008506:	f7ff ff7d 	bl	8008404 <_I2CWrite>
 800850a:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800850c:	693b      	ldr	r3, [r7, #16]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d002      	beq.n	8008518 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008512:	23ec      	movs	r3, #236	; 0xec
 8008514:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008516:	e00c      	b.n	8008532 <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 8008518:	683a      	ldr	r2, [r7, #0]
 800851a:	6879      	ldr	r1, [r7, #4]
 800851c:	68f8      	ldr	r0, [r7, #12]
 800851e:	f7ff ff90 	bl	8008442 <_I2CRead>
 8008522:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d002      	beq.n	8008530 <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800852a:	23ec      	movs	r3, #236	; 0xec
 800852c:	75fb      	strb	r3, [r7, #23]
 800852e:	e000      	b.n	8008532 <VL53L0X_ReadMulti+0x4a>
    }
done:
 8008530:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 8008532:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008536:	4618      	mov	r0, r3
 8008538:	3718      	adds	r7, #24
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}
	...

08008540 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8008540:	b580      	push	{r7, lr}
 8008542:	b084      	sub	sp, #16
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
 8008548:	460b      	mov	r3, r1
 800854a:	70fb      	strb	r3, [r7, #3]
 800854c:	4613      	mov	r3, r2
 800854e:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008550:	2300      	movs	r3, #0
 8008552:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 8008554:	4a0b      	ldr	r2, [pc, #44]	; (8008584 <VL53L0X_WrByte+0x44>)
 8008556:	78fb      	ldrb	r3, [r7, #3]
 8008558:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 800855a:	4a0a      	ldr	r2, [pc, #40]	; (8008584 <VL53L0X_WrByte+0x44>)
 800855c:	78bb      	ldrb	r3, [r7, #2]
 800855e:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8008560:	2202      	movs	r2, #2
 8008562:	4908      	ldr	r1, [pc, #32]	; (8008584 <VL53L0X_WrByte+0x44>)
 8008564:	6878      	ldr	r0, [r7, #4]
 8008566:	f7ff ff4d 	bl	8008404 <_I2CWrite>
 800856a:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d001      	beq.n	8008576 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008572:	23ec      	movs	r3, #236	; 0xec
 8008574:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 8008576:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800857a:	4618      	mov	r0, r3
 800857c:	3710      	adds	r7, #16
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}
 8008582:	bf00      	nop
 8008584:	2000053c 	.word	0x2000053c

08008588 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 8008588:	b580      	push	{r7, lr}
 800858a:	b084      	sub	sp, #16
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	460b      	mov	r3, r1
 8008592:	70fb      	strb	r3, [r7, #3]
 8008594:	4613      	mov	r3, r2
 8008596:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008598:	2300      	movs	r3, #0
 800859a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800859c:	4a0e      	ldr	r2, [pc, #56]	; (80085d8 <VL53L0X_WrWord+0x50>)
 800859e:	78fb      	ldrb	r3, [r7, #3]
 80085a0:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 80085a2:	883b      	ldrh	r3, [r7, #0]
 80085a4:	0a1b      	lsrs	r3, r3, #8
 80085a6:	b29b      	uxth	r3, r3
 80085a8:	b2da      	uxtb	r2, r3
 80085aa:	4b0b      	ldr	r3, [pc, #44]	; (80085d8 <VL53L0X_WrWord+0x50>)
 80085ac:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 80085ae:	883b      	ldrh	r3, [r7, #0]
 80085b0:	b2da      	uxtb	r2, r3
 80085b2:	4b09      	ldr	r3, [pc, #36]	; (80085d8 <VL53L0X_WrWord+0x50>)
 80085b4:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 80085b6:	2203      	movs	r2, #3
 80085b8:	4907      	ldr	r1, [pc, #28]	; (80085d8 <VL53L0X_WrWord+0x50>)
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f7ff ff22 	bl	8008404 <_I2CWrite>
 80085c0:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d001      	beq.n	80085cc <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80085c8:	23ec      	movs	r3, #236	; 0xec
 80085ca:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 80085cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3710      	adds	r7, #16
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}
 80085d8:	2000053c 	.word	0x2000053c

080085dc <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 80085dc:	b580      	push	{r7, lr}
 80085de:	b084      	sub	sp, #16
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
 80085e4:	4608      	mov	r0, r1
 80085e6:	4611      	mov	r1, r2
 80085e8:	461a      	mov	r2, r3
 80085ea:	4603      	mov	r3, r0
 80085ec:	70fb      	strb	r3, [r7, #3]
 80085ee:	460b      	mov	r3, r1
 80085f0:	70bb      	strb	r3, [r7, #2]
 80085f2:	4613      	mov	r3, r2
 80085f4:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80085f6:	2300      	movs	r3, #0
 80085f8:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 80085fa:	f107 020e 	add.w	r2, r7, #14
 80085fe:	78fb      	ldrb	r3, [r7, #3]
 8008600:	4619      	mov	r1, r3
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f000 f81e 	bl	8008644 <VL53L0X_RdByte>
 8008608:	4603      	mov	r3, r0
 800860a:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 800860c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d110      	bne.n	8008636 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 8008614:	7bba      	ldrb	r2, [r7, #14]
 8008616:	78bb      	ldrb	r3, [r7, #2]
 8008618:	4013      	ands	r3, r2
 800861a:	b2da      	uxtb	r2, r3
 800861c:	787b      	ldrb	r3, [r7, #1]
 800861e:	4313      	orrs	r3, r2
 8008620:	b2db      	uxtb	r3, r3
 8008622:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 8008624:	7bba      	ldrb	r2, [r7, #14]
 8008626:	78fb      	ldrb	r3, [r7, #3]
 8008628:	4619      	mov	r1, r3
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f7ff ff88 	bl	8008540 <VL53L0X_WrByte>
 8008630:	4603      	mov	r3, r0
 8008632:	73fb      	strb	r3, [r7, #15]
 8008634:	e000      	b.n	8008638 <VL53L0X_UpdateByte+0x5c>
        goto done;
 8008636:	bf00      	nop
done:
    return Status;
 8008638:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800863c:	4618      	mov	r0, r3
 800863e:	3710      	adds	r7, #16
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}

08008644 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8008644:	b580      	push	{r7, lr}
 8008646:	b086      	sub	sp, #24
 8008648:	af00      	add	r7, sp, #0
 800864a:	60f8      	str	r0, [r7, #12]
 800864c:	460b      	mov	r3, r1
 800864e:	607a      	str	r2, [r7, #4]
 8008650:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008652:	2300      	movs	r3, #0
 8008654:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8008656:	f107 030b 	add.w	r3, r7, #11
 800865a:	2201      	movs	r2, #1
 800865c:	4619      	mov	r1, r3
 800865e:	68f8      	ldr	r0, [r7, #12]
 8008660:	f7ff fed0 	bl	8008404 <_I2CWrite>
 8008664:	6138      	str	r0, [r7, #16]
    if( status_int ){
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d002      	beq.n	8008672 <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800866c:	23ec      	movs	r3, #236	; 0xec
 800866e:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008670:	e00c      	b.n	800868c <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 8008672:	2201      	movs	r2, #1
 8008674:	6879      	ldr	r1, [r7, #4]
 8008676:	68f8      	ldr	r0, [r7, #12]
 8008678:	f7ff fee3 	bl	8008442 <_I2CRead>
 800867c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d002      	beq.n	800868a <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008684:	23ec      	movs	r3, #236	; 0xec
 8008686:	75fb      	strb	r3, [r7, #23]
 8008688:	e000      	b.n	800868c <VL53L0X_RdByte+0x48>
    }
done:
 800868a:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 800868c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008690:	4618      	mov	r0, r3
 8008692:	3718      	adds	r7, #24
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 8008698:	b580      	push	{r7, lr}
 800869a:	b086      	sub	sp, #24
 800869c:	af00      	add	r7, sp, #0
 800869e:	60f8      	str	r0, [r7, #12]
 80086a0:	460b      	mov	r3, r1
 80086a2:	607a      	str	r2, [r7, #4]
 80086a4:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80086a6:	2300      	movs	r3, #0
 80086a8:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 80086aa:	f107 030b 	add.w	r3, r7, #11
 80086ae:	2201      	movs	r2, #1
 80086b0:	4619      	mov	r1, r3
 80086b2:	68f8      	ldr	r0, [r7, #12]
 80086b4:	f7ff fea6 	bl	8008404 <_I2CWrite>
 80086b8:	6138      	str	r0, [r7, #16]

    if( status_int ){
 80086ba:	693b      	ldr	r3, [r7, #16]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d002      	beq.n	80086c6 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80086c0:	23ec      	movs	r3, #236	; 0xec
 80086c2:	75fb      	strb	r3, [r7, #23]
        goto done;
 80086c4:	e017      	b.n	80086f6 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 80086c6:	2202      	movs	r2, #2
 80086c8:	490e      	ldr	r1, [pc, #56]	; (8008704 <VL53L0X_RdWord+0x6c>)
 80086ca:	68f8      	ldr	r0, [r7, #12]
 80086cc:	f7ff feb9 	bl	8008442 <_I2CRead>
 80086d0:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d002      	beq.n	80086de <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80086d8:	23ec      	movs	r3, #236	; 0xec
 80086da:	75fb      	strb	r3, [r7, #23]
        goto done;
 80086dc:	e00b      	b.n	80086f6 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 80086de:	4b09      	ldr	r3, [pc, #36]	; (8008704 <VL53L0X_RdWord+0x6c>)
 80086e0:	781b      	ldrb	r3, [r3, #0]
 80086e2:	b29b      	uxth	r3, r3
 80086e4:	021b      	lsls	r3, r3, #8
 80086e6:	b29a      	uxth	r2, r3
 80086e8:	4b06      	ldr	r3, [pc, #24]	; (8008704 <VL53L0X_RdWord+0x6c>)
 80086ea:	785b      	ldrb	r3, [r3, #1]
 80086ec:	b29b      	uxth	r3, r3
 80086ee:	4413      	add	r3, r2
 80086f0:	b29a      	uxth	r2, r3
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 80086f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3718      	adds	r7, #24
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}
 8008702:	bf00      	nop
 8008704:	2000053c 	.word	0x2000053c

08008708 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8008708:	b580      	push	{r7, lr}
 800870a:	b086      	sub	sp, #24
 800870c:	af00      	add	r7, sp, #0
 800870e:	60f8      	str	r0, [r7, #12]
 8008710:	460b      	mov	r3, r1
 8008712:	607a      	str	r2, [r7, #4]
 8008714:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008716:	2300      	movs	r3, #0
 8008718:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 800871a:	f107 030b 	add.w	r3, r7, #11
 800871e:	2201      	movs	r2, #1
 8008720:	4619      	mov	r1, r3
 8008722:	68f8      	ldr	r0, [r7, #12]
 8008724:	f7ff fe6e 	bl	8008404 <_I2CWrite>
 8008728:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d002      	beq.n	8008736 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008730:	23ec      	movs	r3, #236	; 0xec
 8008732:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008734:	e01b      	b.n	800876e <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 8008736:	2204      	movs	r2, #4
 8008738:	4910      	ldr	r1, [pc, #64]	; (800877c <VL53L0X_RdDWord+0x74>)
 800873a:	68f8      	ldr	r0, [r7, #12]
 800873c:	f7ff fe81 	bl	8008442 <_I2CRead>
 8008740:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	2b00      	cmp	r3, #0
 8008746:	d002      	beq.n	800874e <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008748:	23ec      	movs	r3, #236	; 0xec
 800874a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800874c:	e00f      	b.n	800876e <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800874e:	4b0b      	ldr	r3, [pc, #44]	; (800877c <VL53L0X_RdDWord+0x74>)
 8008750:	781b      	ldrb	r3, [r3, #0]
 8008752:	061a      	lsls	r2, r3, #24
 8008754:	4b09      	ldr	r3, [pc, #36]	; (800877c <VL53L0X_RdDWord+0x74>)
 8008756:	785b      	ldrb	r3, [r3, #1]
 8008758:	041b      	lsls	r3, r3, #16
 800875a:	441a      	add	r2, r3
 800875c:	4b07      	ldr	r3, [pc, #28]	; (800877c <VL53L0X_RdDWord+0x74>)
 800875e:	789b      	ldrb	r3, [r3, #2]
 8008760:	021b      	lsls	r3, r3, #8
 8008762:	4413      	add	r3, r2
 8008764:	4a05      	ldr	r2, [pc, #20]	; (800877c <VL53L0X_RdDWord+0x74>)
 8008766:	78d2      	ldrb	r2, [r2, #3]
 8008768:	441a      	add	r2, r3
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 800876e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008772:	4618      	mov	r0, r3
 8008774:	3718      	adds	r7, #24
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}
 800877a:	bf00      	nop
 800877c:	2000053c 	.word	0x2000053c

08008780 <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 8008780:	b580      	push	{r7, lr}
 8008782:	b084      	sub	sp, #16
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8008788:	2300      	movs	r3, #0
 800878a:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 800878c:	2002      	movs	r0, #2
 800878e:	f7f8 fafd 	bl	8000d8c <HAL_Delay>
    return status;
 8008792:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008796:	4618      	mov	r0, r3
 8008798:	3710      	adds	r7, #16
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}
	...

080087a0 <__libc_init_array>:
 80087a0:	b570      	push	{r4, r5, r6, lr}
 80087a2:	2600      	movs	r6, #0
 80087a4:	4d0c      	ldr	r5, [pc, #48]	; (80087d8 <__libc_init_array+0x38>)
 80087a6:	4c0d      	ldr	r4, [pc, #52]	; (80087dc <__libc_init_array+0x3c>)
 80087a8:	1b64      	subs	r4, r4, r5
 80087aa:	10a4      	asrs	r4, r4, #2
 80087ac:	42a6      	cmp	r6, r4
 80087ae:	d109      	bne.n	80087c4 <__libc_init_array+0x24>
 80087b0:	f000 f838 	bl	8008824 <_init>
 80087b4:	2600      	movs	r6, #0
 80087b6:	4d0a      	ldr	r5, [pc, #40]	; (80087e0 <__libc_init_array+0x40>)
 80087b8:	4c0a      	ldr	r4, [pc, #40]	; (80087e4 <__libc_init_array+0x44>)
 80087ba:	1b64      	subs	r4, r4, r5
 80087bc:	10a4      	asrs	r4, r4, #2
 80087be:	42a6      	cmp	r6, r4
 80087c0:	d105      	bne.n	80087ce <__libc_init_array+0x2e>
 80087c2:	bd70      	pop	{r4, r5, r6, pc}
 80087c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80087c8:	4798      	blx	r3
 80087ca:	3601      	adds	r6, #1
 80087cc:	e7ee      	b.n	80087ac <__libc_init_array+0xc>
 80087ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80087d2:	4798      	blx	r3
 80087d4:	3601      	adds	r6, #1
 80087d6:	e7f2      	b.n	80087be <__libc_init_array+0x1e>
 80087d8:	08008864 	.word	0x08008864
 80087dc:	08008864 	.word	0x08008864
 80087e0:	08008864 	.word	0x08008864
 80087e4:	08008868 	.word	0x08008868

080087e8 <memcpy>:
 80087e8:	440a      	add	r2, r1
 80087ea:	4291      	cmp	r1, r2
 80087ec:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80087f0:	d100      	bne.n	80087f4 <memcpy+0xc>
 80087f2:	4770      	bx	lr
 80087f4:	b510      	push	{r4, lr}
 80087f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80087fa:	4291      	cmp	r1, r2
 80087fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008800:	d1f9      	bne.n	80087f6 <memcpy+0xe>
 8008802:	bd10      	pop	{r4, pc}

08008804 <memset>:
 8008804:	4603      	mov	r3, r0
 8008806:	4402      	add	r2, r0
 8008808:	4293      	cmp	r3, r2
 800880a:	d100      	bne.n	800880e <memset+0xa>
 800880c:	4770      	bx	lr
 800880e:	f803 1b01 	strb.w	r1, [r3], #1
 8008812:	e7f9      	b.n	8008808 <memset+0x4>

08008814 <strcpy>:
 8008814:	4603      	mov	r3, r0
 8008816:	f811 2b01 	ldrb.w	r2, [r1], #1
 800881a:	f803 2b01 	strb.w	r2, [r3], #1
 800881e:	2a00      	cmp	r2, #0
 8008820:	d1f9      	bne.n	8008816 <strcpy+0x2>
 8008822:	4770      	bx	lr

08008824 <_init>:
 8008824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008826:	bf00      	nop
 8008828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800882a:	bc08      	pop	{r3}
 800882c:	469e      	mov	lr, r3
 800882e:	4770      	bx	lr

08008830 <_fini>:
 8008830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008832:	bf00      	nop
 8008834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008836:	bc08      	pop	{r3}
 8008838:	469e      	mov	lr, r3
 800883a:	4770      	bx	lr
