#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 27 00:26:23 2024
# Process ID: 8128
# Current directory: D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.runs/synth_1/top.vds
# Journal file: D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 813.062 ; gain = 180.578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/top.vhd:44]
INFO: [Synth 8-3491] module 'Edge_Detector' declared at 'D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/edge_detector.vhd:27' bound to instance 'uut' of component 'Edge_Detector' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/top.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Edge_Detector' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/edge_detector.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/edge_detector.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Edge_Detector' (1#1) [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/edge_detector.vhd:35]
INFO: [Synth 8-3491] module 'Edge_Detector' declared at 'D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/edge_detector.vhd:27' bound to instance 'uut2' of component 'Edge_Detector' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/top.vhd:172]
INFO: [Synth 8-3491] module 'Control' declared at 'D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/Control.vhd:35' bound to instance 'uut3' of component 'Control' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/top.vhd:179]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/Control.vhd:51]
WARNING: [Synth 8-614] signal 'Reset' is read in the process but is not in the sensitivity list [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/Control.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'Control' (2#1) [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/Control.vhd:51]
	Parameter FPGA_CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter REQUIRED_FREQUENCY bound to: 50000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/clock_divider.vhd:33' bound to instance 'uut4' of component 'clock_divider' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/top.vhd:195]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/clock_divider.vhd:44]
	Parameter FPGA_CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter REQUIRED_FREQUENCY bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (3#1) [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/clock_divider.vhd:44]
INFO: [Synth 8-3491] module 'onetosix_counter' declared at 'D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/onetosix_counter.vhd:30' bound to instance 'uut5' of component 'onetosix_counter' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/top.vhd:205]
INFO: [Synth 8-638] synthesizing module 'onetosix_counter' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/onetosix_counter.vhd:39]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/onetosix_counter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'onetosix_counter' (4#1) [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/onetosix_counter.vhd:39]
	Parameter FPGA_CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter REQUIRED_FREQUENCY bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider2' declared at 'D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/clock_divider2.vhd:33' bound to instance 'uut6' of component 'clock_divider2' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/top.vhd:213]
INFO: [Synth 8-638] synthesizing module 'clock_divider2' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/clock_divider2.vhd:44]
	Parameter FPGA_CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter REQUIRED_FREQUENCY bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider2' (5#1) [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/clock_divider2.vhd:44]
INFO: [Synth 8-3491] module 'onetosix_counter' declared at 'D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/onetosix_counter.vhd:30' bound to instance 'uut7' of component 'onetosix_counter' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/top.vhd:223]
INFO: [Synth 8-3491] module 'Adder' declared at 'D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/Adder.vhd:27' bound to instance 'uut8' of component 'Adder' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/top.vhd:231]
INFO: [Synth 8-638] synthesizing module 'Adder' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/Adder.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Adder' (6#1) [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/Adder.vhd:35]
INFO: [Synth 8-3491] module 'point_register' declared at 'D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/point_register.vhd:34' bound to instance 'uut9' of component 'point_register' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/top.vhd:238]
INFO: [Synth 8-638] synthesizing module 'point_register' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/point_register.vhd:43]
INFO: [Synth 8-4471] merging register 'point_register_reg[3:0]' into 'point_register_value_reg[3:0]' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/point_register.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element point_register_reg was removed.  [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/point_register.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'point_register' (7#1) [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/point_register.vhd:43]
INFO: [Synth 8-3491] module 'comparator' declared at 'D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/comparator.vhd:32' bound to instance 'uut10' of component 'comparator' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/top.vhd:246]
INFO: [Synth 8-638] synthesizing module 'comparator' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/comparator.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'comparator' (8#1) [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/comparator.vhd:41]
INFO: [Synth 8-3491] module 'Test_Logic' declared at 'D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/Test_Logic.vhd:32' bound to instance 'uut11' of component 'Test_Logic' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/top.vhd:254]
INFO: [Synth 8-638] synthesizing module 'Test_Logic' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/Test_Logic.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Test_Logic' (9#1) [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/Test_Logic.vhd:42]
INFO: [Synth 8-3491] module 'bcdto7seg' declared at 'D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/bcdto7seg.vhd:23' bound to instance 'uut12' of component 'bcdto7seg' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/top.vhd:263]
INFO: [Synth 8-638] synthesizing module 'bcdto7seg' [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/bcdto7seg.vhd:33]
INFO: [Synth 8-226] default block is never used [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/bcdto7seg.vhd:40]
INFO: [Synth 8-226] default block is never used [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/bcdto7seg.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'bcdto7seg' (10#1) [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/bcdto7seg.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.srcs/sources_1/new/top.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 876.992 ; gain = 244.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 876.992 ; gain = 244.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 876.992 ; gain = 244.508
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/files/Nexys-4-Master.xdc]
Finished Parsing XDC File [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/files/Nexys-4-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/files/Nexys-4-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 993.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 993.359 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.359 ; gain = 360.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.359 ; gain = 360.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.359 ; gain = 360.875
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s4 |                              010 |                              100
                      s5 |                              011 |                              101
                      s2 |                              100 |                              010
                      s3 |                              101 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 993.359 ; gain = 360.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Edge_Detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 9     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module onetosix_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module clock_divider2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module point_register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module comparator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Test_Logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bcdto7seg 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port anodes_out[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port anodes_out[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port anodes_out[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port anodes_out[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port anodes_out[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port anodes_out[2] driven by constant 1
INFO: [Synth 8-3886] merging instance 'uut12/cathodes_reg[0]' (FD) to 'uut12/cathodes_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 993.359 ; gain = 360.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 993.359 ; gain = 360.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 993.359 ; gain = 360.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 993.359 ; gain = 360.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.305 ; gain = 367.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.305 ; gain = 367.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.305 ; gain = 367.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.305 ; gain = 367.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.305 ; gain = 367.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.305 ; gain = 367.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     5|
|4     |LUT2   |    10|
|5     |LUT3   |    22|
|6     |LUT4   |     6|
|7     |LUT5   |    14|
|8     |LUT6   |    18|
|9     |FDCE   |    12|
|10    |FDRE   |    62|
|11    |IBUF   |     3|
|12    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |   175|
|2     |  uut    |Edge_Detector      |     4|
|3     |  uut10  |comparator         |     1|
|4     |  uut11  |Test_Logic         |     6|
|5     |  uut12  |bcdto7seg          |    38|
|6     |  uut2   |Edge_Detector_0    |     4|
|7     |  uut3   |Control            |    25|
|8     |  uut4   |clock_divider      |     6|
|9     |  uut5   |onetosix_counter   |    28|
|10    |  uut6   |clock_divider2     |     8|
|11    |  uut7   |onetosix_counter_1 |    28|
|12    |  uut9   |point_register     |     6|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.305 ; gain = 367.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.305 ; gain = 251.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1000.305 ; gain = 367.820
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1015.000 ; gain = 659.469
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.000 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Extra_Projects/Dice_Game_Vivado/Dice_Game/Dice_Game.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 00:26:55 2024...
