

================================================================
== Vivado HLS Report for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s'
================================================================
* Date:           Thu Apr  4 20:09:36 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28| 0.140 us | 0.140 us |   28|   28|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                                  |                                                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_296  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s  |       28|       28| 0.140 us | 0.140 us |   10|   10| function |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|       6|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        2|      1|    1211|    2207|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     506|    -|
|Register         |        -|      -|      30|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      1|    1241|    2719|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       2|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_296  |softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s  |        2|      1|  1211|  2207|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                             |                                                                       |        2|      1|  1211|  2207|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_ignore_call20  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state29               |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|   6|           3|           3|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  137|         30|    1|         30|
    |ap_done                |    9|          2|    1|          2|
    |data_V_data_0_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_0_V_read   |    9|          2|    1|          2|
    |data_V_data_1_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_1_V_read   |    9|          2|    1|          2|
    |data_V_data_2_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_2_V_read   |    9|          2|    1|          2|
    |data_V_data_3_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_3_V_read   |    9|          2|    1|          2|
    |data_V_data_4_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_4_V_read   |    9|          2|    1|          2|
    |data_V_data_5_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_5_V_read   |    9|          2|    1|          2|
    |data_V_data_6_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_6_V_read   |    9|          2|    1|          2|
    |data_V_data_7_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_7_V_read   |    9|          2|    1|          2|
    |data_V_data_8_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_8_V_read   |    9|          2|    1|          2|
    |data_V_data_9_V_blk_n  |    9|          2|    1|          2|
    |data_V_data_9_V_read   |    9|          2|    1|          2|
    |res_V_data_0_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_0_V_write   |    9|          2|    1|          2|
    |res_V_data_1_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_1_V_write   |    9|          2|    1|          2|
    |res_V_data_2_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_2_V_write   |    9|          2|    1|          2|
    |res_V_data_3_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_3_V_write   |    9|          2|    1|          2|
    |res_V_data_4_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_4_V_write   |    9|          2|    1|          2|
    |res_V_data_5_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_5_V_write   |    9|          2|    1|          2|
    |res_V_data_6_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_6_V_write   |    9|          2|    1|          2|
    |res_V_data_7_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_7_V_write   |    9|          2|    1|          2|
    |res_V_data_8_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_8_V_write   |    9|          2|    1|          2|
    |res_V_data_9_V_blk_n   |    9|          2|    1|          2|
    |res_V_data_9_V_write   |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  506|        112|   42|        112|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |  29|   0|   29|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  30|   0|   30|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config25> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_0_V                         |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_0_V                         |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                         data_V_data_0_V                         |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_1_V                         |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_1_V                         |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                         data_V_data_1_V                         |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_2_V                         |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_2_V                         |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                         data_V_data_2_V                         |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_3_V                         |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_3_V                         |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                         data_V_data_3_V                         |    pointer   |
|data_V_data_4_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_4_V                         |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_4_V                         |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                         data_V_data_4_V                         |    pointer   |
|data_V_data_5_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_5_V                         |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_5_V                         |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                         data_V_data_5_V                         |    pointer   |
|data_V_data_6_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_6_V                         |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_6_V                         |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                         data_V_data_6_V                         |    pointer   |
|data_V_data_7_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_7_V                         |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_7_V                         |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                         data_V_data_7_V                         |    pointer   |
|data_V_data_8_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_8_V                         |    pointer   |
|data_V_data_8_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_8_V                         |    pointer   |
|data_V_data_8_V_read     | out |    1|   ap_fifo  |                         data_V_data_8_V                         |    pointer   |
|data_V_data_9_V_dout     |  in |   16|   ap_fifo  |                         data_V_data_9_V                         |    pointer   |
|data_V_data_9_V_empty_n  |  in |    1|   ap_fifo  |                         data_V_data_9_V                         |    pointer   |
|data_V_data_9_V_read     | out |    1|   ap_fifo  |                         data_V_data_9_V                         |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                          res_V_data_0_V                         |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_0_V                         |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                          res_V_data_0_V                         |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                          res_V_data_1_V                         |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_1_V                         |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                          res_V_data_1_V                         |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                          res_V_data_2_V                         |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_2_V                         |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                          res_V_data_2_V                         |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                          res_V_data_3_V                         |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_3_V                         |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                          res_V_data_3_V                         |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                          res_V_data_4_V                         |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_4_V                         |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                          res_V_data_4_V                         |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                          res_V_data_5_V                         |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_5_V                         |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                          res_V_data_5_V                         |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                          res_V_data_6_V                         |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_6_V                         |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                          res_V_data_6_V                         |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                          res_V_data_7_V                         |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_7_V                         |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                          res_V_data_7_V                         |    pointer   |
|res_V_data_8_V_din       | out |   16|   ap_fifo  |                          res_V_data_8_V                         |    pointer   |
|res_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_8_V                         |    pointer   |
|res_V_data_8_V_write     | out |    1|   ap_fifo  |                          res_V_data_8_V                         |    pointer   |
|res_V_data_9_V_din       | out |   16|   ap_fifo  |                          res_V_data_9_V                         |    pointer   |
|res_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                          res_V_data_9_V                         |    pointer   |
|res_V_data_9_V_write     | out |    1|   ap_fifo  |                          res_V_data_9_V                         |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

