@W: CD277 :"C:\Users\elite\OneDrive\Escritorio\Dynamic\Stack\ramVF\02\00\packageram00.vhd":54:2:54:9|Port direction mismatch between component and entity
@W: CD638 :"C:\Users\elite\OneDrive\Escritorio\Dynamic\Stack\ramVF\02\00\topram00.vhd":27:7:27:16|Signal soutcontw0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL279 :"C:\Users\elite\OneDrive\Escritorio\Dynamic\Stack\ramVF\02\00\contring00.vhd":18:2:18:3|Pruning register bits 2 to 0 of soutr(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CD276 :"C:\lscc\diamond\3.10_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found

