Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 22:22:16 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_4_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 Delay1No9_instance/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.963ns (29.540%)  route 2.297ns (70.460%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 6.638 - 4.000 ) 
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.233ns (routing 1.366ns, distribution 0.867ns)
  Clock Net Delay (Destination): 1.991ns (routing 1.239ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=5242, routed)        2.233     3.170    Delay1No9_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X134Y210       FDCE                                         r  Delay1No9_instance/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y210       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.249 r  Delay1No9_instance/Y_reg[4]/Q
                         net (fo=4, routed)           0.467     3.716    Delay1No8_instance/Y_reg[33]_0[4]
    SLICE_X132Y231       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123     3.839 r  Delay1No8_instance/geqOp_carry_i_14__1/O
                         net (fo=1, routed)           0.010     3.849    Sum7_1_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X132Y231       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     4.004 r  Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.030    Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X132Y232       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.045 r  Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.071    Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X132Y233       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.123 r  Sum7_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.303     4.426    Delay1No8_instance/CO[0]
    SLICE_X133Y237       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     4.478 f  Delay1No8_instance/shiftedFracY_d1[32]_i_5__1/O
                         net (fo=3, routed)           0.203     4.681    Delay1No8_instance/Sum7_1_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X134Y236       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     4.804 f  Delay1No8_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.146     4.950    Delay1No8_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X133Y237       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     5.073 r  Delay1No8_instance/shiftedFracY_d1[49]_i_7__1/O
                         net (fo=32, routed)          0.521     5.594    Delay1No9_instance/Y_reg[23]_0
    SLICE_X126Y231       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     5.647 r  Delay1No9_instance/shiftedFracY_d1[18]_i_2__1/O
                         net (fo=5, routed)           0.339     5.986    Delay1No9_instance/shiftedFracY_d1_reg[38][1]
    SLICE_X128Y232       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100     6.086 r  Delay1No9_instance/shiftedFracY_d1[6]_i_1__1/O
                         net (fo=2, routed)           0.190     6.276    Delay1No9_instance/level4__0[2]
    SLICE_X129Y233       LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     6.364 r  Delay1No9_instance/shiftedFracY_d1[22]_i_1__1/O
                         net (fo=1, routed)           0.066     6.430    Sum7_1_impl_instance/FPAddSubOp_instance/D[11]
    SLICE_X129Y233       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=5242, routed)        1.991     6.638    Sum7_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X129Y233       FDRE                                         r  Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.454     7.091    
                         clock uncertainty           -0.035     7.056    
    SLICE_X129Y233       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.081    Sum7_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.081    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  0.651    




