[
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-03T16:22:44.633720+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-03T15:25:06+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>By <a href=\"https://www.eetimes.com/author/sally-ward-foxton/\">Sally Ward-Foxton</a> 10.22.2025 </p> <p>HPC silicon startup NextSilicon has unveiled some details of its runtime-reconfigurable hardware architecture and results for some popular HPC benchmarks which the company said shows its chip can outperform CPUs and GPUs on the same code. The company also showed off a test chip for a 10-wide RISC-V CPU it is developing as a host CPU for its next generation of accelerators.</p> <p>Scientific computing and HPC customers are struggling with rigid CPU and GPU architectures, said NextSilicon CEO Elad Raz.</p> <p>\u201cThis has become a multi-hundred-billion-dollar problem,\u201d Raz said. \u201cMassive code rewrites, nightmare porting scenarios, skyrocketing energy costs, and smaller performance gain \u2013 these have all become the norm.\u201d</p> <p>NextSilicon wants to replace CPUs and GPUs in supercomputers with its dataflow chip, which is reconfigurable during runtime to mi",
        "id": 3972644,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1onenpu/eetimescom_nextsilicon_details",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "eetimes.com: NextSilicon Details Runtime-Reconfigurable Architecture",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/mntalateyya",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-03T15:21:04.370487+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-03T14:52:37+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1ondswa/oc_my_tiny_riscv_core_surov_just_got_a_major/\"> <img src=\"https://b.thumbs.redditmedia.com/urt2BtDDodmauD5XMCA11rmgaMa1ydJXB6lzoxpYHcM.jpg\" alt=\"[OC] My tiny RISC-V core (Surov) just got a major rewrite and is now significantly more efficient than PicoRV32\" title=\"[OC] My tiny RISC-V core (Surov) just got a major rewrite and is now significantly more efficient than PicoRV32\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/mntalateyya\"> /u/mntalateyya </a> <br/> <span><a href=\"/r/chipdesign/comments/1ondr3o/oc_my_tiny_riscv_core_surov_just_got_a_major/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1ondswa/oc_my_tiny_riscv_core_surov_just_got_a_major/\">[comments]</a></span> </td></tr></table>",
        "id": 3972160,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1ondswa/oc_my_tiny_riscv_core_surov_just_got_a_major",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://b.thumbs.redditmedia.com/urt2BtDDodmauD5XMCA11rmgaMa1ydJXB6lzoxpYHcM.jpg",
        "title": "[OC] My tiny RISC-V core (Surov) just got a major rewrite and is now significantly more efficient than PicoRV32",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/rlysens",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-03T13:14:25.211137+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-03T12:27:10+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Moving on to the software side of my RISC-V based project:</p> <p><a href=\"https://epsilon537.github.io/boxlambda/sw-arch-1st-draft/\">https://epsilon537.github.io/boxlambda/sw-arch-1st-draft/</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/rlysens\"> /u/rlysens </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1onadw1/boxlambda_os_software_architecture_first_draft/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1onadw1/boxlambda_os_software_architecture_first_draft/\">[comments]</a></span>",
        "id": 3971047,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1onadw1/boxlambda_os_software_architecture_first_draft",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "BoxLambda OS Software Architecture, First Draft.",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Capable_Ad7236",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-03T11:13:38.808338+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-03T10:52:14+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1on8n9b/ch32h417_usb30_evaluation_board_is_released/\"> <img src=\"https://external-preview.redd.it/u8mGSGQRMwaoNDe0MdaisUB3U8BmDPqTfaMsrls6K74.png?width=640&amp;crop=smart&amp;auto=webp&amp;s=f1b87668fc57da38be120d1b21df723c9444fde9\" alt=\"CH32H417 USB3.0 Evaluation Board is Released, Bandwidth Up to 450MBps\" title=\"CH32H417 USB3.0 Evaluation Board is Released, Bandwidth Up to 450MBps\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Capable_Ad7236\"> /u/Capable_Ad7236 </a> <br/> <span><a href=\"https://pistiz.com/ch32h417-usb3-0-evaluation-board-is-released-bandwidth-up-to-450mbps/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1on8n9b/ch32h417_usb30_evaluation_board_is_released/\">[comments]</a></span> </td></tr></table>",
        "id": 3970215,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1on8n9b/ch32h417_usb30_evaluation_board_is_released",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/u8mGSGQRMwaoNDe0MdaisUB3U8BmDPqTfaMsrls6K74.png?width=640&crop=smart&auto=webp&s=f1b87668fc57da38be120d1b21df723c9444fde9",
        "title": "CH32H417 USB3.0 Evaluation Board is Released, Bandwidth Up to 450MBps",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Adept_Philosopher131",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-11-03T04:07:40.353992+00:00",
        "date_dead_since": null,
        "date_published": "2025-11-03T03:20:29+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1on18ek/facing_rodata_and_data_issues_on_my_simple/\"> <img src=\"https://preview.redd.it/83xhzzh0nyyf1.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=75b2ca8956b7fceb96bb00829e28acf97765dfde\" alt=\"Facing .rodata and .data issues on my simple Harvard RISC-V HDL implementation\" title=\"Facing .rodata and .data issues on my simple Harvard RISC-V HDL implementation\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Hey everyone! I\u2019m currently implementing a RISC-V CPU in HDL to support the integer ISA (RV32I). I\u2019m a complete rookie in this area, but so far all instruction tests are passing. I can fully program in assembly with no issues.</p> <p>Now I\u2019m trying to program in C. I had no idea what actually happens before the main function, so I\u2019ve been digging into linker scripts, memory maps, and startup code.</p> <p>At this point, I\u2019m running into a problem with the .rodata (constants) and .data (global variables) section",
        "id": 3968319,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1on18ek/facing_rodata_and_data_issues_on_my_simple",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/83xhzzh0nyyf1.jpeg?width=640&crop=smart&auto=webp&s=75b2ca8956b7fceb96bb00829e28acf97765dfde",
        "title": "Facing .rodata and .data issues on my simple Harvard RISC-V HDL implementation",
        "vote": 0
    }
]