//
// File created by:  irun
// Do not modify this file
//
-DEFINE
OVL_ERROR=1
-DEFINE
OVL_FATAL=1
-DEFINE
OVL_ASSERT=1
-DEFINE
SIMULATION=1
-INCDIR
../systemverilog/apb_wdog_timer
-INCDIR
../systemverilog/apb_wdog_timer/master_agent
-INCDIR
../systemverilog/apb_timer
-INCDIR
../systemverilog/apb_timer/apb_agent
-INCDIR
../systemverilog/ahb_memory
-INCDIR
../systemverilog/ahb_memory/ahb_agent
-INCDIR
../systemverilog
-INCDIR
../verilog/
-INCDIR
../../../../cmsdk/logical/cmsdk_apb_dualtimers/verilog
-INCDIR
../../../../rtc_pl031/logical/rtc_pl031/verilog
-INCDIR
../../../../smm/logical/pl022_ssp/verilog
-INCDIR
../cxdt/verilog
-INCDIR
../../fpga_top/verilog
-INCDIR
../../../../cmsdk/logical/cmsdk_apb_dualtimers/verilog
-INCDIR
../../../../cmsdk/logical/cmsdk_apb_watchdog/verilog
-INCDIR
../../../../trng/logical/inc
-DEFINE
IUS_BUILD
-DEFINE
VCD_ON
-INCDIR
/home/cad/INCISIV131/tools/uvm/uvm_lib/uvm_sv/sv
-DEFINE
USE_PARAMETERIZED_WRAPPER
