read_verilog ../top.v

memory
proc
write_firrtl firrtl.firrtl
write_verilog synth.v
