
---------- Begin Simulation Statistics ----------
final_tick                               1075246441000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184917                       # Simulator instruction rate (inst/s)
host_mem_usage                                1001996                       # Number of bytes of host memory used
host_op_rate                                   368896                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1530.42                       # Real time elapsed on the host
host_tick_rate                              702583320                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   283000008                       # Number of instructions simulated
sim_ops                                     564565362                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.075246                       # Number of seconds simulated
sim_ticks                                1075246441000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       1                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         5                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted
system.cpu.commit.branches                          1                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              24                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    3                       # Number of instructions committed
system.cpu.commit.committedOps                      8                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           44                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.181818                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.946787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           42     95.45%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            0      0.00%     95.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      2.27%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%     97.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            1      2.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            6                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           44                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    1                       # Number of function calls committed.
system.cpu.commit.int_insts                         8                       # Number of committed integer instructions.
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                6     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 8                       # Class of committed instruction
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           3                       # Number of Instructions Simulated
system.cpu.committedOps                             8                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              82.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        82.000000                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     52656356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     36133530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     88789887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data       111000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68476.610559                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 90093.211004                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82757.126125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data       109000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66476.610559                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 88335.529552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76379.849097                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     50471866                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     31881178                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        82353044                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       111000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 149586471000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 383108046000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 532694628000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.041486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.117684                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2184490                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      4252352                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6436843                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      2442878                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2442878                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 145217491000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 159840844000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 305058444000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.041486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.050077                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044982                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2184490                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1809474                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3993965                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     19594908                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data      8614982                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     28209892                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data       116000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 93411.374006                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 74099.799199                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87378.266353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       114000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 91411.374006                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 72156.638314                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85497.465748                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     19382318                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data      8518389                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27900708                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       116000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  19858324000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   7157521904                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27015961904                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.011212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       212590                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data        96593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       309184                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         2351                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2351                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       114000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  19433144000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   6800185908                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26233443908                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.010939                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010877                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       212590                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data        94242                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       306833                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.857122                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    52.182081                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs             82833                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1384                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs      5786475                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        72220                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     72251264                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     44748512                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    116999779                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data       113500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70688.001652                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 89737.986547                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82968.922286                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data       111500                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68688.001652                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 87534.605954                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77030.329699                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     69854184                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     40399567                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        110253752                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data       227000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 169444795000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 390265567904                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 559710589904                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.033177                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.097186                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.057658                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2397080                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      4348945                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6746027                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2445229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2445229                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       223000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 164650635000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 166641029908                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 331291887908                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.033177                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.042543                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036759                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2397080                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1903716                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4300798                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     72251264                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     44748512                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    116999779                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data       113500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 70688.001652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 89737.986547                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82968.922286                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data       111500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68688.001652                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 87534.605954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77030.329699                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     69854184                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     40399567                       # number of overall hits
system.cpu.dcache.overall_hits::total       110253752                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data       227000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 169444795000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 390265567904                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 559710589904                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.033177                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.097186                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057658                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2397080                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      4348945                       # number of overall misses
system.cpu.dcache.overall_misses::total       6746027                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2445229                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2445229                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       223000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 164650635000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 166641029908                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 331291887908                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.033177                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.042543                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036759                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2397080                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1903716                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4300798                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                4297550                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          800                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             26.649499                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        238298132                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000889                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   821.247053                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   202.528361                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.801999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.197782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999782                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           4298574                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         238298132                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.776303                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           114554845                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            225000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       862290                       # number of writebacks
system.cpu.dcache.writebacks::total            862290                       # number of writebacks
system.cpu.decode.BlockedCycles                     2                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                     32                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       39                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         5                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      3                       # Number of cycles decode is squashing
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                           1                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         5                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             5                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     3                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             18                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.004065                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 36                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.rate                        0.073171                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 49                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.653061                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.097131                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       44     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     89.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        1      2.04%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      2.04%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     93.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        3      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   49                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                        56                       # number of floating regfile reads
system.cpu.icache.ReadReq_accesses::.cpu.inst            5                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    225593627                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     20731960                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    246325592                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst       106200                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 31391.408342                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 35596.177758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33279.440705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst       104000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 29391.408342                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 34549.035202                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31561.321248                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    222126473                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     17906549                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       240033022                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       531000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 108838847000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst 100573832195                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 209413210195                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.015369                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.136283                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025546                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst            5                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      3467154                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      2825411                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       6292570                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       307388                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       307389                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       416000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 101904539000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  86995265267                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 188900220267                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.015369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.121456                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024298                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      3467154                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      2518023                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5985181                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.550370                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs             11634                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs       169279                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst            5                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    225593627                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     20731960                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    246325592                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst       106200                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 31391.408342                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 35596.177758                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33279.440705                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst       104000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 29391.408342                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 34549.035202                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31561.321248                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst    222126473                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     17906549                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        240033022                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst       531000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 108838847000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst 100573832195                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 209413210195                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.015369                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.136283                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025546                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst            5                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      3467154                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      2825411                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        6292570                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       307388                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       307389                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       416000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 101904539000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  86995265267                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 188900220267                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.015369                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.121456                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024298                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      3467154                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      2518023                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5985181                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst            5                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    225593627                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     20731960                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    246325592                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst       106200                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 31391.408342                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 35596.177758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33279.440705                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst       104000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 29391.408342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 34549.035202                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31561.321248                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst    222126473                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     17906549                       # number of overall hits
system.cpu.icache.overall_hits::total       240033022                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst       531000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 108838847000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst 100573832195                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 209413210195                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.015369                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.136283                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025546                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst            5                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      3467154                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      2825411                       # number of overall misses
system.cpu.icache.overall_misses::total       6292570                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       307388                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       307389                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       416000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 101904539000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  86995265267                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 188900220267                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.015369                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.121456                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024298                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      3467154                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      2518023                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5985181                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                5983716                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             41.104555                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        498636365                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000492                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   205.274484                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    50.706653                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000002                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.801853                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.198073                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999928                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           5985181                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         498636365                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.981629                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           246018203                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      5983716                       # number of writebacks
system.cpu.icache.writebacks::total           5983716                       # number of writebacks
system.cpu.idleCycles                             197                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    1                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.085366                       # Inst execution rate
system.cpu.iew.exec_refs                            7                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          5                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       2                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     2                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    8                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  32                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     2                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 3                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    21                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      3                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                1                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            2                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            6                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            1                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                        18                       # num instructions consuming a value
system.cpu.iew.wb_count                            20                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.555556                       # average fanout of values written-back
system.cpu.iew.wb_producers                        10                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.081301                       # insts written-back per cycle
system.cpu.iew.wb_sent                             20                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       77                       # number of integer regfile reads
system.cpu.int_regfile_writes                      14                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.012195                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.012195                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    16     66.67%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     66.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    2      8.33%     75.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   6     25.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     24                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     24                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 97                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           20                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                56                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         32                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        24                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              24                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           28                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            49                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.489796                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.308983                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  41     83.67%     83.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      2.04%     85.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   4      8.16%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   0      0.00%     93.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   1      2.04%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      2.04%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   1      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              49                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.097561                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                           5                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    2                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   8                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      11                       # number of misc regfile reads
system.cpu.numCycles                              246                       # number of cpu cycles simulated
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON         8066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1075238375000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                       2                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     5                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       39                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    78                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     32                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  25                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         5                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      3                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       20                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               65                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           75                       # The number of ROB reads
system.cpu.rob.rob_writes                          68                       # The number of ROB writes
system.cpu.timesIdled                               2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   173                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        88571                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         88571                       # number of CleanEvict MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst      3467154                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      2515004                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5982162                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst       101000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 116177.398620                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 109810.644372                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112367.803818                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        81000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 96177.398620                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 89820.329500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92374.458678                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst      3272688                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      2225311                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            5497999                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst       404000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst  22592554000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst  31811375000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  54404333000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.056088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.115186                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.080934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst       194466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst       289693                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           484163                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.switch_cpus_1.inst          163                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           163                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       324000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst  18703234000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst  26005680000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  44709238000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.056088                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.115121                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.080907                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst       194466                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst       289530                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       484000                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data       212590                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data        92247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            304838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data       111000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 148998.695660                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 106626.561672                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 135412.677604                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        91000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 128998.695660                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 86626.561672                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 115412.677604                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       100656                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data        39419                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                140075                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data       111000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus.data  16678020000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   5632868000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22310999000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.526525                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.572680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.540494                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data       111934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data        52828                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              164763                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data        91000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  14439340000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   4576308000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19015739000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.526525                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.572680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.540494                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       111934                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        52828                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         164763                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2184490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      1809245                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3993736                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       106000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 112014.313840                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 108998.556960                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110313.426471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        86000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92014.313840                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 88999.316048                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90313.863038                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1166105                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       491887                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1657992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data       106000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 114073697000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 143590121000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 257663924000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.466189                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.728126                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.584852                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1018385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data      1317358                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2335744                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.switch_cpus_1.data           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data        86000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  93705997000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 117242626000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 210948709000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.466189                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.728118                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.584848                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1018385                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data      1317343                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2335729                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         2224                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2224                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus_1.data  5359.375000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5359.375000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        29000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        29000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2160                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2160                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.switch_cpus_1.data       343000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       343000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.028777                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.028777                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.switch_cpus_1.data           64                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 64                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      1856000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1856000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.028777                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.028777                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data           64                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            64                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      5956075                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5956075                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      5956075                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5956075                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       862290                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       862290                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       862290                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           862290                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst      3467154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      2397080                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst      2515004                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1901492                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10280736                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst       101000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data       108500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 116177.398620                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 115676.828400                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 109810.644372                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 108907.103853                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112032.236730                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        81000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        88500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 96177.398620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 95676.828400                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 89820.329500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 88907.832672                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92033.647937                       # average overall mshr miss latency
system.l2.demand_hits::.switch_cpus.inst      3272688                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      1266761                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst      2225311                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       531306                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7296066                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst       404000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data       217000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst  22592554000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 130751717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst  31811375000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 149222989000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     334379256000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.056088                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.471540                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.115186                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.720585                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290317                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst       194466                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1130319                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst       289693                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1370186                       # number of demand (read+write) misses
system.l2.demand_misses::total                2984670                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.switch_cpus_1.inst          163                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus_1.data           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 178                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst       324000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data       177000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst  18703234000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 108145337000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst  26005680000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 121818934000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 274673686000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.056088                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.471540                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.115121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.720577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst       194466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1130319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst       289530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1370171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2984492                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst      3467154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2397080                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      2515004                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1901492                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10280736                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst       101000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data       108500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 116177.398620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 115676.828400                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 109810.644372                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 108907.103853                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112032.236730                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        81000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        88500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 96177.398620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 95676.828400                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 89820.329500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 88907.832672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92033.647937                       # average overall mshr miss latency
system.l2.overall_hits::.switch_cpus.inst      3272688                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      1266761                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst      2225311                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       531306                       # number of overall hits
system.l2.overall_hits::total                 7296066                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst       404000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data       217000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst  22592554000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 130751717000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst  31811375000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 149222989000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    334379256000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.056088                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.471540                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.115186                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.720585                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290317                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst       194466                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1130319                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst       289693                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1370186                       # number of overall misses
system.l2.overall_misses::total               2984670                       # number of overall misses
system.l2.overall_mshr_hits::.switch_cpus_1.inst          163                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                178                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst       324000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data       177000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst  18703234000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 108145337000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst  26005680000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 121818934000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 274673686000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.056088                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.471540                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.115121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.720577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst       194466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1130319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst       289530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1370171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2984492                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                        3130960                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3878                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.avg_refs                      6.520519                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                167383056                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     289.304477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.005240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.007353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   584.771883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2457.166546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   156.164029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data   605.559265                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.070631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.142767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.599894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.038126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.147842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999262                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                   3135056                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                 167383056                       # Number of tag accesses
system.l2.tags.tagsinuse                  4092.978793                       # Cycle average of tags in use
system.l2.tags.total_refs                    20442193                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              234292                       # number of writebacks
system.l2.writebacks::total                    234292                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     334053.37                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                41049.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    233608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples    194466.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1117907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples    289511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1360604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     22299.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       176.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    177.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        13.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst          238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     11574857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst     17233184                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28808279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst               238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data               119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     11574857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     67277987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst     17233184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     81553799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             177640184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       13945350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data              119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     11574857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     67277987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst     17233184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     81553799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            191585534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       13945350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13945350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       982003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.298052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   134.838201                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.596005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       457188     46.56%     46.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       267829     27.27%     73.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        95973      9.77%     83.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        49491      5.04%     88.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31948      3.25%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19356      1.97%     93.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13389      1.36%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9246      0.94%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37583      3.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       982003                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              189599616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               191006976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 1407360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14949696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             14994688                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst     12445824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst     18529920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      30976000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst     12445824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     72340416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst     18529920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     87690432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          191006976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14994688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14994688                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst       194466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1130319                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst       289530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1370163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29625.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37000.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     44783.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     44457.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     38424.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     37604.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst     12445824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     71546048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst     18528704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     87078656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 238.084954516952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 119.042477258476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 11574857.191273419186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 66539209.312295690179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 17232053.316789355129                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 80984835.363895893097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst       118500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data        74000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst   8708899750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  50251354750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst  11125093000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  51523642250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       234292                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 109675884.15                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     14949696                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 13903506.610165102407                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 25696182248500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                   684                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        13878                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             6262606                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             221278                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        13878                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst       194466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1130319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst       289530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1370163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2984484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       234292                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             234292                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    69.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            251525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            136213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            195586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            188091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            223520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            203439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            232932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            169857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            229408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            135691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           230809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           137466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           153858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           153849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           154811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           165439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24935                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.008790474750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        13878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     213.430682                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    126.060495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    327.251490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          7013     50.53%     50.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         3877     27.94%     78.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         1461     10.53%     89.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          533      3.84%     92.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          270      1.95%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          162      1.17%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          114      0.82%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           72      0.52%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           64      0.46%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           45      0.32%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           31      0.22%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           23      0.17%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           33      0.24%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           31      0.22%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           20      0.14%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           17      0.12%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           13      0.09%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           12      0.09%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           10      0.07%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559           16      0.12%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           10      0.07%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            8      0.06%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           10      0.07%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            9      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            5      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            5      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            3      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         13878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 2357658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  378008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  171493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   53950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   2984484                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2984484                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     2984484                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 70.11                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  2077137                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  21990                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                14812470000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  1075242957000                       # Total gap between requests
system.mem_ctrls.totMemAccLat            121609182250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  66062419750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        13878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.831604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.802683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.994452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8078     58.21%     58.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              180      1.30%     59.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5512     39.72%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              100      0.72%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         13878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  13881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  13886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  13901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   234292                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               234292                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     234292                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                58.62                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  136943                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          38552474400                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               3779087760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    246483242370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            475.734792                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   4385274500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   27377220000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 251681901000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 191249431000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   60019792250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 540532822250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy           2760580800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               2008632780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     73439597760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             11432303820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         64719748080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      67804207200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           511532142300                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         983461541000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              530613000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          36165691740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               3232413660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    256675806810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            483.696213                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   4775053250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   28686320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 212021984500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 213261565500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   53618455250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 562883062500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy           2961145440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               1718068605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     81892578240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              9719903340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         67814460480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      59199183540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           520092631275                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         988163526750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              688721580                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8948653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8948653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8948653                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    206001664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    206001664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               206001664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          6901337000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15830257500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2984556                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2984556    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2984556                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2980429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5964169                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            2819729                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       234292                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2745321                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               72                       # Transaction distribution
system.membus.trans_dist::ReadExReq            164755                       # Transaction distribution
system.membus.trans_dist::ReadExResp           164755                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2819729                       # Transaction distribution
system.switch_cpus.Branches                  44611974                       # Number of branches fetched
system.switch_cpus.committedInsts           183000002                       # Number of instructions committed
system.switch_cpus.committedOps             363046258                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            52656356                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                842035                       # TLB misses on read requests
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.wrAccesses            19594908                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 92957                       # TLB misses on write requests
system.switch_cpus.idle_fraction             0.000008                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.wrAccesses           225593627                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                487007                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction         0.999992                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                862216684                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       862210216.050414                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    211144622                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    131986647                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts     36330799                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses         140760                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                140760                       # number of float instructions
system.switch_cpus.num_fp_register_reads       161774                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes        40869                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             5794098                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles        6467.949586                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     361422712                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            361422712                       # number of integer instructions
system.switch_cpus.num_int_register_reads    709612788                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    299935482                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            52648783                       # Number of load instructions
system.switch_cpus.num_mem_refs              72222893                       # number of memory refs
system.switch_cpus.num_store_insts           19574110                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass       1490964      0.41%      0.41% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         287854005     79.29%     79.70% # Class of executed instruction
system.switch_cpus.op_class::IntMult           475651      0.13%     79.83% # Class of executed instruction
system.switch_cpus.op_class::IntDiv            968208      0.27%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd            3847      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt            1360      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd               26      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu             1660      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp               24      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt             1398      0.00%     80.10% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           25478      0.01%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShift             24      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            5      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt          494      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            1      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult          220      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     80.11% # Class of executed instruction
system.switch_cpus.op_class::MemRead         52643530     14.50%     94.61% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        19477224      5.36%     99.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead         5253      0.00%     99.97% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite        96886      0.03%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          363046258                       # Class of executed instruction
system.switch_cpus.pwrStateResidencyTicks::OFF 1075246441000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     40020020                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect       686660                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      3713362                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     44499071                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     14366114                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     40020020                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     25653906                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      44499071                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2939777                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      2553915                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       141124494                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes       91042987                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      3743936                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         25807933                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     13957906                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls         7322                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     94120722                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    201519096                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    178819000                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.126945                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.390884                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    134048389     74.96%     74.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1      8815205      4.93%     79.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      4374356      2.45%     82.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      8551610      4.78%     87.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      3972996      2.22%     89.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1795002      1.00%     90.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      1354645      0.76%     91.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      1948891      1.09%     92.19% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     13957906      7.81%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    178819000                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts            51385                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1347629                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       200510381                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            29559657                       # Number of loads committed
system.switch_cpus_1.commit.membars              4860                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       955326      0.47%      0.47% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    161853724     80.32%     80.79% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       170303      0.08%     80.88% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv       363522      0.18%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd         1423      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         9979      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt           18      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            9      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     29559648     14.67%     95.73% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite      8566611      4.25%     99.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            9      0.00%     99.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite        38524      0.02%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    201519096                       # Class of committed instruction
system.switch_cpus_1.commit.refs             38164792                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         100000003                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           201519096                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     2.130217                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.130217                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     92042597                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    331469500                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       51245505                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        40683924                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      3749034                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      6308364                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          38423455                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              945024                       # TLB misses on read requests
system.switch_cpus_1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.wrAccesses          10803838                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               86537                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          44499071                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        20732201                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           133186472                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      1939922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles        17725                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            175505873                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.ItlbSquashes             1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_1.fetch.MiscStallCycles        42167                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles           17                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles       255789                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       7498068                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles                8                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.208895                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     56778220                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     17305891                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.823887                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    194029432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.804649                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.149163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      140415682     72.37%     72.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        2772873      1.43%     73.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2881792      1.49%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        2355892      1.21%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        2757331      1.42%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        2978184      1.53%     79.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        2598500      1.34%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        5113827      2.64%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       32155351     16.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    194029432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads          142315                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes          61220                       # number of floating regfile writes
system.switch_cpus_1.idleCycles              18992259                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      4749036                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       30565785                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.214411                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           49268239                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         10792826                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      59673094                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     45681677                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        83256                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       252263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     13318139                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    295625453                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     38475413                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      6795059                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    258695938                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       588948                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       603976                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      3749034                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      1492602                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        37780                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      1874155                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        52151                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         7000                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         4265                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     16122018                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      4713004                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         7000                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      3406887                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      1342149                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       300802588                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           254620500                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.628108                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       188936466                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.195280                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            256340927                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      367810380                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     213375623                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.469436                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.469436                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      2104551      0.79%      0.79% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    211333715     79.60%     80.39% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       185900      0.07%     80.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv       407212      0.15%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd         1538      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         4458      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          128      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     80.62% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc        28273      0.01%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt        19945      0.01%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult         6421      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     80.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     39971465     15.06%     95.70% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     11379745      4.29%     99.98% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead         8946      0.00%     99.99% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite        38700      0.01%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    265490997                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses        110076                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads       220050                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses       107161                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes       245783                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7862773                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.029616                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       7537628     95.86%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     95.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       200805      2.55%     98.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       124121      1.58%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          147      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           72      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    271139143                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    733457898                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    254513339                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    389492316                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        295375264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       265490997                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       250189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     94106344                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       803749                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved       242867                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    129212734                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    194029432                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.368303                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.240648                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    124495642     64.16%     64.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     12674264      6.53%     70.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     11672046      6.02%     76.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3      9899393      5.10%     81.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4      8974013      4.63%     86.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5      7203430      3.71%     90.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      8773707      4.52%     94.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      7476478      3.85%     98.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2860459      1.47%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    194029432                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.246310                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.wrAccesses          20775657                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses              312503                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads       774463                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       626218                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     45681677                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     13318139                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     113679271                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes            1                       # number of misc regfile writes
system.switch_cpus_1.numCycles              213021691                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.pwrStateResidencyTicks::OFF 1075246441000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.rename.BlockCycles      78249799                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    244768209                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8492215                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       54254723                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents       864431                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       813174                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    803094669                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    319741252                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    375146596                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        43369509                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      3190245                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      3749034                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     14401695                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      130378366                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups       238691                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    475340483                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         4665                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          591                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        26004734                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          578                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          460500912                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         606748360                       # The number of ROB writes
system.switch_cpus_1.timesIdled               1061319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     17951059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     12899146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              30850205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    765816192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    330295296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1096111488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1075246441000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        34259257000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       17957801739                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12900890053                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  15187904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13416939                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021339                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.144689                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13130970     97.87%     97.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 285628      2.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    341      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13416939                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        44329                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          341                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10282315                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       241286                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     20567245                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         241627                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         3133979                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           9978917                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1096582                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5983716                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6331928                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2224                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           304838                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          304838                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5985181                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3993736                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
