|CPU
clk => if_block:IF_BLOCK.clk
clk => id_block:ID_BLOCK.clk
clk => ex_block:EX_BLOCK.clk
reset => ~NO_FANOUT~
ir_in[0] => if_block:IF_BLOCK.ir_in[0]
ir_in[1] => if_block:IF_BLOCK.ir_in[1]
ir_in[2] => if_block:IF_BLOCK.ir_in[2]
ir_in[3] => if_block:IF_BLOCK.ir_in[3]
ir_in[4] => if_block:IF_BLOCK.ir_in[4]
ir_in[5] => if_block:IF_BLOCK.ir_in[5]
ir_in[6] => if_block:IF_BLOCK.ir_in[6]
ir_in[7] => if_block:IF_BLOCK.ir_in[7]
ir_in[8] => if_block:IF_BLOCK.ir_in[8]
ir_in[9] => if_block:IF_BLOCK.ir_in[9]
ir_in[10] => if_block:IF_BLOCK.ir_in[10]
ir_in[11] => if_block:IF_BLOCK.ir_in[11]
ir_in[12] => if_block:IF_BLOCK.ir_in[12]
ir_in[13] => if_block:IF_BLOCK.ir_in[13]
ir_in[14] => if_block:IF_BLOCK.ir_in[14]
ir_in[15] => if_block:IF_BLOCK.ir_in[15]
ir_in[16] => if_block:IF_BLOCK.ir_in[16]
ir_in[17] => if_block:IF_BLOCK.ir_in[17]
ir_in[18] => if_block:IF_BLOCK.ir_in[18]
ir_in[19] => if_block:IF_BLOCK.ir_in[19]
ir_in[20] => if_block:IF_BLOCK.ir_in[20]
ir_in[21] => if_block:IF_BLOCK.ir_in[21]
ir_in[22] => if_block:IF_BLOCK.ir_in[22]
ir_in[23] => if_block:IF_BLOCK.ir_in[23]
ir_in[24] => if_block:IF_BLOCK.ir_in[24]
ir_in[25] => if_block:IF_BLOCK.ir_in[25]
ir_in[26] => if_block:IF_BLOCK.ir_in[26]
ir_in[27] => if_block:IF_BLOCK.ir_in[27]
ir_in[28] => if_block:IF_BLOCK.ir_in[28]
ir_in[29] => if_block:IF_BLOCK.ir_in[29]
ir_in[30] => if_block:IF_BLOCK.ir_in[30]
ir_in[31] => if_block:IF_BLOCK.ir_in[31]
adr_out[0] <= if_block:IF_BLOCK.adr_out[0]
adr_out[1] <= if_block:IF_BLOCK.adr_out[1]
adr_out[2] <= if_block:IF_BLOCK.adr_out[2]
adr_out[3] <= if_block:IF_BLOCK.adr_out[3]
adr_out[4] <= if_block:IF_BLOCK.adr_out[4]
adr_out[5] <= if_block:IF_BLOCK.adr_out[5]
adr_out[6] <= if_block:IF_BLOCK.adr_out[6]
adr_out[7] <= if_block:IF_BLOCK.adr_out[7]
adr_out[8] <= if_block:IF_BLOCK.adr_out[8]
adr_out[9] <= if_block:IF_BLOCK.adr_out[9]
adr_out[10] <= if_block:IF_BLOCK.adr_out[10]
adr_out[11] <= if_block:IF_BLOCK.adr_out[11]
adr_out[12] <= if_block:IF_BLOCK.adr_out[12]
adr_out[13] <= if_block:IF_BLOCK.adr_out[13]
adr_out[14] <= if_block:IF_BLOCK.adr_out[14]
adr_out[15] <= if_block:IF_BLOCK.adr_out[15]
adr_out[16] <= if_block:IF_BLOCK.adr_out[16]
adr_out[17] <= if_block:IF_BLOCK.adr_out[17]
adr_out[18] <= if_block:IF_BLOCK.adr_out[18]
adr_out[19] <= if_block:IF_BLOCK.adr_out[19]
adr_out[20] <= if_block:IF_BLOCK.adr_out[20]
adr_out[21] <= if_block:IF_BLOCK.adr_out[21]
adr_out[22] <= if_block:IF_BLOCK.adr_out[22]
adr_out[23] <= if_block:IF_BLOCK.adr_out[23]
adr_out[24] <= if_block:IF_BLOCK.adr_out[24]
adr_out[25] <= if_block:IF_BLOCK.adr_out[25]
adr_out[26] <= if_block:IF_BLOCK.adr_out[26]
adr_out[27] <= if_block:IF_BLOCK.adr_out[27]
adr_out[28] <= if_block:IF_BLOCK.adr_out[28]
adr_out[29] <= if_block:IF_BLOCK.adr_out[29]
adr_out[30] <= if_block:IF_BLOCK.adr_out[30]
adr_out[31] <= if_block:IF_BLOCK.adr_out[31]
rdReg1_ex_reg <= ex_block:EX_BLOCK.rdReg1_out
rdReg2_ex_reg <= ex_block:EX_BLOCK.rdReg2_out
reg1_no_ex_reg[0] <= ex_block:EX_BLOCK.reg1_no_out[0]
reg1_no_ex_reg[1] <= ex_block:EX_BLOCK.reg1_no_out[1]
reg1_no_ex_reg[2] <= ex_block:EX_BLOCK.reg1_no_out[2]
reg1_no_ex_reg[3] <= ex_block:EX_BLOCK.reg1_no_out[3]
reg1_no_ex_reg[4] <= ex_block:EX_BLOCK.reg1_no_out[4]
reg1_data_reg_ex[0] => ex_block:EX_BLOCK.reg1_data_in[0]
reg1_data_reg_ex[1] => ex_block:EX_BLOCK.reg1_data_in[1]
reg1_data_reg_ex[2] => ex_block:EX_BLOCK.reg1_data_in[2]
reg1_data_reg_ex[3] => ex_block:EX_BLOCK.reg1_data_in[3]
reg1_data_reg_ex[4] => ex_block:EX_BLOCK.reg1_data_in[4]
reg1_data_reg_ex[5] => ex_block:EX_BLOCK.reg1_data_in[5]
reg1_data_reg_ex[6] => ex_block:EX_BLOCK.reg1_data_in[6]
reg1_data_reg_ex[7] => ex_block:EX_BLOCK.reg1_data_in[7]
reg1_data_reg_ex[8] => ex_block:EX_BLOCK.reg1_data_in[8]
reg1_data_reg_ex[9] => ex_block:EX_BLOCK.reg1_data_in[9]
reg1_data_reg_ex[10] => ex_block:EX_BLOCK.reg1_data_in[10]
reg1_data_reg_ex[11] => ex_block:EX_BLOCK.reg1_data_in[11]
reg1_data_reg_ex[12] => ex_block:EX_BLOCK.reg1_data_in[12]
reg1_data_reg_ex[13] => ex_block:EX_BLOCK.reg1_data_in[13]
reg1_data_reg_ex[14] => ex_block:EX_BLOCK.reg1_data_in[14]
reg1_data_reg_ex[15] => ex_block:EX_BLOCK.reg1_data_in[15]
reg1_data_reg_ex[16] => ex_block:EX_BLOCK.reg1_data_in[16]
reg1_data_reg_ex[17] => ex_block:EX_BLOCK.reg1_data_in[17]
reg1_data_reg_ex[18] => ex_block:EX_BLOCK.reg1_data_in[18]
reg1_data_reg_ex[19] => ex_block:EX_BLOCK.reg1_data_in[19]
reg1_data_reg_ex[20] => ex_block:EX_BLOCK.reg1_data_in[20]
reg1_data_reg_ex[21] => ex_block:EX_BLOCK.reg1_data_in[21]
reg1_data_reg_ex[22] => ex_block:EX_BLOCK.reg1_data_in[22]
reg1_data_reg_ex[23] => ex_block:EX_BLOCK.reg1_data_in[23]
reg1_data_reg_ex[24] => ex_block:EX_BLOCK.reg1_data_in[24]
reg1_data_reg_ex[25] => ex_block:EX_BLOCK.reg1_data_in[25]
reg1_data_reg_ex[26] => ex_block:EX_BLOCK.reg1_data_in[26]
reg1_data_reg_ex[27] => ex_block:EX_BLOCK.reg1_data_in[27]
reg1_data_reg_ex[28] => ex_block:EX_BLOCK.reg1_data_in[28]
reg1_data_reg_ex[29] => ex_block:EX_BLOCK.reg1_data_in[29]
reg1_data_reg_ex[30] => ex_block:EX_BLOCK.reg1_data_in[30]
reg1_data_reg_ex[31] => ex_block:EX_BLOCK.reg1_data_in[31]
reg2_no_ex_reg[0] <= ex_block:EX_BLOCK.reg2_no_out[0]
reg2_no_ex_reg[1] <= ex_block:EX_BLOCK.reg2_no_out[1]
reg2_no_ex_reg[2] <= ex_block:EX_BLOCK.reg2_no_out[2]
reg2_no_ex_reg[3] <= ex_block:EX_BLOCK.reg2_no_out[3]
reg2_no_ex_reg[4] <= ex_block:EX_BLOCK.reg2_no_out[4]
reg2_data_reg_ex[0] => ex_block:EX_BLOCK.reg2_data_in[0]
reg2_data_reg_ex[1] => ex_block:EX_BLOCK.reg2_data_in[1]
reg2_data_reg_ex[2] => ex_block:EX_BLOCK.reg2_data_in[2]
reg2_data_reg_ex[3] => ex_block:EX_BLOCK.reg2_data_in[3]
reg2_data_reg_ex[4] => ex_block:EX_BLOCK.reg2_data_in[4]
reg2_data_reg_ex[5] => ex_block:EX_BLOCK.reg2_data_in[5]
reg2_data_reg_ex[6] => ex_block:EX_BLOCK.reg2_data_in[6]
reg2_data_reg_ex[7] => ex_block:EX_BLOCK.reg2_data_in[7]
reg2_data_reg_ex[8] => ex_block:EX_BLOCK.reg2_data_in[8]
reg2_data_reg_ex[9] => ex_block:EX_BLOCK.reg2_data_in[9]
reg2_data_reg_ex[10] => ex_block:EX_BLOCK.reg2_data_in[10]
reg2_data_reg_ex[11] => ex_block:EX_BLOCK.reg2_data_in[11]
reg2_data_reg_ex[12] => ex_block:EX_BLOCK.reg2_data_in[12]
reg2_data_reg_ex[13] => ex_block:EX_BLOCK.reg2_data_in[13]
reg2_data_reg_ex[14] => ex_block:EX_BLOCK.reg2_data_in[14]
reg2_data_reg_ex[15] => ex_block:EX_BLOCK.reg2_data_in[15]
reg2_data_reg_ex[16] => ex_block:EX_BLOCK.reg2_data_in[16]
reg2_data_reg_ex[17] => ex_block:EX_BLOCK.reg2_data_in[17]
reg2_data_reg_ex[18] => ex_block:EX_BLOCK.reg2_data_in[18]
reg2_data_reg_ex[19] => ex_block:EX_BLOCK.reg2_data_in[19]
reg2_data_reg_ex[20] => ex_block:EX_BLOCK.reg2_data_in[20]
reg2_data_reg_ex[21] => ex_block:EX_BLOCK.reg2_data_in[21]
reg2_data_reg_ex[22] => ex_block:EX_BLOCK.reg2_data_in[22]
reg2_data_reg_ex[23] => ex_block:EX_BLOCK.reg2_data_in[23]
reg2_data_reg_ex[24] => ex_block:EX_BLOCK.reg2_data_in[24]
reg2_data_reg_ex[25] => ex_block:EX_BLOCK.reg2_data_in[25]
reg2_data_reg_ex[26] => ex_block:EX_BLOCK.reg2_data_in[26]
reg2_data_reg_ex[27] => ex_block:EX_BLOCK.reg2_data_in[27]
reg2_data_reg_ex[28] => ex_block:EX_BLOCK.reg2_data_in[28]
reg2_data_reg_ex[29] => ex_block:EX_BLOCK.reg2_data_in[29]
reg2_data_reg_ex[30] => ex_block:EX_BLOCK.reg2_data_in[30]
reg2_data_reg_ex[31] => ex_block:EX_BLOCK.reg2_data_in[31]


|CPU|IF_BLOCK:IF_BLOCK
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
clk => pc_out[16]~reg0.CLK
clk => pc_out[17]~reg0.CLK
clk => pc_out[18]~reg0.CLK
clk => pc_out[19]~reg0.CLK
clk => pc_out[20]~reg0.CLK
clk => pc_out[21]~reg0.CLK
clk => pc_out[22]~reg0.CLK
clk => pc_out[23]~reg0.CLK
clk => pc_out[24]~reg0.CLK
clk => pc_out[25]~reg0.CLK
clk => pc_out[26]~reg0.CLK
clk => pc_out[27]~reg0.CLK
clk => pc_out[28]~reg0.CLK
clk => pc_out[29]~reg0.CLK
clk => pc_out[30]~reg0.CLK
clk => pc_out[31]~reg0.CLK
clk => adr_out[0]~reg0.CLK
clk => adr_out[1]~reg0.CLK
clk => adr_out[2]~reg0.CLK
clk => adr_out[3]~reg0.CLK
clk => adr_out[4]~reg0.CLK
clk => adr_out[5]~reg0.CLK
clk => adr_out[6]~reg0.CLK
clk => adr_out[7]~reg0.CLK
clk => adr_out[8]~reg0.CLK
clk => adr_out[9]~reg0.CLK
clk => adr_out[10]~reg0.CLK
clk => adr_out[11]~reg0.CLK
clk => adr_out[12]~reg0.CLK
clk => adr_out[13]~reg0.CLK
clk => adr_out[14]~reg0.CLK
clk => adr_out[15]~reg0.CLK
clk => adr_out[16]~reg0.CLK
clk => adr_out[17]~reg0.CLK
clk => adr_out[18]~reg0.CLK
clk => adr_out[19]~reg0.CLK
clk => adr_out[20]~reg0.CLK
clk => adr_out[21]~reg0.CLK
clk => adr_out[22]~reg0.CLK
clk => adr_out[23]~reg0.CLK
clk => adr_out[24]~reg0.CLK
clk => adr_out[25]~reg0.CLK
clk => adr_out[26]~reg0.CLK
clk => adr_out[27]~reg0.CLK
clk => adr_out[28]~reg0.CLK
clk => adr_out[29]~reg0.CLK
clk => adr_out[30]~reg0.CLK
clk => adr_out[31]~reg0.CLK
clk => pc_next[0].CLK
clk => pc_next[1].CLK
clk => pc_next[2].CLK
clk => pc_next[3].CLK
clk => pc_next[4].CLK
clk => pc_next[5].CLK
clk => pc_next[6].CLK
clk => pc_next[7].CLK
clk => pc_next[8].CLK
clk => pc_next[9].CLK
clk => pc_next[10].CLK
clk => pc_next[11].CLK
clk => pc_next[12].CLK
clk => pc_next[13].CLK
clk => pc_next[14].CLK
clk => pc_next[15].CLK
clk => pc_next[16].CLK
clk => pc_next[17].CLK
clk => pc_next[18].CLK
clk => pc_next[19].CLK
clk => pc_next[20].CLK
clk => pc_next[21].CLK
clk => pc_next[22].CLK
clk => pc_next[23].CLK
clk => pc_next[24].CLK
clk => pc_next[25].CLK
clk => pc_next[26].CLK
clk => pc_next[27].CLK
clk => pc_next[28].CLK
clk => pc_next[29].CLK
clk => pc_next[30].CLK
clk => pc_next[31].CLK
clk => ir_out[0]~reg0.CLK
clk => ir_out[1]~reg0.CLK
clk => ir_out[2]~reg0.CLK
clk => ir_out[3]~reg0.CLK
clk => ir_out[4]~reg0.CLK
clk => ir_out[5]~reg0.CLK
clk => ir_out[6]~reg0.CLK
clk => ir_out[7]~reg0.CLK
clk => ir_out[8]~reg0.CLK
clk => ir_out[9]~reg0.CLK
clk => ir_out[10]~reg0.CLK
clk => ir_out[11]~reg0.CLK
clk => ir_out[12]~reg0.CLK
clk => ir_out[13]~reg0.CLK
clk => ir_out[14]~reg0.CLK
clk => ir_out[15]~reg0.CLK
clk => ir_out[16]~reg0.CLK
clk => ir_out[17]~reg0.CLK
clk => ir_out[18]~reg0.CLK
clk => ir_out[19]~reg0.CLK
clk => ir_out[20]~reg0.CLK
clk => ir_out[21]~reg0.CLK
clk => ir_out[22]~reg0.CLK
clk => ir_out[23]~reg0.CLK
clk => ir_out[24]~reg0.CLK
clk => ir_out[25]~reg0.CLK
clk => ir_out[26]~reg0.CLK
clk => ir_out[27]~reg0.CLK
clk => ir_out[28]~reg0.CLK
clk => ir_out[29]~reg0.CLK
clk => ir_out[30]~reg0.CLK
clk => ir_out[31]~reg0.CLK
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => pc[14].CLK
clk => pc[15].CLK
clk => pc[16].CLK
clk => pc[17].CLK
clk => pc[18].CLK
clk => pc[19].CLK
clk => pc[20].CLK
clk => pc[21].CLK
clk => pc[22].CLK
clk => pc[23].CLK
clk => pc[24].CLK
clk => pc[25].CLK
clk => pc[26].CLK
clk => pc[27].CLK
clk => pc[28].CLK
clk => pc[29].CLK
clk => pc[30].CLK
clk => pc[31].CLK
adr_out[0] <= adr_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[1] <= adr_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[2] <= adr_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[3] <= adr_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[4] <= adr_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[5] <= adr_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[6] <= adr_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[7] <= adr_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[8] <= adr_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[9] <= adr_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[10] <= adr_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[11] <= adr_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[12] <= adr_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[13] <= adr_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[14] <= adr_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[15] <= adr_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[16] <= adr_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[17] <= adr_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[18] <= adr_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[19] <= adr_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[20] <= adr_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[21] <= adr_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[22] <= adr_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[23] <= adr_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[24] <= adr_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[25] <= adr_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[26] <= adr_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[27] <= adr_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[28] <= adr_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[29] <= adr_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[30] <= adr_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
adr_out[31] <= adr_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_in[0] => ir_out[0]~reg0.DATAIN
ir_in[1] => ir_out[1]~reg0.DATAIN
ir_in[2] => ir_out[2]~reg0.DATAIN
ir_in[3] => ir_out[3]~reg0.DATAIN
ir_in[4] => ir_out[4]~reg0.DATAIN
ir_in[5] => ir_out[5]~reg0.DATAIN
ir_in[6] => ir_out[6]~reg0.DATAIN
ir_in[7] => ir_out[7]~reg0.DATAIN
ir_in[8] => ir_out[8]~reg0.DATAIN
ir_in[9] => ir_out[9]~reg0.DATAIN
ir_in[10] => ir_out[10]~reg0.DATAIN
ir_in[11] => ir_out[11]~reg0.DATAIN
ir_in[12] => ir_out[12]~reg0.DATAIN
ir_in[13] => ir_out[13]~reg0.DATAIN
ir_in[14] => ir_out[14]~reg0.DATAIN
ir_in[15] => ir_out[15]~reg0.DATAIN
ir_in[16] => ir_out[16]~reg0.DATAIN
ir_in[17] => ir_out[17]~reg0.DATAIN
ir_in[18] => ir_out[18]~reg0.DATAIN
ir_in[19] => ir_out[19]~reg0.DATAIN
ir_in[20] => ir_out[20]~reg0.DATAIN
ir_in[21] => ir_out[21]~reg0.DATAIN
ir_in[22] => ir_out[22]~reg0.DATAIN
ir_in[23] => ir_out[23]~reg0.DATAIN
ir_in[24] => ir_out[24]~reg0.DATAIN
ir_in[25] => ir_out[25]~reg0.DATAIN
ir_in[26] => ir_out[26]~reg0.DATAIN
ir_in[27] => ir_out[27]~reg0.DATAIN
ir_in[28] => ir_out[28]~reg0.DATAIN
ir_in[29] => ir_out[29]~reg0.DATAIN
ir_in[30] => ir_out[30]~reg0.DATAIN
ir_in[31] => ir_out[31]~reg0.DATAIN
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= ir_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= ir_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= ir_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[8] <= ir_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[9] <= ir_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[10] <= ir_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[11] <= ir_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[12] <= ir_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[13] <= ir_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[14] <= ir_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[15] <= ir_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[16] <= ir_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[17] <= ir_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[18] <= ir_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[19] <= ir_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[20] <= ir_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[21] <= ir_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[22] <= ir_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[23] <= ir_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[24] <= ir_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[25] <= ir_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[26] <= ir_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[27] <= ir_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[28] <= ir_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[29] <= ir_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[30] <= ir_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[31] <= ir_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_in[0] => ~NO_FANOUT~
new_pc_in[1] => ~NO_FANOUT~
new_pc_in[2] => ~NO_FANOUT~
new_pc_in[3] => ~NO_FANOUT~
new_pc_in[4] => ~NO_FANOUT~
new_pc_in[5] => ~NO_FANOUT~
new_pc_in[6] => ~NO_FANOUT~
new_pc_in[7] => ~NO_FANOUT~
new_pc_in[8] => ~NO_FANOUT~
new_pc_in[9] => ~NO_FANOUT~
new_pc_in[10] => ~NO_FANOUT~
new_pc_in[11] => ~NO_FANOUT~
new_pc_in[12] => ~NO_FANOUT~
new_pc_in[13] => ~NO_FANOUT~
new_pc_in[14] => ~NO_FANOUT~
new_pc_in[15] => ~NO_FANOUT~
new_pc_in[16] => ~NO_FANOUT~
new_pc_in[17] => ~NO_FANOUT~
new_pc_in[18] => ~NO_FANOUT~
new_pc_in[19] => ~NO_FANOUT~
new_pc_in[20] => ~NO_FANOUT~
new_pc_in[21] => ~NO_FANOUT~
new_pc_in[22] => ~NO_FANOUT~
new_pc_in[23] => ~NO_FANOUT~
new_pc_in[24] => ~NO_FANOUT~
new_pc_in[25] => ~NO_FANOUT~
new_pc_in[26] => ~NO_FANOUT~
new_pc_in[27] => ~NO_FANOUT~
new_pc_in[28] => ~NO_FANOUT~
new_pc_in[29] => ~NO_FANOUT~
new_pc_in[30] => ~NO_FANOUT~
new_pc_in[31] => ~NO_FANOUT~
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|ID_BLOCK:ID_BLOCK
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
clk => pc_out[16]~reg0.CLK
clk => pc_out[17]~reg0.CLK
clk => pc_out[18]~reg0.CLK
clk => pc_out[19]~reg0.CLK
clk => pc_out[20]~reg0.CLK
clk => pc_out[21]~reg0.CLK
clk => pc_out[22]~reg0.CLK
clk => pc_out[23]~reg0.CLK
clk => pc_out[24]~reg0.CLK
clk => pc_out[25]~reg0.CLK
clk => pc_out[26]~reg0.CLK
clk => pc_out[27]~reg0.CLK
clk => pc_out[28]~reg0.CLK
clk => pc_out[29]~reg0.CLK
clk => pc_out[30]~reg0.CLK
clk => pc_out[31]~reg0.CLK
clk => imm[0].CLK
clk => imm[0]~en.CLK
clk => imm[1].CLK
clk => imm[1]~en.CLK
clk => imm[2].CLK
clk => imm[2]~en.CLK
clk => imm[3].CLK
clk => imm[3]~en.CLK
clk => imm[4].CLK
clk => imm[4]~en.CLK
clk => imm[5].CLK
clk => imm[5]~en.CLK
clk => imm[6].CLK
clk => imm[6]~en.CLK
clk => imm[7].CLK
clk => imm[7]~en.CLK
clk => imm[8].CLK
clk => imm[8]~en.CLK
clk => imm[9].CLK
clk => imm[9]~en.CLK
clk => imm[10].CLK
clk => imm[10]~en.CLK
clk => imm[11].CLK
clk => imm[11]~en.CLK
clk => imm[12].CLK
clk => imm[12]~en.CLK
clk => imm[13].CLK
clk => imm[13]~en.CLK
clk => imm[14].CLK
clk => imm[14]~en.CLK
clk => imm[15].CLK
clk => imm[15]~en.CLK
clk => Rd_out[0]~reg0.CLK
clk => Rd_out[0]~en.CLK
clk => Rd_out[1]~reg0.CLK
clk => Rd_out[1]~en.CLK
clk => Rd_out[2]~reg0.CLK
clk => Rd_out[2]~en.CLK
clk => Rd_out[3]~reg0.CLK
clk => Rd_out[3]~en.CLK
clk => Rd_out[4]~reg0.CLK
clk => Rd_out[4]~en.CLK
clk => Rs2_out[0]~reg0.CLK
clk => Rs2_out[0]~en.CLK
clk => Rs2_out[1]~reg0.CLK
clk => Rs2_out[1]~en.CLK
clk => Rs2_out[2]~reg0.CLK
clk => Rs2_out[2]~en.CLK
clk => Rs2_out[3]~reg0.CLK
clk => Rs2_out[3]~en.CLK
clk => Rs2_out[4]~reg0.CLK
clk => Rs2_out[4]~en.CLK
clk => Rs1_out[0]~reg0.CLK
clk => Rs1_out[0]~en.CLK
clk => Rs1_out[1]~reg0.CLK
clk => Rs1_out[1]~en.CLK
clk => Rs1_out[2]~reg0.CLK
clk => Rs1_out[2]~en.CLK
clk => Rs1_out[3]~reg0.CLK
clk => Rs1_out[3]~en.CLK
clk => Rs1_out[4]~reg0.CLK
clk => Rs1_out[4]~en.CLK
clk => HALT_out~reg0.CLK
clk => HALT_out~en.CLK
clk => BLE_out~reg0.CLK
clk => BLE_out~en.CLK
clk => BGE_out~reg0.CLK
clk => BGE_out~en.CLK
clk => BLT_out~reg0.CLK
clk => BLT_out~en.CLK
clk => BGT_out~reg0.CLK
clk => BGT_out~en.CLK
clk => BNQ_out~reg0.CLK
clk => BNQ_out~en.CLK
clk => BEQ_out~reg0.CLK
clk => BEQ_out~en.CLK
clk => POP_out~reg0.CLK
clk => POP_out~en.CLK
clk => PUSH_out~reg0.CLK
clk => PUSH_out~en.CLK
clk => RTS_out~reg0.CLK
clk => RTS_out~en.CLK
clk => JSR_out~reg0.CLK
clk => JSR_out~en.CLK
clk => JMP_out~reg0.CLK
clk => JMP_out~en.CLK
clk => ROR_out~reg0.CLK
clk => ROR_out~en.CLK
clk => ROL_out~reg0.CLK
clk => ROL_out~en.CLK
clk => SAR_out~reg0.CLK
clk => SAR_out~en.CLK
clk => SHL_out~reg0.CLK
clk => SHL_out~en.CLK
clk => SHR_out~reg0.CLK
clk => SHR_out~en.CLK
clk => NOT_out~reg0.CLK
clk => NOT_out~en.CLK
clk => XOR_out~reg0.CLK
clk => XOR_out~en.CLK
clk => OR_out~reg0.CLK
clk => OR_out~en.CLK
clk => AND_out~reg0.CLK
clk => AND_out~en.CLK
clk => SUBI_out~reg0.CLK
clk => SUBI_out~en.CLK
clk => ADDI_out~reg0.CLK
clk => ADDI_out~en.CLK
clk => SUB_out~reg0.CLK
clk => SUB_out~en.CLK
clk => ADD_out~reg0.CLK
clk => ADD_out~en.CLK
clk => MOVI_out~reg0.CLK
clk => MOVI_out~en.CLK
clk => MOV_out~reg0.CLK
clk => MOV_out~en.CLK
clk => STORE_out~reg0.CLK
clk => STORE_out~en.CLK
clk => LOAD_out~reg0.CLK
clk => LOAD_out~en.CLK
ir_in[0] => imm[0].DATAB
ir_in[0] => imm[0].DATAB
ir_in[0] => imm[0].DATAB
ir_in[0] => imm[0].DATAB
ir_in[0] => imm[0].DATAB
ir_in[0] => imm[0].DATAB
ir_in[0] => imm[0].DATAB
ir_in[0] => imm[0].DATAB
ir_in[0] => imm[0].DATAA
ir_in[1] => imm[1].DATAB
ir_in[1] => imm[1].DATAB
ir_in[1] => imm[1].DATAB
ir_in[1] => imm[1].DATAB
ir_in[1] => imm[1].DATAB
ir_in[1] => imm[1].DATAB
ir_in[1] => imm[1].DATAB
ir_in[1] => imm[1].DATAB
ir_in[1] => imm[1].DATAA
ir_in[2] => imm[2].DATAB
ir_in[2] => imm[2].DATAB
ir_in[2] => imm[2].DATAB
ir_in[2] => imm[2].DATAB
ir_in[2] => imm[2].DATAB
ir_in[2] => imm[2].DATAB
ir_in[2] => imm[2].DATAB
ir_in[2] => imm[2].DATAB
ir_in[2] => imm[2].DATAA
ir_in[3] => imm[3].DATAB
ir_in[3] => imm[3].DATAB
ir_in[3] => imm[3].DATAB
ir_in[3] => imm[3].DATAB
ir_in[3] => imm[3].DATAB
ir_in[3] => imm[3].DATAB
ir_in[3] => imm[3].DATAB
ir_in[3] => imm[3].DATAB
ir_in[3] => imm[3].DATAA
ir_in[4] => imm[4].DATAB
ir_in[4] => imm[4].DATAB
ir_in[4] => imm[4].DATAB
ir_in[4] => imm[4].DATAB
ir_in[4] => imm[4].DATAB
ir_in[4] => imm[4].DATAB
ir_in[4] => imm[4].DATAB
ir_in[4] => imm[4].DATAB
ir_in[4] => imm[4].DATAA
ir_in[5] => imm[5].DATAB
ir_in[5] => imm[5].DATAB
ir_in[5] => imm[5].DATAB
ir_in[5] => imm[5].DATAB
ir_in[5] => imm[5].DATAB
ir_in[5] => imm[5].DATAB
ir_in[5] => imm[5].DATAB
ir_in[5] => imm[5].DATAB
ir_in[5] => imm[5].DATAA
ir_in[6] => imm[6].DATAB
ir_in[6] => imm[6].DATAB
ir_in[6] => imm[6].DATAB
ir_in[6] => imm[6].DATAB
ir_in[6] => imm[6].DATAB
ir_in[6] => imm[6].DATAB
ir_in[6] => imm[6].DATAB
ir_in[6] => imm[6].DATAB
ir_in[6] => imm[6].DATAA
ir_in[7] => imm[7].DATAB
ir_in[7] => imm[7].DATAB
ir_in[7] => imm[7].DATAB
ir_in[7] => imm[7].DATAB
ir_in[7] => imm[7].DATAB
ir_in[7] => imm[7].DATAB
ir_in[7] => imm[7].DATAB
ir_in[7] => imm[7].DATAB
ir_in[7] => imm[7].DATAA
ir_in[8] => imm[8].DATAB
ir_in[8] => imm[8].DATAB
ir_in[8] => imm[8].DATAB
ir_in[8] => imm[8].DATAB
ir_in[8] => imm[8].DATAB
ir_in[8] => imm[8].DATAB
ir_in[8] => imm[8].DATAB
ir_in[8] => imm[8].DATAB
ir_in[8] => imm[8].DATAA
ir_in[9] => imm[9].DATAB
ir_in[9] => imm[9].DATAB
ir_in[9] => imm[9].DATAB
ir_in[9] => imm[9].DATAB
ir_in[9] => imm[9].DATAB
ir_in[9] => imm[9].DATAB
ir_in[9] => imm[9].DATAB
ir_in[9] => imm[9].DATAB
ir_in[9] => imm[9].DATAA
ir_in[10] => imm[10].DATAB
ir_in[10] => imm[10].DATAB
ir_in[10] => imm[10].DATAB
ir_in[10] => imm[10].DATAB
ir_in[10] => imm[10].DATAB
ir_in[10] => imm[10].DATAB
ir_in[10] => imm[10].DATAB
ir_in[10] => imm[10].DATAB
ir_in[10] => imm[10].DATAA
ir_in[11] => imm[0].DATAB
ir_in[11] => imm[0].DATAB
ir_in[11] => imm[0].DATAB
ir_in[11] => imm[0].DATAB
ir_in[11] => imm[0].DATAB
ir_in[11] => imm[11].DATAA
ir_in[11] => imm[11].DATAB
ir_in[11] => imm[11].DATAB
ir_in[11] => imm[11].DATAB
ir_in[11] => imm[11].DATAB
ir_in[11] => imm[11].DATAB
ir_in[11] => Rs2_out[0].DATAB
ir_in[11] => Rs2_out[0].DATAB
ir_in[11] => Rs2_out[0].DATAB
ir_in[11] => Rs2_out[0].DATAB
ir_in[11] => Rs2_out[0].DATAB
ir_in[11] => Rs2_out[0].DATAB
ir_in[11] => Rs2_out[0].DATAA
ir_in[12] => imm[1].DATAB
ir_in[12] => imm[1].DATAB
ir_in[12] => imm[1].DATAB
ir_in[12] => imm[1].DATAB
ir_in[12] => imm[1].DATAB
ir_in[12] => imm[12].DATAA
ir_in[12] => imm[12].DATAB
ir_in[12] => imm[12].DATAB
ir_in[12] => imm[12].DATAB
ir_in[12] => imm[12].DATAB
ir_in[12] => imm[12].DATAB
ir_in[12] => Rs2_out[1].DATAB
ir_in[12] => Rs2_out[1].DATAB
ir_in[12] => Rs2_out[1].DATAB
ir_in[12] => Rs2_out[1].DATAB
ir_in[12] => Rs2_out[1].DATAB
ir_in[12] => Rs2_out[1].DATAB
ir_in[12] => Rs2_out[1].DATAA
ir_in[13] => imm[2].DATAB
ir_in[13] => imm[2].DATAB
ir_in[13] => imm[2].DATAB
ir_in[13] => imm[2].DATAB
ir_in[13] => imm[2].DATAB
ir_in[13] => imm[13].DATAA
ir_in[13] => imm[13].DATAB
ir_in[13] => imm[13].DATAB
ir_in[13] => imm[13].DATAB
ir_in[13] => imm[13].DATAB
ir_in[13] => imm[13].DATAB
ir_in[13] => Rs2_out[2].DATAB
ir_in[13] => Rs2_out[2].DATAB
ir_in[13] => Rs2_out[2].DATAB
ir_in[13] => Rs2_out[2].DATAB
ir_in[13] => Rs2_out[2].DATAB
ir_in[13] => Rs2_out[2].DATAB
ir_in[13] => Rs2_out[2].DATAA
ir_in[14] => imm[3].DATAB
ir_in[14] => imm[3].DATAB
ir_in[14] => imm[3].DATAB
ir_in[14] => imm[3].DATAB
ir_in[14] => imm[3].DATAB
ir_in[14] => imm[14].DATAA
ir_in[14] => imm[14].DATAB
ir_in[14] => imm[14].DATAB
ir_in[14] => imm[14].DATAB
ir_in[14] => imm[14].DATAB
ir_in[14] => imm[14].DATAB
ir_in[14] => Rs2_out[3].DATAB
ir_in[14] => Rs2_out[3].DATAB
ir_in[14] => Rs2_out[3].DATAB
ir_in[14] => Rs2_out[3].DATAB
ir_in[14] => Rs2_out[3].DATAB
ir_in[14] => Rs2_out[3].DATAB
ir_in[14] => Rs2_out[3].DATAA
ir_in[15] => imm[4].DATAB
ir_in[15] => imm[4].DATAB
ir_in[15] => imm[4].DATAB
ir_in[15] => imm[4].DATAB
ir_in[15] => imm[4].DATAB
ir_in[15] => imm[15].DATAA
ir_in[15] => imm[15].DATAB
ir_in[15] => imm[15].DATAB
ir_in[15] => imm[15].DATAB
ir_in[15] => imm[15].DATAB
ir_in[15] => imm[15].DATAB
ir_in[15] => Rs2_out[4].DATAB
ir_in[15] => Rs2_out[4].DATAB
ir_in[15] => Rs2_out[4].DATAB
ir_in[15] => Rs2_out[4].DATAB
ir_in[15] => Rs2_out[4].DATAB
ir_in[15] => Rs2_out[4].DATAB
ir_in[15] => Rs2_out[4].DATAA
ir_in[16] => Rs2_out[0].DATAB
ir_in[16] => Rs1_out[0]~reg0.DATAIN
ir_in[17] => Rs2_out[1].DATAB
ir_in[17] => Rs1_out[1]~reg0.DATAIN
ir_in[18] => Rs2_out[2].DATAB
ir_in[18] => Rs1_out[2]~reg0.DATAIN
ir_in[19] => Rs2_out[3].DATAB
ir_in[19] => Rs1_out[3]~reg0.DATAIN
ir_in[20] => Rs2_out[4].DATAB
ir_in[20] => Rs1_out[4]~reg0.DATAIN
ir_in[21] => imm[11].DATAB
ir_in[21] => imm[11].DATAB
ir_in[21] => imm[11].DATAB
ir_in[21] => imm[11].DATAB
ir_in[21] => imm[11].DATAB
ir_in[21] => imm[11].DATAB
ir_in[21] => imm[11].DATAB
ir_in[21] => Rd_out[0]~reg0.DATAIN
ir_in[22] => imm[12].DATAB
ir_in[22] => imm[12].DATAB
ir_in[22] => imm[12].DATAB
ir_in[22] => imm[12].DATAB
ir_in[22] => imm[12].DATAB
ir_in[22] => imm[12].DATAB
ir_in[22] => imm[12].DATAB
ir_in[22] => Rd_out[1]~reg0.DATAIN
ir_in[23] => imm[13].DATAB
ir_in[23] => imm[13].DATAB
ir_in[23] => imm[13].DATAB
ir_in[23] => imm[13].DATAB
ir_in[23] => imm[13].DATAB
ir_in[23] => imm[13].DATAB
ir_in[23] => imm[13].DATAB
ir_in[23] => Rd_out[2]~reg0.DATAIN
ir_in[24] => imm[14].DATAB
ir_in[24] => imm[14].DATAB
ir_in[24] => imm[14].DATAB
ir_in[24] => imm[14].DATAB
ir_in[24] => imm[14].DATAB
ir_in[24] => imm[14].DATAB
ir_in[24] => imm[14].DATAB
ir_in[24] => Rd_out[3]~reg0.DATAIN
ir_in[25] => imm[15].DATAB
ir_in[25] => imm[15].DATAB
ir_in[25] => imm[15].DATAB
ir_in[25] => imm[15].DATAB
ir_in[25] => imm[15].DATAB
ir_in[25] => imm[15].DATAB
ir_in[25] => imm[15].DATAB
ir_in[25] => Rd_out[4]~reg0.DATAIN
ir_in[26] => Equal0.IN11
ir_in[26] => Equal1.IN11
ir_in[26] => Equal2.IN11
ir_in[26] => Equal3.IN11
ir_in[26] => Equal4.IN11
ir_in[26] => Equal5.IN11
ir_in[26] => Equal6.IN11
ir_in[26] => Equal7.IN11
ir_in[26] => Equal8.IN11
ir_in[26] => Equal9.IN11
ir_in[26] => Equal10.IN11
ir_in[26] => Equal11.IN11
ir_in[26] => Equal12.IN11
ir_in[26] => Equal13.IN11
ir_in[26] => Equal14.IN11
ir_in[26] => Equal15.IN11
ir_in[26] => Equal16.IN11
ir_in[26] => Equal17.IN11
ir_in[26] => Equal18.IN11
ir_in[26] => Equal19.IN11
ir_in[26] => Equal20.IN11
ir_in[26] => Equal21.IN11
ir_in[26] => Equal22.IN11
ir_in[26] => Equal23.IN11
ir_in[26] => Equal24.IN11
ir_in[26] => Equal25.IN11
ir_in[26] => Equal26.IN11
ir_in[26] => Equal27.IN11
ir_in[26] => Equal28.IN11
ir_in[27] => Equal0.IN10
ir_in[27] => Equal1.IN10
ir_in[27] => Equal2.IN10
ir_in[27] => Equal3.IN10
ir_in[27] => Equal4.IN10
ir_in[27] => Equal5.IN10
ir_in[27] => Equal6.IN10
ir_in[27] => Equal7.IN10
ir_in[27] => Equal8.IN10
ir_in[27] => Equal9.IN10
ir_in[27] => Equal10.IN10
ir_in[27] => Equal11.IN10
ir_in[27] => Equal12.IN10
ir_in[27] => Equal13.IN10
ir_in[27] => Equal14.IN10
ir_in[27] => Equal15.IN10
ir_in[27] => Equal16.IN10
ir_in[27] => Equal17.IN10
ir_in[27] => Equal18.IN10
ir_in[27] => Equal19.IN10
ir_in[27] => Equal20.IN10
ir_in[27] => Equal21.IN10
ir_in[27] => Equal22.IN10
ir_in[27] => Equal23.IN10
ir_in[27] => Equal24.IN10
ir_in[27] => Equal25.IN10
ir_in[27] => Equal26.IN10
ir_in[27] => Equal27.IN10
ir_in[27] => Equal28.IN10
ir_in[28] => Equal0.IN9
ir_in[28] => Equal1.IN9
ir_in[28] => Equal2.IN9
ir_in[28] => Equal3.IN9
ir_in[28] => Equal4.IN9
ir_in[28] => Equal5.IN9
ir_in[28] => Equal6.IN9
ir_in[28] => Equal7.IN9
ir_in[28] => Equal8.IN9
ir_in[28] => Equal9.IN9
ir_in[28] => Equal10.IN9
ir_in[28] => Equal11.IN9
ir_in[28] => Equal12.IN9
ir_in[28] => Equal13.IN9
ir_in[28] => Equal14.IN9
ir_in[28] => Equal15.IN9
ir_in[28] => Equal16.IN9
ir_in[28] => Equal17.IN9
ir_in[28] => Equal18.IN9
ir_in[28] => Equal19.IN9
ir_in[28] => Equal20.IN9
ir_in[28] => Equal21.IN9
ir_in[28] => Equal22.IN9
ir_in[28] => Equal23.IN9
ir_in[28] => Equal24.IN9
ir_in[28] => Equal25.IN9
ir_in[28] => Equal26.IN9
ir_in[28] => Equal27.IN9
ir_in[28] => Equal28.IN9
ir_in[29] => Equal0.IN8
ir_in[29] => Equal1.IN8
ir_in[29] => Equal2.IN8
ir_in[29] => Equal3.IN8
ir_in[29] => Equal4.IN8
ir_in[29] => Equal5.IN8
ir_in[29] => Equal6.IN8
ir_in[29] => Equal7.IN8
ir_in[29] => Equal8.IN8
ir_in[29] => Equal9.IN8
ir_in[29] => Equal10.IN8
ir_in[29] => Equal11.IN8
ir_in[29] => Equal12.IN8
ir_in[29] => Equal13.IN8
ir_in[29] => Equal14.IN8
ir_in[29] => Equal15.IN8
ir_in[29] => Equal16.IN8
ir_in[29] => Equal17.IN8
ir_in[29] => Equal18.IN8
ir_in[29] => Equal19.IN8
ir_in[29] => Equal20.IN8
ir_in[29] => Equal21.IN8
ir_in[29] => Equal22.IN8
ir_in[29] => Equal23.IN8
ir_in[29] => Equal24.IN8
ir_in[29] => Equal25.IN8
ir_in[29] => Equal26.IN8
ir_in[29] => Equal27.IN8
ir_in[29] => Equal28.IN8
ir_in[30] => Equal0.IN7
ir_in[30] => Equal1.IN7
ir_in[30] => Equal2.IN7
ir_in[30] => Equal3.IN7
ir_in[30] => Equal4.IN7
ir_in[30] => Equal5.IN7
ir_in[30] => Equal6.IN7
ir_in[30] => Equal7.IN7
ir_in[30] => Equal8.IN7
ir_in[30] => Equal9.IN7
ir_in[30] => Equal10.IN7
ir_in[30] => Equal11.IN7
ir_in[30] => Equal12.IN7
ir_in[30] => Equal13.IN7
ir_in[30] => Equal14.IN7
ir_in[30] => Equal15.IN7
ir_in[30] => Equal16.IN7
ir_in[30] => Equal17.IN7
ir_in[30] => Equal18.IN7
ir_in[30] => Equal19.IN7
ir_in[30] => Equal20.IN7
ir_in[30] => Equal21.IN7
ir_in[30] => Equal22.IN7
ir_in[30] => Equal23.IN7
ir_in[30] => Equal24.IN7
ir_in[30] => Equal25.IN7
ir_in[30] => Equal26.IN7
ir_in[30] => Equal27.IN7
ir_in[30] => Equal28.IN7
ir_in[31] => Equal0.IN6
ir_in[31] => Equal1.IN6
ir_in[31] => Equal2.IN6
ir_in[31] => Equal3.IN6
ir_in[31] => Equal4.IN6
ir_in[31] => Equal5.IN6
ir_in[31] => Equal6.IN6
ir_in[31] => Equal7.IN6
ir_in[31] => Equal8.IN6
ir_in[31] => Equal9.IN6
ir_in[31] => Equal10.IN6
ir_in[31] => Equal11.IN6
ir_in[31] => Equal12.IN6
ir_in[31] => Equal13.IN6
ir_in[31] => Equal14.IN6
ir_in[31] => Equal15.IN6
ir_in[31] => Equal16.IN6
ir_in[31] => Equal17.IN6
ir_in[31] => Equal18.IN6
ir_in[31] => Equal19.IN6
ir_in[31] => Equal20.IN6
ir_in[31] => Equal21.IN6
ir_in[31] => Equal22.IN6
ir_in[31] => Equal23.IN6
ir_in[31] => Equal24.IN6
ir_in[31] => Equal25.IN6
ir_in[31] => Equal26.IN6
ir_in[31] => Equal27.IN6
ir_in[31] => Equal28.IN6
LOAD_out <= LOAD_out.DB_MAX_OUTPUT_PORT_TYPE
STORE_out <= STORE_out.DB_MAX_OUTPUT_PORT_TYPE
MOV_out <= MOV_out.DB_MAX_OUTPUT_PORT_TYPE
MOVI_out <= MOVI_out.DB_MAX_OUTPUT_PORT_TYPE
ADD_out <= ADD_out.DB_MAX_OUTPUT_PORT_TYPE
SUB_out <= SUB_out.DB_MAX_OUTPUT_PORT_TYPE
ADDI_out <= ADDI_out.DB_MAX_OUTPUT_PORT_TYPE
SUBI_out <= SUBI_out.DB_MAX_OUTPUT_PORT_TYPE
AND_out <= AND_out.DB_MAX_OUTPUT_PORT_TYPE
OR_out <= OR_out.DB_MAX_OUTPUT_PORT_TYPE
XOR_out <= XOR_out.DB_MAX_OUTPUT_PORT_TYPE
NOT_out <= NOT_out.DB_MAX_OUTPUT_PORT_TYPE
SHR_out <= SHR_out.DB_MAX_OUTPUT_PORT_TYPE
SHL_out <= SHL_out.DB_MAX_OUTPUT_PORT_TYPE
SAR_out <= SAR_out.DB_MAX_OUTPUT_PORT_TYPE
ROL_out <= ROL_out.DB_MAX_OUTPUT_PORT_TYPE
ROR_out <= ROR_out.DB_MAX_OUTPUT_PORT_TYPE
JMP_out <= JMP_out.DB_MAX_OUTPUT_PORT_TYPE
JSR_out <= JSR_out.DB_MAX_OUTPUT_PORT_TYPE
RTS_out <= RTS_out.DB_MAX_OUTPUT_PORT_TYPE
PUSH_out <= PUSH_out.DB_MAX_OUTPUT_PORT_TYPE
POP_out <= POP_out.DB_MAX_OUTPUT_PORT_TYPE
BEQ_out <= BEQ_out.DB_MAX_OUTPUT_PORT_TYPE
BNQ_out <= BNQ_out.DB_MAX_OUTPUT_PORT_TYPE
BGT_out <= BGT_out.DB_MAX_OUTPUT_PORT_TYPE
BLT_out <= BLT_out.DB_MAX_OUTPUT_PORT_TYPE
BGE_out <= BGE_out.DB_MAX_OUTPUT_PORT_TYPE
BLE_out <= BLE_out.DB_MAX_OUTPUT_PORT_TYPE
HALT_out <= HALT_out.DB_MAX_OUTPUT_PORT_TYPE
Rs1_out[0] <= Rs1_out[0].DB_MAX_OUTPUT_PORT_TYPE
Rs1_out[1] <= Rs1_out[1].DB_MAX_OUTPUT_PORT_TYPE
Rs1_out[2] <= Rs1_out[2].DB_MAX_OUTPUT_PORT_TYPE
Rs1_out[3] <= Rs1_out[3].DB_MAX_OUTPUT_PORT_TYPE
Rs1_out[4] <= Rs1_out[4].DB_MAX_OUTPUT_PORT_TYPE
Rs2_out[0] <= Rs2_out[0].DB_MAX_OUTPUT_PORT_TYPE
Rs2_out[1] <= Rs2_out[1].DB_MAX_OUTPUT_PORT_TYPE
Rs2_out[2] <= Rs2_out[2].DB_MAX_OUTPUT_PORT_TYPE
Rs2_out[3] <= Rs2_out[3].DB_MAX_OUTPUT_PORT_TYPE
Rs2_out[4] <= Rs2_out[4].DB_MAX_OUTPUT_PORT_TYPE
Rd_out[0] <= Rd_out[0].DB_MAX_OUTPUT_PORT_TYPE
Rd_out[1] <= Rd_out[1].DB_MAX_OUTPUT_PORT_TYPE
Rd_out[2] <= Rd_out[2].DB_MAX_OUTPUT_PORT_TYPE
Rd_out[3] <= Rd_out[3].DB_MAX_OUTPUT_PORT_TYPE
Rd_out[4] <= Rd_out[4].DB_MAX_OUTPUT_PORT_TYPE
imm_out[0] <= imm[0].DB_MAX_OUTPUT_PORT_TYPE
imm_out[1] <= imm[1].DB_MAX_OUTPUT_PORT_TYPE
imm_out[2] <= imm[2].DB_MAX_OUTPUT_PORT_TYPE
imm_out[3] <= imm[3].DB_MAX_OUTPUT_PORT_TYPE
imm_out[4] <= imm[4].DB_MAX_OUTPUT_PORT_TYPE
imm_out[5] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
imm_out[6] <= imm[6].DB_MAX_OUTPUT_PORT_TYPE
imm_out[7] <= imm[7].DB_MAX_OUTPUT_PORT_TYPE
imm_out[8] <= imm[8].DB_MAX_OUTPUT_PORT_TYPE
imm_out[9] <= imm[9].DB_MAX_OUTPUT_PORT_TYPE
imm_out[10] <= imm[10].DB_MAX_OUTPUT_PORT_TYPE
imm_out[11] <= imm[11].DB_MAX_OUTPUT_PORT_TYPE
imm_out[12] <= imm[12].DB_MAX_OUTPUT_PORT_TYPE
imm_out[13] <= imm[13].DB_MAX_OUTPUT_PORT_TYPE
imm_out[14] <= imm[14].DB_MAX_OUTPUT_PORT_TYPE
imm_out[15] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[16] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[17] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[18] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[19] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[20] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[21] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[22] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[23] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[24] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[25] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[26] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[27] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[28] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[29] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[30] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm_out[31] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
pc_in[0] => pc_out[0]~reg0.DATAIN
pc_in[1] => pc_out[1]~reg0.DATAIN
pc_in[2] => pc_out[2]~reg0.DATAIN
pc_in[3] => pc_out[3]~reg0.DATAIN
pc_in[4] => pc_out[4]~reg0.DATAIN
pc_in[5] => pc_out[5]~reg0.DATAIN
pc_in[6] => pc_out[6]~reg0.DATAIN
pc_in[7] => pc_out[7]~reg0.DATAIN
pc_in[8] => pc_out[8]~reg0.DATAIN
pc_in[9] => pc_out[9]~reg0.DATAIN
pc_in[10] => pc_out[10]~reg0.DATAIN
pc_in[11] => pc_out[11]~reg0.DATAIN
pc_in[12] => pc_out[12]~reg0.DATAIN
pc_in[13] => pc_out[13]~reg0.DATAIN
pc_in[14] => pc_out[14]~reg0.DATAIN
pc_in[15] => pc_out[15]~reg0.DATAIN
pc_in[16] => pc_out[16]~reg0.DATAIN
pc_in[17] => pc_out[17]~reg0.DATAIN
pc_in[18] => pc_out[18]~reg0.DATAIN
pc_in[19] => pc_out[19]~reg0.DATAIN
pc_in[20] => pc_out[20]~reg0.DATAIN
pc_in[21] => pc_out[21]~reg0.DATAIN
pc_in[22] => pc_out[22]~reg0.DATAIN
pc_in[23] => pc_out[23]~reg0.DATAIN
pc_in[24] => pc_out[24]~reg0.DATAIN
pc_in[25] => pc_out[25]~reg0.DATAIN
pc_in[26] => pc_out[26]~reg0.DATAIN
pc_in[27] => pc_out[27]~reg0.DATAIN
pc_in[28] => pc_out[28]~reg0.DATAIN
pc_in[29] => pc_out[29]~reg0.DATAIN
pc_in[30] => pc_out[30]~reg0.DATAIN
pc_in[31] => pc_out[31]~reg0.DATAIN
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU|EX_BLOCK:EX_BLOCK
clk => rdReg2_out~reg0.CLK
clk => reg2_no_out[0]~reg0.CLK
clk => reg2_no_out[1]~reg0.CLK
clk => reg2_no_out[2]~reg0.CLK
clk => reg2_no_out[3]~reg0.CLK
clk => reg2_no_out[4]~reg0.CLK
clk => rdReg1_out~reg0.CLK
clk => reg1_no_out[0]~reg0.CLK
clk => reg1_no_out[1]~reg0.CLK
clk => reg1_no_out[2]~reg0.CLK
clk => reg1_no_out[3]~reg0.CLK
clk => reg1_no_out[4]~reg0.CLK
clk => new_pc_out[0]~reg0.CLK
clk => new_pc_out[1]~reg0.CLK
clk => new_pc_out[2]~reg0.CLK
clk => new_pc_out[3]~reg0.CLK
clk => new_pc_out[4]~reg0.CLK
clk => new_pc_out[5]~reg0.CLK
clk => new_pc_out[6]~reg0.CLK
clk => new_pc_out[7]~reg0.CLK
clk => new_pc_out[8]~reg0.CLK
clk => new_pc_out[9]~reg0.CLK
clk => new_pc_out[10]~reg0.CLK
clk => new_pc_out[11]~reg0.CLK
clk => new_pc_out[12]~reg0.CLK
clk => new_pc_out[13]~reg0.CLK
clk => new_pc_out[14]~reg0.CLK
clk => new_pc_out[15]~reg0.CLK
clk => new_pc_out[16]~reg0.CLK
clk => new_pc_out[17]~reg0.CLK
clk => new_pc_out[18]~reg0.CLK
clk => new_pc_out[19]~reg0.CLK
clk => new_pc_out[20]~reg0.CLK
clk => new_pc_out[21]~reg0.CLK
clk => new_pc_out[22]~reg0.CLK
clk => new_pc_out[23]~reg0.CLK
clk => new_pc_out[24]~reg0.CLK
clk => new_pc_out[25]~reg0.CLK
clk => new_pc_out[26]~reg0.CLK
clk => new_pc_out[27]~reg0.CLK
clk => new_pc_out[28]~reg0.CLK
clk => new_pc_out[29]~reg0.CLK
clk => new_pc_out[30]~reg0.CLK
clk => new_pc_out[31]~reg0.CLK
clk => store_out~reg0.CLK
clk => B_out[0]~reg0.CLK
clk => B_out[1]~reg0.CLK
clk => B_out[2]~reg0.CLK
clk => B_out[3]~reg0.CLK
clk => B_out[4]~reg0.CLK
clk => B_out[5]~reg0.CLK
clk => B_out[6]~reg0.CLK
clk => B_out[7]~reg0.CLK
clk => B_out[8]~reg0.CLK
clk => B_out[9]~reg0.CLK
clk => B_out[10]~reg0.CLK
clk => B_out[11]~reg0.CLK
clk => B_out[12]~reg0.CLK
clk => B_out[13]~reg0.CLK
clk => B_out[14]~reg0.CLK
clk => B_out[15]~reg0.CLK
clk => B_out[16]~reg0.CLK
clk => B_out[17]~reg0.CLK
clk => B_out[18]~reg0.CLK
clk => B_out[19]~reg0.CLK
clk => B_out[20]~reg0.CLK
clk => B_out[21]~reg0.CLK
clk => B_out[22]~reg0.CLK
clk => B_out[23]~reg0.CLK
clk => B_out[24]~reg0.CLK
clk => B_out[25]~reg0.CLK
clk => B_out[26]~reg0.CLK
clk => B_out[27]~reg0.CLK
clk => B_out[28]~reg0.CLK
clk => B_out[29]~reg0.CLK
clk => B_out[30]~reg0.CLK
clk => B_out[31]~reg0.CLK
clk => load_out~reg0.CLK
clk => Reg_out[0]~reg0.CLK
clk => Reg_out[1]~reg0.CLK
clk => Reg_out[2]~reg0.CLK
clk => Reg_out[3]~reg0.CLK
clk => Reg_out[4]~reg0.CLK
clk => ALU_out[0]~reg0.CLK
clk => ALU_out[1]~reg0.CLK
clk => ALU_out[2]~reg0.CLK
clk => ALU_out[3]~reg0.CLK
clk => ALU_out[4]~reg0.CLK
clk => ALU_out[5]~reg0.CLK
clk => ALU_out[6]~reg0.CLK
clk => ALU_out[7]~reg0.CLK
clk => ALU_out[8]~reg0.CLK
clk => ALU_out[9]~reg0.CLK
clk => ALU_out[10]~reg0.CLK
clk => ALU_out[11]~reg0.CLK
clk => ALU_out[12]~reg0.CLK
clk => ALU_out[13]~reg0.CLK
clk => ALU_out[14]~reg0.CLK
clk => ALU_out[15]~reg0.CLK
clk => ALU_out[16]~reg0.CLK
clk => ALU_out[17]~reg0.CLK
clk => ALU_out[18]~reg0.CLK
clk => ALU_out[19]~reg0.CLK
clk => ALU_out[20]~reg0.CLK
clk => ALU_out[21]~reg0.CLK
clk => ALU_out[22]~reg0.CLK
clk => ALU_out[23]~reg0.CLK
clk => ALU_out[24]~reg0.CLK
clk => ALU_out[25]~reg0.CLK
clk => ALU_out[26]~reg0.CLK
clk => ALU_out[27]~reg0.CLK
clk => ALU_out[28]~reg0.CLK
clk => ALU_out[29]~reg0.CLK
clk => ALU_out[30]~reg0.CLK
clk => ALU_out[31]~reg0.CLK
LOAD_in => reg1_no_out.OUTPUTSELECT
LOAD_in => reg1_no_out.OUTPUTSELECT
LOAD_in => reg1_no_out.OUTPUTSELECT
LOAD_in => reg1_no_out.OUTPUTSELECT
LOAD_in => reg1_no_out.OUTPUTSELECT
LOAD_in => rdReg1_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => ALU_out.OUTPUTSELECT
LOAD_in => Reg_out.OUTPUTSELECT
LOAD_in => Reg_out.OUTPUTSELECT
LOAD_in => Reg_out.OUTPUTSELECT
LOAD_in => Reg_out.OUTPUTSELECT
LOAD_in => Reg_out.OUTPUTSELECT
LOAD_in => load_out~reg0.ENA
STORE_in => reg1_no_out.OUTPUTSELECT
STORE_in => reg1_no_out.OUTPUTSELECT
STORE_in => reg1_no_out.OUTPUTSELECT
STORE_in => reg1_no_out.OUTPUTSELECT
STORE_in => reg1_no_out.OUTPUTSELECT
STORE_in => rdReg1_out.OUTPUTSELECT
STORE_in => reg2_no_out.OUTPUTSELECT
STORE_in => reg2_no_out.OUTPUTSELECT
STORE_in => reg2_no_out.OUTPUTSELECT
STORE_in => reg2_no_out.OUTPUTSELECT
STORE_in => reg2_no_out.OUTPUTSELECT
STORE_in => rdReg2_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => ALU_out.OUTPUTSELECT
STORE_in => store_out~reg0.ENA
STORE_in => B_out[0]~reg0.ENA
STORE_in => B_out[1]~reg0.ENA
STORE_in => B_out[2]~reg0.ENA
STORE_in => B_out[3]~reg0.ENA
STORE_in => B_out[4]~reg0.ENA
STORE_in => B_out[5]~reg0.ENA
STORE_in => B_out[6]~reg0.ENA
STORE_in => B_out[7]~reg0.ENA
STORE_in => B_out[8]~reg0.ENA
STORE_in => B_out[9]~reg0.ENA
STORE_in => B_out[10]~reg0.ENA
STORE_in => B_out[11]~reg0.ENA
STORE_in => B_out[12]~reg0.ENA
STORE_in => B_out[13]~reg0.ENA
STORE_in => B_out[14]~reg0.ENA
STORE_in => B_out[15]~reg0.ENA
STORE_in => B_out[16]~reg0.ENA
STORE_in => B_out[17]~reg0.ENA
STORE_in => B_out[18]~reg0.ENA
STORE_in => B_out[19]~reg0.ENA
STORE_in => B_out[20]~reg0.ENA
STORE_in => B_out[21]~reg0.ENA
STORE_in => B_out[22]~reg0.ENA
STORE_in => B_out[23]~reg0.ENA
STORE_in => B_out[24]~reg0.ENA
STORE_in => B_out[25]~reg0.ENA
STORE_in => B_out[26]~reg0.ENA
STORE_in => B_out[27]~reg0.ENA
STORE_in => B_out[28]~reg0.ENA
STORE_in => B_out[29]~reg0.ENA
STORE_in => B_out[30]~reg0.ENA
STORE_in => B_out[31]~reg0.ENA
MOV_in => reg1_no_out.OUTPUTSELECT
MOV_in => reg1_no_out.OUTPUTSELECT
MOV_in => reg1_no_out.OUTPUTSELECT
MOV_in => reg1_no_out.OUTPUTSELECT
MOV_in => reg1_no_out.OUTPUTSELECT
MOV_in => rdReg1_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => ALU_out.OUTPUTSELECT
MOV_in => Reg_out.OUTPUTSELECT
MOV_in => Reg_out.OUTPUTSELECT
MOV_in => Reg_out.OUTPUTSELECT
MOV_in => Reg_out.OUTPUTSELECT
MOV_in => Reg_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => ALU_out.OUTPUTSELECT
MOVI_in => Reg_out.OUTPUTSELECT
MOVI_in => Reg_out.OUTPUTSELECT
MOVI_in => Reg_out.OUTPUTSELECT
MOVI_in => Reg_out.OUTPUTSELECT
MOVI_in => Reg_out.OUTPUTSELECT
ADD_in => reg1_no_out.OUTPUTSELECT
ADD_in => reg1_no_out.OUTPUTSELECT
ADD_in => reg1_no_out.OUTPUTSELECT
ADD_in => reg1_no_out.OUTPUTSELECT
ADD_in => reg1_no_out.OUTPUTSELECT
ADD_in => rdReg1_out.OUTPUTSELECT
ADD_in => reg2_no_out.OUTPUTSELECT
ADD_in => reg2_no_out.OUTPUTSELECT
ADD_in => reg2_no_out.OUTPUTSELECT
ADD_in => reg2_no_out.OUTPUTSELECT
ADD_in => reg2_no_out.OUTPUTSELECT
ADD_in => rdReg2_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => ALU_out.OUTPUTSELECT
ADD_in => Reg_out.OUTPUTSELECT
ADD_in => Reg_out.OUTPUTSELECT
ADD_in => Reg_out.OUTPUTSELECT
ADD_in => Reg_out.OUTPUTSELECT
ADD_in => Reg_out.OUTPUTSELECT
SUB_in => reg1_no_out.OUTPUTSELECT
SUB_in => reg1_no_out.OUTPUTSELECT
SUB_in => reg1_no_out.OUTPUTSELECT
SUB_in => reg1_no_out.OUTPUTSELECT
SUB_in => reg1_no_out.OUTPUTSELECT
SUB_in => rdReg1_out.OUTPUTSELECT
SUB_in => reg2_no_out.OUTPUTSELECT
SUB_in => reg2_no_out.OUTPUTSELECT
SUB_in => reg2_no_out.OUTPUTSELECT
SUB_in => reg2_no_out.OUTPUTSELECT
SUB_in => reg2_no_out.OUTPUTSELECT
SUB_in => rdReg2_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => ALU_out.OUTPUTSELECT
SUB_in => Reg_out.OUTPUTSELECT
SUB_in => Reg_out.OUTPUTSELECT
SUB_in => Reg_out.OUTPUTSELECT
SUB_in => Reg_out.OUTPUTSELECT
SUB_in => Reg_out.OUTPUTSELECT
ADDI_in => reg1_no_out.OUTPUTSELECT
ADDI_in => reg1_no_out.OUTPUTSELECT
ADDI_in => reg1_no_out.OUTPUTSELECT
ADDI_in => reg1_no_out.OUTPUTSELECT
ADDI_in => reg1_no_out.OUTPUTSELECT
ADDI_in => rdReg1_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => ALU_out.OUTPUTSELECT
ADDI_in => Reg_out.OUTPUTSELECT
ADDI_in => Reg_out.OUTPUTSELECT
ADDI_in => Reg_out.OUTPUTSELECT
ADDI_in => Reg_out.OUTPUTSELECT
ADDI_in => Reg_out.OUTPUTSELECT
SUBI_in => reg1_no_out.OUTPUTSELECT
SUBI_in => reg1_no_out.OUTPUTSELECT
SUBI_in => reg1_no_out.OUTPUTSELECT
SUBI_in => reg1_no_out.OUTPUTSELECT
SUBI_in => reg1_no_out.OUTPUTSELECT
SUBI_in => rdReg1_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => ALU_out.OUTPUTSELECT
SUBI_in => Reg_out.OUTPUTSELECT
SUBI_in => Reg_out.OUTPUTSELECT
SUBI_in => Reg_out.OUTPUTSELECT
SUBI_in => Reg_out.OUTPUTSELECT
SUBI_in => Reg_out.OUTPUTSELECT
AND_in => reg1_no_out.OUTPUTSELECT
AND_in => reg1_no_out.OUTPUTSELECT
AND_in => reg1_no_out.OUTPUTSELECT
AND_in => reg1_no_out.OUTPUTSELECT
AND_in => reg1_no_out.OUTPUTSELECT
AND_in => rdReg1_out.OUTPUTSELECT
AND_in => reg2_no_out.OUTPUTSELECT
AND_in => reg2_no_out.OUTPUTSELECT
AND_in => reg2_no_out.OUTPUTSELECT
AND_in => reg2_no_out.OUTPUTSELECT
AND_in => reg2_no_out.OUTPUTSELECT
AND_in => rdReg2_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => ALU_out.OUTPUTSELECT
AND_in => Reg_out.OUTPUTSELECT
AND_in => Reg_out.OUTPUTSELECT
AND_in => Reg_out.OUTPUTSELECT
AND_in => Reg_out.OUTPUTSELECT
AND_in => Reg_out.OUTPUTSELECT
OR_in => reg1_no_out.OUTPUTSELECT
OR_in => reg1_no_out.OUTPUTSELECT
OR_in => reg1_no_out.OUTPUTSELECT
OR_in => reg1_no_out.OUTPUTSELECT
OR_in => reg1_no_out.OUTPUTSELECT
OR_in => rdReg1_out.OUTPUTSELECT
OR_in => reg2_no_out.OUTPUTSELECT
OR_in => reg2_no_out.OUTPUTSELECT
OR_in => reg2_no_out.OUTPUTSELECT
OR_in => reg2_no_out.OUTPUTSELECT
OR_in => reg2_no_out.OUTPUTSELECT
OR_in => rdReg2_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => ALU_out.OUTPUTSELECT
OR_in => Reg_out.OUTPUTSELECT
OR_in => Reg_out.OUTPUTSELECT
OR_in => Reg_out.OUTPUTSELECT
OR_in => Reg_out.OUTPUTSELECT
OR_in => Reg_out.OUTPUTSELECT
XOR_in => reg1_no_out.OUTPUTSELECT
XOR_in => reg1_no_out.OUTPUTSELECT
XOR_in => reg1_no_out.OUTPUTSELECT
XOR_in => reg1_no_out.OUTPUTSELECT
XOR_in => reg1_no_out.OUTPUTSELECT
XOR_in => rdReg1_out.OUTPUTSELECT
XOR_in => reg2_no_out.OUTPUTSELECT
XOR_in => reg2_no_out.OUTPUTSELECT
XOR_in => reg2_no_out.OUTPUTSELECT
XOR_in => reg2_no_out.OUTPUTSELECT
XOR_in => reg2_no_out.OUTPUTSELECT
XOR_in => rdReg2_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => ALU_out.OUTPUTSELECT
XOR_in => Reg_out.OUTPUTSELECT
XOR_in => Reg_out.OUTPUTSELECT
XOR_in => Reg_out.OUTPUTSELECT
XOR_in => Reg_out.OUTPUTSELECT
XOR_in => Reg_out.OUTPUTSELECT
NOT_in => reg1_no_out.OUTPUTSELECT
NOT_in => reg1_no_out.OUTPUTSELECT
NOT_in => reg1_no_out.OUTPUTSELECT
NOT_in => reg1_no_out.OUTPUTSELECT
NOT_in => reg1_no_out.OUTPUTSELECT
NOT_in => rdReg1_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => ALU_out.OUTPUTSELECT
NOT_in => Reg_out.OUTPUTSELECT
NOT_in => Reg_out.OUTPUTSELECT
NOT_in => Reg_out.OUTPUTSELECT
NOT_in => Reg_out.OUTPUTSELECT
NOT_in => Reg_out.OUTPUTSELECT
SHR_in => reg1_no_out.OUTPUTSELECT
SHR_in => reg1_no_out.OUTPUTSELECT
SHR_in => reg1_no_out.OUTPUTSELECT
SHR_in => reg1_no_out.OUTPUTSELECT
SHR_in => reg1_no_out.OUTPUTSELECT
SHR_in => rdReg1_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => ALU_out.OUTPUTSELECT
SHR_in => Reg_out.OUTPUTSELECT
SHR_in => Reg_out.OUTPUTSELECT
SHR_in => Reg_out.OUTPUTSELECT
SHR_in => Reg_out.OUTPUTSELECT
SHR_in => Reg_out.OUTPUTSELECT
SHL_in => reg1_no_out.OUTPUTSELECT
SHL_in => reg1_no_out.OUTPUTSELECT
SHL_in => reg1_no_out.OUTPUTSELECT
SHL_in => reg1_no_out.OUTPUTSELECT
SHL_in => reg1_no_out.OUTPUTSELECT
SHL_in => rdReg1_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => ALU_out.OUTPUTSELECT
SHL_in => Reg_out.OUTPUTSELECT
SHL_in => Reg_out.OUTPUTSELECT
SHL_in => Reg_out.OUTPUTSELECT
SHL_in => Reg_out.OUTPUTSELECT
SHL_in => Reg_out.OUTPUTSELECT
SAR_in => reg1_no_out.OUTPUTSELECT
SAR_in => reg1_no_out.OUTPUTSELECT
SAR_in => reg1_no_out.OUTPUTSELECT
SAR_in => reg1_no_out.OUTPUTSELECT
SAR_in => reg1_no_out.OUTPUTSELECT
SAR_in => rdReg1_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => ALU_out.OUTPUTSELECT
SAR_in => Reg_out.OUTPUTSELECT
SAR_in => Reg_out.OUTPUTSELECT
SAR_in => Reg_out.OUTPUTSELECT
SAR_in => Reg_out.OUTPUTSELECT
SAR_in => Reg_out.OUTPUTSELECT
ROL_in => reg1_no_out.OUTPUTSELECT
ROL_in => reg1_no_out.OUTPUTSELECT
ROL_in => reg1_no_out.OUTPUTSELECT
ROL_in => reg1_no_out.OUTPUTSELECT
ROL_in => reg1_no_out.OUTPUTSELECT
ROL_in => rdReg1_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => ALU_out.OUTPUTSELECT
ROL_in => Reg_out.OUTPUTSELECT
ROL_in => Reg_out.OUTPUTSELECT
ROL_in => Reg_out.OUTPUTSELECT
ROL_in => Reg_out.OUTPUTSELECT
ROL_in => Reg_out.OUTPUTSELECT
ROR_in => reg1_no_out.OUTPUTSELECT
ROR_in => reg1_no_out.OUTPUTSELECT
ROR_in => reg1_no_out.OUTPUTSELECT
ROR_in => reg1_no_out.OUTPUTSELECT
ROR_in => reg1_no_out.OUTPUTSELECT
ROR_in => rdReg1_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => ALU_out.OUTPUTSELECT
ROR_in => Reg_out.OUTPUTSELECT
ROR_in => Reg_out.OUTPUTSELECT
ROR_in => Reg_out.OUTPUTSELECT
ROR_in => Reg_out.OUTPUTSELECT
ROR_in => Reg_out.OUTPUTSELECT
JMP_in => reg1_no_out.OUTPUTSELECT
JMP_in => reg1_no_out.OUTPUTSELECT
JMP_in => reg1_no_out.OUTPUTSELECT
JMP_in => reg1_no_out.OUTPUTSELECT
JMP_in => reg1_no_out.OUTPUTSELECT
JMP_in => rdReg1_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JMP_in => new_pc_out.OUTPUTSELECT
JSR_in => reg1_no_out.OUTPUTSELECT
JSR_in => reg1_no_out.OUTPUTSELECT
JSR_in => reg1_no_out.OUTPUTSELECT
JSR_in => reg1_no_out.OUTPUTSELECT
JSR_in => reg1_no_out.OUTPUTSELECT
JSR_in => rdReg1_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
JSR_in => new_pc_out.OUTPUTSELECT
RTS_in => ~NO_FANOUT~
PUSH_in => ~NO_FANOUT~
POP_in => ~NO_FANOUT~
BEQ_in => reg1_no_out.OUTPUTSELECT
BEQ_in => reg1_no_out.OUTPUTSELECT
BEQ_in => reg1_no_out.OUTPUTSELECT
BEQ_in => reg1_no_out.OUTPUTSELECT
BEQ_in => reg1_no_out.OUTPUTSELECT
BEQ_in => rdReg1_out.OUTPUTSELECT
BEQ_in => reg2_no_out.OUTPUTSELECT
BEQ_in => reg2_no_out.OUTPUTSELECT
BEQ_in => reg2_no_out.OUTPUTSELECT
BEQ_in => reg2_no_out.OUTPUTSELECT
BEQ_in => reg2_no_out.OUTPUTSELECT
BEQ_in => rdReg2_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BEQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => reg1_no_out.OUTPUTSELECT
BNQ_in => reg1_no_out.OUTPUTSELECT
BNQ_in => reg1_no_out.OUTPUTSELECT
BNQ_in => reg1_no_out.OUTPUTSELECT
BNQ_in => reg1_no_out.OUTPUTSELECT
BNQ_in => rdReg1_out.OUTPUTSELECT
BNQ_in => reg2_no_out.OUTPUTSELECT
BNQ_in => reg2_no_out.OUTPUTSELECT
BNQ_in => reg2_no_out.OUTPUTSELECT
BNQ_in => reg2_no_out.OUTPUTSELECT
BNQ_in => reg2_no_out.OUTPUTSELECT
BNQ_in => rdReg2_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BNQ_in => new_pc_out.OUTPUTSELECT
BGT_in => reg1_no_out.OUTPUTSELECT
BGT_in => reg1_no_out.OUTPUTSELECT
BGT_in => reg1_no_out.OUTPUTSELECT
BGT_in => reg1_no_out.OUTPUTSELECT
BGT_in => reg1_no_out.OUTPUTSELECT
BGT_in => rdReg1_out.OUTPUTSELECT
BGT_in => reg2_no_out.OUTPUTSELECT
BGT_in => reg2_no_out.OUTPUTSELECT
BGT_in => reg2_no_out.OUTPUTSELECT
BGT_in => reg2_no_out.OUTPUTSELECT
BGT_in => reg2_no_out.OUTPUTSELECT
BGT_in => rdReg2_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BGT_in => new_pc_out.OUTPUTSELECT
BLT_in => reg1_no_out.OUTPUTSELECT
BLT_in => reg1_no_out.OUTPUTSELECT
BLT_in => reg1_no_out.OUTPUTSELECT
BLT_in => reg1_no_out.OUTPUTSELECT
BLT_in => reg1_no_out.OUTPUTSELECT
BLT_in => rdReg1_out.OUTPUTSELECT
BLT_in => reg2_no_out.OUTPUTSELECT
BLT_in => reg2_no_out.OUTPUTSELECT
BLT_in => reg2_no_out.OUTPUTSELECT
BLT_in => reg2_no_out.OUTPUTSELECT
BLT_in => reg2_no_out.OUTPUTSELECT
BLT_in => rdReg2_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BLT_in => new_pc_out.OUTPUTSELECT
BGE_in => reg1_no_out.OUTPUTSELECT
BGE_in => reg1_no_out.OUTPUTSELECT
BGE_in => reg1_no_out.OUTPUTSELECT
BGE_in => reg1_no_out.OUTPUTSELECT
BGE_in => reg1_no_out.OUTPUTSELECT
BGE_in => rdReg1_out.OUTPUTSELECT
BGE_in => reg2_no_out.OUTPUTSELECT
BGE_in => reg2_no_out.OUTPUTSELECT
BGE_in => reg2_no_out.OUTPUTSELECT
BGE_in => reg2_no_out.OUTPUTSELECT
BGE_in => reg2_no_out.OUTPUTSELECT
BGE_in => rdReg2_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BGE_in => new_pc_out.OUTPUTSELECT
BLE_in => reg1_no_out.OUTPUTSELECT
BLE_in => reg1_no_out.OUTPUTSELECT
BLE_in => reg1_no_out.OUTPUTSELECT
BLE_in => reg1_no_out.OUTPUTSELECT
BLE_in => reg1_no_out.OUTPUTSELECT
BLE_in => rdReg1_out.OUTPUTSELECT
BLE_in => reg2_no_out.OUTPUTSELECT
BLE_in => reg2_no_out.OUTPUTSELECT
BLE_in => reg2_no_out.OUTPUTSELECT
BLE_in => reg2_no_out.OUTPUTSELECT
BLE_in => reg2_no_out.OUTPUTSELECT
BLE_in => rdReg2_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
BLE_in => new_pc_out.OUTPUTSELECT
HALT_in => ~NO_FANOUT~
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[0] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[1] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[2] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[3] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs1_in[4] => reg1_no_out.DATAB
Rs2_in[0] => reg2_no_out.DATAB
Rs2_in[0] => reg2_no_out.DATAB
Rs2_in[0] => reg2_no_out.DATAB
Rs2_in[0] => reg2_no_out.DATAB
Rs2_in[0] => reg2_no_out.DATAB
Rs2_in[0] => reg2_no_out.DATAB
Rs2_in[0] => reg2_no_out.DATAB
Rs2_in[0] => reg2_no_out.DATAB
Rs2_in[0] => reg2_no_out.DATAB
Rs2_in[0] => reg2_no_out.DATAB
Rs2_in[0] => reg2_no_out.DATAB
Rs2_in[0] => reg2_no_out.DATAB
Rs2_in[1] => reg2_no_out.DATAB
Rs2_in[1] => reg2_no_out.DATAB
Rs2_in[1] => reg2_no_out.DATAB
Rs2_in[1] => reg2_no_out.DATAB
Rs2_in[1] => reg2_no_out.DATAB
Rs2_in[1] => reg2_no_out.DATAB
Rs2_in[1] => reg2_no_out.DATAB
Rs2_in[1] => reg2_no_out.DATAB
Rs2_in[1] => reg2_no_out.DATAB
Rs2_in[1] => reg2_no_out.DATAB
Rs2_in[1] => reg2_no_out.DATAB
Rs2_in[1] => reg2_no_out.DATAB
Rs2_in[2] => reg2_no_out.DATAB
Rs2_in[2] => reg2_no_out.DATAB
Rs2_in[2] => reg2_no_out.DATAB
Rs2_in[2] => reg2_no_out.DATAB
Rs2_in[2] => reg2_no_out.DATAB
Rs2_in[2] => reg2_no_out.DATAB
Rs2_in[2] => reg2_no_out.DATAB
Rs2_in[2] => reg2_no_out.DATAB
Rs2_in[2] => reg2_no_out.DATAB
Rs2_in[2] => reg2_no_out.DATAB
Rs2_in[2] => reg2_no_out.DATAB
Rs2_in[2] => reg2_no_out.DATAB
Rs2_in[3] => reg2_no_out.DATAB
Rs2_in[3] => reg2_no_out.DATAB
Rs2_in[3] => reg2_no_out.DATAB
Rs2_in[3] => reg2_no_out.DATAB
Rs2_in[3] => reg2_no_out.DATAB
Rs2_in[3] => reg2_no_out.DATAB
Rs2_in[3] => reg2_no_out.DATAB
Rs2_in[3] => reg2_no_out.DATAB
Rs2_in[3] => reg2_no_out.DATAB
Rs2_in[3] => reg2_no_out.DATAB
Rs2_in[3] => reg2_no_out.DATAB
Rs2_in[3] => reg2_no_out.DATAB
Rs2_in[4] => reg2_no_out.DATAB
Rs2_in[4] => reg2_no_out.DATAB
Rs2_in[4] => reg2_no_out.DATAB
Rs2_in[4] => reg2_no_out.DATAB
Rs2_in[4] => reg2_no_out.DATAB
Rs2_in[4] => reg2_no_out.DATAB
Rs2_in[4] => reg2_no_out.DATAB
Rs2_in[4] => reg2_no_out.DATAB
Rs2_in[4] => reg2_no_out.DATAB
Rs2_in[4] => reg2_no_out.DATAB
Rs2_in[4] => reg2_no_out.DATAB
Rs2_in[4] => reg2_no_out.DATAB
Rd_in[0] => reg1_no_out.DATAB
Rd_in[0] => reg1_no_out.DATAB
Rd_in[0] => reg1_no_out.DATAB
Rd_in[0] => reg1_no_out.DATAB
Rd_in[0] => reg1_no_out.DATAB
Rd_in[0] => reg1_no_out.DATAB
Rd_in[0] => reg1_no_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[0] => Reg_out.DATAB
Rd_in[1] => reg1_no_out.DATAB
Rd_in[1] => reg1_no_out.DATAB
Rd_in[1] => reg1_no_out.DATAB
Rd_in[1] => reg1_no_out.DATAB
Rd_in[1] => reg1_no_out.DATAB
Rd_in[1] => reg1_no_out.DATAB
Rd_in[1] => reg1_no_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[1] => Reg_out.DATAB
Rd_in[2] => reg1_no_out.DATAB
Rd_in[2] => reg1_no_out.DATAB
Rd_in[2] => reg1_no_out.DATAB
Rd_in[2] => reg1_no_out.DATAB
Rd_in[2] => reg1_no_out.DATAB
Rd_in[2] => reg1_no_out.DATAB
Rd_in[2] => reg1_no_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[2] => Reg_out.DATAB
Rd_in[3] => reg1_no_out.DATAB
Rd_in[3] => reg1_no_out.DATAB
Rd_in[3] => reg1_no_out.DATAB
Rd_in[3] => reg1_no_out.DATAB
Rd_in[3] => reg1_no_out.DATAB
Rd_in[3] => reg1_no_out.DATAB
Rd_in[3] => reg1_no_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[3] => Reg_out.DATAB
Rd_in[4] => reg1_no_out.DATAB
Rd_in[4] => reg1_no_out.DATAB
Rd_in[4] => reg1_no_out.DATAB
Rd_in[4] => reg1_no_out.DATAB
Rd_in[4] => reg1_no_out.DATAB
Rd_in[4] => reg1_no_out.DATAB
Rd_in[4] => reg1_no_out.DATAB
Rd_in[4] => Reg_out.DATAB
Rd_in[4] => Reg_out.DATAB
Rd_in[4] => Reg_out.DATAB
Rd_in[4] => Reg_out.DATAB
Rd_in[4] => Reg_out.DATAB
Rd_in[4] => Reg_out.DATAB
Rd_in[4] => Reg_out.DATAB
Rd_in[4] => Reg_out.DATAB
Rd_in[4] => Reg_out.DATAB
Rd_in[4] => Reg_out.DATAB
Rd_in[4] => Reg_out.DATAB
Rd_in[4] => Reg_out.DATAB
Rd_in[4] => Reg_out.DATAB
Rd_in[4] => Reg_out.DATAB
Rd_in[4] => Reg_out.DATAB
Rd_in[4] => Reg_out.DATAB
imm_in[0] => Add0.IN32
imm_in[0] => ALU_out.DATAB
imm_in[0] => Add4.IN32
imm_in[0] => Add3.IN32
imm_in[1] => Add0.IN31
imm_in[1] => ALU_out.DATAB
imm_in[1] => Add4.IN31
imm_in[1] => Add3.IN31
imm_in[2] => Add0.IN30
imm_in[2] => ALU_out.DATAB
imm_in[2] => Add4.IN30
imm_in[2] => Add3.IN30
imm_in[3] => Add0.IN29
imm_in[3] => ALU_out.DATAB
imm_in[3] => Add4.IN29
imm_in[3] => Add3.IN29
imm_in[4] => Add0.IN28
imm_in[4] => ALU_out.DATAB
imm_in[4] => Add4.IN28
imm_in[4] => Add3.IN28
imm_in[5] => Add0.IN27
imm_in[5] => ALU_out.DATAB
imm_in[5] => Add4.IN27
imm_in[5] => Add3.IN27
imm_in[6] => Add0.IN26
imm_in[6] => ALU_out.DATAB
imm_in[6] => Add4.IN26
imm_in[6] => Add3.IN26
imm_in[7] => Add0.IN25
imm_in[7] => ALU_out.DATAB
imm_in[7] => Add4.IN25
imm_in[7] => Add3.IN25
imm_in[8] => Add0.IN24
imm_in[8] => ALU_out.DATAB
imm_in[8] => Add4.IN24
imm_in[8] => Add3.IN24
imm_in[9] => Add0.IN23
imm_in[9] => ALU_out.DATAB
imm_in[9] => Add4.IN23
imm_in[9] => Add3.IN23
imm_in[10] => Add0.IN22
imm_in[10] => ALU_out.DATAB
imm_in[10] => Add4.IN22
imm_in[10] => Add3.IN22
imm_in[11] => Add0.IN21
imm_in[11] => ALU_out.DATAB
imm_in[11] => Add4.IN21
imm_in[11] => Add3.IN21
imm_in[12] => Add0.IN20
imm_in[12] => ALU_out.DATAB
imm_in[12] => Add4.IN20
imm_in[12] => Add3.IN20
imm_in[13] => Add0.IN19
imm_in[13] => ALU_out.DATAB
imm_in[13] => Add4.IN19
imm_in[13] => Add3.IN19
imm_in[14] => Add0.IN18
imm_in[14] => ALU_out.DATAB
imm_in[14] => Add4.IN18
imm_in[14] => Add3.IN18
imm_in[15] => Add0.IN17
imm_in[15] => ALU_out.DATAB
imm_in[15] => Add4.IN17
imm_in[15] => Add3.IN17
imm_in[16] => Add0.IN16
imm_in[16] => ALU_out.DATAB
imm_in[16] => Add4.IN16
imm_in[16] => Add3.IN16
imm_in[17] => Add0.IN15
imm_in[17] => ALU_out.DATAB
imm_in[17] => Add4.IN15
imm_in[17] => Add3.IN15
imm_in[18] => Add0.IN14
imm_in[18] => ALU_out.DATAB
imm_in[18] => Add4.IN14
imm_in[18] => Add3.IN14
imm_in[19] => Add0.IN13
imm_in[19] => ALU_out.DATAB
imm_in[19] => Add4.IN13
imm_in[19] => Add3.IN13
imm_in[20] => Add0.IN12
imm_in[20] => ALU_out.DATAB
imm_in[20] => Add4.IN12
imm_in[20] => Add3.IN12
imm_in[21] => Add0.IN11
imm_in[21] => ALU_out.DATAB
imm_in[21] => Add4.IN11
imm_in[21] => Add3.IN11
imm_in[22] => Add0.IN10
imm_in[22] => ALU_out.DATAB
imm_in[22] => Add4.IN10
imm_in[22] => Add3.IN10
imm_in[23] => Add0.IN9
imm_in[23] => ALU_out.DATAB
imm_in[23] => Add4.IN9
imm_in[23] => Add3.IN9
imm_in[24] => Add0.IN8
imm_in[24] => ALU_out.DATAB
imm_in[24] => Add4.IN8
imm_in[24] => Add3.IN8
imm_in[25] => Add0.IN7
imm_in[25] => ALU_out.DATAB
imm_in[25] => Add4.IN7
imm_in[25] => Add3.IN7
imm_in[26] => Add0.IN6
imm_in[26] => ALU_out.DATAB
imm_in[26] => Add4.IN6
imm_in[26] => Add3.IN6
imm_in[27] => Add0.IN5
imm_in[27] => ALU_out.DATAB
imm_in[27] => Add4.IN5
imm_in[27] => Add3.IN5
imm_in[28] => Add0.IN4
imm_in[28] => ALU_out.DATAB
imm_in[28] => Add4.IN4
imm_in[28] => Add3.IN4
imm_in[29] => Add0.IN3
imm_in[29] => ALU_out.DATAB
imm_in[29] => Add4.IN3
imm_in[29] => Add3.IN3
imm_in[30] => Add0.IN2
imm_in[30] => ALU_out.DATAB
imm_in[30] => Add4.IN2
imm_in[30] => Add3.IN2
imm_in[31] => Add0.IN1
imm_in[31] => ALU_out.DATAB
imm_in[31] => Add4.IN1
imm_in[31] => Add3.IN1
rdReg1_out <= rdReg1_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdReg2_out <= rdReg2_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_no_out[0] <= reg1_no_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_no_out[1] <= reg1_no_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_no_out[2] <= reg1_no_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_no_out[3] <= reg1_no_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_no_out[4] <= reg1_no_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg1_data_in[0] => Add0.IN64
reg1_data_in[0] => ALU_out.DATAB
reg1_data_in[0] => Add1.IN32
reg1_data_in[0] => Add2.IN64
reg1_data_in[0] => Add3.IN64
reg1_data_in[0] => ALU_out.IN0
reg1_data_in[0] => ALU_out.IN0
reg1_data_in[0] => ALU_out.IN0
reg1_data_in[0] => ALU_out.DATAB
reg1_data_in[0] => ALU_out.DATAB
reg1_data_in[0] => ALU_out.DATAB
reg1_data_in[0] => ALU_out.DATAB
reg1_data_in[0] => ALU_out.DATAB
reg1_data_in[0] => Equal0.IN31
reg1_data_in[0] => LessThan0.IN32
reg1_data_in[0] => LessThan1.IN32
reg1_data_in[0] => LessThan2.IN32
reg1_data_in[0] => LessThan3.IN32
reg1_data_in[0] => ALU_out.DATAB
reg1_data_in[1] => Add0.IN63
reg1_data_in[1] => ALU_out.DATAB
reg1_data_in[1] => Add1.IN31
reg1_data_in[1] => Add2.IN63
reg1_data_in[1] => Add3.IN63
reg1_data_in[1] => ALU_out.IN0
reg1_data_in[1] => ALU_out.IN0
reg1_data_in[1] => ALU_out.IN0
reg1_data_in[1] => ALU_out.DATAB
reg1_data_in[1] => ALU_out.DATAB
reg1_data_in[1] => ALU_out.DATAB
reg1_data_in[1] => ALU_out.DATAB
reg1_data_in[1] => ALU_out.DATAB
reg1_data_in[1] => Equal0.IN30
reg1_data_in[1] => LessThan0.IN31
reg1_data_in[1] => LessThan1.IN31
reg1_data_in[1] => LessThan2.IN31
reg1_data_in[1] => LessThan3.IN31
reg1_data_in[1] => ALU_out.DATAB
reg1_data_in[2] => Add0.IN62
reg1_data_in[2] => ALU_out.DATAB
reg1_data_in[2] => Add1.IN30
reg1_data_in[2] => Add2.IN62
reg1_data_in[2] => Add3.IN62
reg1_data_in[2] => ALU_out.IN0
reg1_data_in[2] => ALU_out.IN0
reg1_data_in[2] => ALU_out.IN0
reg1_data_in[2] => ALU_out.DATAB
reg1_data_in[2] => ALU_out.DATAB
reg1_data_in[2] => ALU_out.DATAB
reg1_data_in[2] => ALU_out.DATAB
reg1_data_in[2] => ALU_out.DATAB
reg1_data_in[2] => Equal0.IN29
reg1_data_in[2] => LessThan0.IN30
reg1_data_in[2] => LessThan1.IN30
reg1_data_in[2] => LessThan2.IN30
reg1_data_in[2] => LessThan3.IN30
reg1_data_in[2] => ALU_out.DATAB
reg1_data_in[3] => Add0.IN61
reg1_data_in[3] => ALU_out.DATAB
reg1_data_in[3] => Add1.IN29
reg1_data_in[3] => Add2.IN61
reg1_data_in[3] => Add3.IN61
reg1_data_in[3] => ALU_out.IN0
reg1_data_in[3] => ALU_out.IN0
reg1_data_in[3] => ALU_out.IN0
reg1_data_in[3] => ALU_out.DATAB
reg1_data_in[3] => ALU_out.DATAB
reg1_data_in[3] => ALU_out.DATAB
reg1_data_in[3] => ALU_out.DATAB
reg1_data_in[3] => ALU_out.DATAB
reg1_data_in[3] => Equal0.IN28
reg1_data_in[3] => LessThan0.IN29
reg1_data_in[3] => LessThan1.IN29
reg1_data_in[3] => LessThan2.IN29
reg1_data_in[3] => LessThan3.IN29
reg1_data_in[3] => ALU_out.DATAB
reg1_data_in[4] => Add0.IN60
reg1_data_in[4] => ALU_out.DATAB
reg1_data_in[4] => Add1.IN28
reg1_data_in[4] => Add2.IN60
reg1_data_in[4] => Add3.IN60
reg1_data_in[4] => ALU_out.IN0
reg1_data_in[4] => ALU_out.IN0
reg1_data_in[4] => ALU_out.IN0
reg1_data_in[4] => ALU_out.DATAB
reg1_data_in[4] => ALU_out.DATAB
reg1_data_in[4] => ALU_out.DATAB
reg1_data_in[4] => ALU_out.DATAB
reg1_data_in[4] => ALU_out.DATAB
reg1_data_in[4] => Equal0.IN27
reg1_data_in[4] => LessThan0.IN28
reg1_data_in[4] => LessThan1.IN28
reg1_data_in[4] => LessThan2.IN28
reg1_data_in[4] => LessThan3.IN28
reg1_data_in[4] => ALU_out.DATAB
reg1_data_in[5] => Add0.IN59
reg1_data_in[5] => ALU_out.DATAB
reg1_data_in[5] => Add1.IN27
reg1_data_in[5] => Add2.IN59
reg1_data_in[5] => Add3.IN59
reg1_data_in[5] => ALU_out.IN0
reg1_data_in[5] => ALU_out.IN0
reg1_data_in[5] => ALU_out.IN0
reg1_data_in[5] => ALU_out.DATAB
reg1_data_in[5] => ALU_out.DATAB
reg1_data_in[5] => ALU_out.DATAB
reg1_data_in[5] => ALU_out.DATAB
reg1_data_in[5] => ALU_out.DATAB
reg1_data_in[5] => Equal0.IN26
reg1_data_in[5] => LessThan0.IN27
reg1_data_in[5] => LessThan1.IN27
reg1_data_in[5] => LessThan2.IN27
reg1_data_in[5] => LessThan3.IN27
reg1_data_in[5] => ALU_out.DATAB
reg1_data_in[6] => Add0.IN58
reg1_data_in[6] => ALU_out.DATAB
reg1_data_in[6] => Add1.IN26
reg1_data_in[6] => Add2.IN58
reg1_data_in[6] => Add3.IN58
reg1_data_in[6] => ALU_out.IN0
reg1_data_in[6] => ALU_out.IN0
reg1_data_in[6] => ALU_out.IN0
reg1_data_in[6] => ALU_out.DATAB
reg1_data_in[6] => ALU_out.DATAB
reg1_data_in[6] => ALU_out.DATAB
reg1_data_in[6] => ALU_out.DATAB
reg1_data_in[6] => ALU_out.DATAB
reg1_data_in[6] => Equal0.IN25
reg1_data_in[6] => LessThan0.IN26
reg1_data_in[6] => LessThan1.IN26
reg1_data_in[6] => LessThan2.IN26
reg1_data_in[6] => LessThan3.IN26
reg1_data_in[6] => ALU_out.DATAB
reg1_data_in[7] => Add0.IN57
reg1_data_in[7] => ALU_out.DATAB
reg1_data_in[7] => Add1.IN25
reg1_data_in[7] => Add2.IN57
reg1_data_in[7] => Add3.IN57
reg1_data_in[7] => ALU_out.IN0
reg1_data_in[7] => ALU_out.IN0
reg1_data_in[7] => ALU_out.IN0
reg1_data_in[7] => ALU_out.DATAB
reg1_data_in[7] => ALU_out.DATAB
reg1_data_in[7] => ALU_out.DATAB
reg1_data_in[7] => ALU_out.DATAB
reg1_data_in[7] => ALU_out.DATAB
reg1_data_in[7] => Equal0.IN24
reg1_data_in[7] => LessThan0.IN25
reg1_data_in[7] => LessThan1.IN25
reg1_data_in[7] => LessThan2.IN25
reg1_data_in[7] => LessThan3.IN25
reg1_data_in[7] => ALU_out.DATAB
reg1_data_in[8] => Add0.IN56
reg1_data_in[8] => ALU_out.DATAB
reg1_data_in[8] => Add1.IN24
reg1_data_in[8] => Add2.IN56
reg1_data_in[8] => Add3.IN56
reg1_data_in[8] => ALU_out.IN0
reg1_data_in[8] => ALU_out.IN0
reg1_data_in[8] => ALU_out.IN0
reg1_data_in[8] => ALU_out.DATAB
reg1_data_in[8] => ALU_out.DATAB
reg1_data_in[8] => ALU_out.DATAB
reg1_data_in[8] => ALU_out.DATAB
reg1_data_in[8] => ALU_out.DATAB
reg1_data_in[8] => Equal0.IN23
reg1_data_in[8] => LessThan0.IN24
reg1_data_in[8] => LessThan1.IN24
reg1_data_in[8] => LessThan2.IN24
reg1_data_in[8] => LessThan3.IN24
reg1_data_in[8] => ALU_out.DATAB
reg1_data_in[9] => Add0.IN55
reg1_data_in[9] => ALU_out.DATAB
reg1_data_in[9] => Add1.IN23
reg1_data_in[9] => Add2.IN55
reg1_data_in[9] => Add3.IN55
reg1_data_in[9] => ALU_out.IN0
reg1_data_in[9] => ALU_out.IN0
reg1_data_in[9] => ALU_out.IN0
reg1_data_in[9] => ALU_out.DATAB
reg1_data_in[9] => ALU_out.DATAB
reg1_data_in[9] => ALU_out.DATAB
reg1_data_in[9] => ALU_out.DATAB
reg1_data_in[9] => ALU_out.DATAB
reg1_data_in[9] => Equal0.IN22
reg1_data_in[9] => LessThan0.IN23
reg1_data_in[9] => LessThan1.IN23
reg1_data_in[9] => LessThan2.IN23
reg1_data_in[9] => LessThan3.IN23
reg1_data_in[9] => ALU_out.DATAB
reg1_data_in[10] => Add0.IN54
reg1_data_in[10] => ALU_out.DATAB
reg1_data_in[10] => Add1.IN22
reg1_data_in[10] => Add2.IN54
reg1_data_in[10] => Add3.IN54
reg1_data_in[10] => ALU_out.IN0
reg1_data_in[10] => ALU_out.IN0
reg1_data_in[10] => ALU_out.IN0
reg1_data_in[10] => ALU_out.DATAB
reg1_data_in[10] => ALU_out.DATAB
reg1_data_in[10] => ALU_out.DATAB
reg1_data_in[10] => ALU_out.DATAB
reg1_data_in[10] => ALU_out.DATAB
reg1_data_in[10] => Equal0.IN21
reg1_data_in[10] => LessThan0.IN22
reg1_data_in[10] => LessThan1.IN22
reg1_data_in[10] => LessThan2.IN22
reg1_data_in[10] => LessThan3.IN22
reg1_data_in[10] => ALU_out.DATAB
reg1_data_in[11] => Add0.IN53
reg1_data_in[11] => ALU_out.DATAB
reg1_data_in[11] => Add1.IN21
reg1_data_in[11] => Add2.IN53
reg1_data_in[11] => Add3.IN53
reg1_data_in[11] => ALU_out.IN0
reg1_data_in[11] => ALU_out.IN0
reg1_data_in[11] => ALU_out.IN0
reg1_data_in[11] => ALU_out.DATAB
reg1_data_in[11] => ALU_out.DATAB
reg1_data_in[11] => ALU_out.DATAB
reg1_data_in[11] => ALU_out.DATAB
reg1_data_in[11] => ALU_out.DATAB
reg1_data_in[11] => Equal0.IN20
reg1_data_in[11] => LessThan0.IN21
reg1_data_in[11] => LessThan1.IN21
reg1_data_in[11] => LessThan2.IN21
reg1_data_in[11] => LessThan3.IN21
reg1_data_in[11] => ALU_out.DATAB
reg1_data_in[12] => Add0.IN52
reg1_data_in[12] => ALU_out.DATAB
reg1_data_in[12] => Add1.IN20
reg1_data_in[12] => Add2.IN52
reg1_data_in[12] => Add3.IN52
reg1_data_in[12] => ALU_out.IN0
reg1_data_in[12] => ALU_out.IN0
reg1_data_in[12] => ALU_out.IN0
reg1_data_in[12] => ALU_out.DATAB
reg1_data_in[12] => ALU_out.DATAB
reg1_data_in[12] => ALU_out.DATAB
reg1_data_in[12] => ALU_out.DATAB
reg1_data_in[12] => ALU_out.DATAB
reg1_data_in[12] => Equal0.IN19
reg1_data_in[12] => LessThan0.IN20
reg1_data_in[12] => LessThan1.IN20
reg1_data_in[12] => LessThan2.IN20
reg1_data_in[12] => LessThan3.IN20
reg1_data_in[12] => ALU_out.DATAB
reg1_data_in[13] => Add0.IN51
reg1_data_in[13] => ALU_out.DATAB
reg1_data_in[13] => Add1.IN19
reg1_data_in[13] => Add2.IN51
reg1_data_in[13] => Add3.IN51
reg1_data_in[13] => ALU_out.IN0
reg1_data_in[13] => ALU_out.IN0
reg1_data_in[13] => ALU_out.IN0
reg1_data_in[13] => ALU_out.DATAB
reg1_data_in[13] => ALU_out.DATAB
reg1_data_in[13] => ALU_out.DATAB
reg1_data_in[13] => ALU_out.DATAB
reg1_data_in[13] => ALU_out.DATAB
reg1_data_in[13] => Equal0.IN18
reg1_data_in[13] => LessThan0.IN19
reg1_data_in[13] => LessThan1.IN19
reg1_data_in[13] => LessThan2.IN19
reg1_data_in[13] => LessThan3.IN19
reg1_data_in[13] => ALU_out.DATAB
reg1_data_in[14] => Add0.IN50
reg1_data_in[14] => ALU_out.DATAB
reg1_data_in[14] => Add1.IN18
reg1_data_in[14] => Add2.IN50
reg1_data_in[14] => Add3.IN50
reg1_data_in[14] => ALU_out.IN0
reg1_data_in[14] => ALU_out.IN0
reg1_data_in[14] => ALU_out.IN0
reg1_data_in[14] => ALU_out.DATAB
reg1_data_in[14] => ALU_out.DATAB
reg1_data_in[14] => ALU_out.DATAB
reg1_data_in[14] => ALU_out.DATAB
reg1_data_in[14] => ALU_out.DATAB
reg1_data_in[14] => Equal0.IN17
reg1_data_in[14] => LessThan0.IN18
reg1_data_in[14] => LessThan1.IN18
reg1_data_in[14] => LessThan2.IN18
reg1_data_in[14] => LessThan3.IN18
reg1_data_in[14] => ALU_out.DATAB
reg1_data_in[15] => Add0.IN49
reg1_data_in[15] => ALU_out.DATAB
reg1_data_in[15] => Add1.IN17
reg1_data_in[15] => Add2.IN49
reg1_data_in[15] => Add3.IN49
reg1_data_in[15] => ALU_out.IN0
reg1_data_in[15] => ALU_out.IN0
reg1_data_in[15] => ALU_out.IN0
reg1_data_in[15] => ALU_out.DATAB
reg1_data_in[15] => ALU_out.DATAB
reg1_data_in[15] => ALU_out.DATAB
reg1_data_in[15] => ALU_out.DATAB
reg1_data_in[15] => ALU_out.DATAB
reg1_data_in[15] => Equal0.IN16
reg1_data_in[15] => LessThan0.IN17
reg1_data_in[15] => LessThan1.IN17
reg1_data_in[15] => LessThan2.IN17
reg1_data_in[15] => LessThan3.IN17
reg1_data_in[15] => ALU_out.DATAB
reg1_data_in[16] => Add0.IN48
reg1_data_in[16] => ALU_out.DATAB
reg1_data_in[16] => Add1.IN16
reg1_data_in[16] => Add2.IN48
reg1_data_in[16] => Add3.IN48
reg1_data_in[16] => ALU_out.IN0
reg1_data_in[16] => ALU_out.IN0
reg1_data_in[16] => ALU_out.IN0
reg1_data_in[16] => ALU_out.DATAB
reg1_data_in[16] => ALU_out.DATAB
reg1_data_in[16] => ALU_out.DATAB
reg1_data_in[16] => ALU_out.DATAB
reg1_data_in[16] => ALU_out.DATAB
reg1_data_in[16] => Equal0.IN15
reg1_data_in[16] => LessThan0.IN16
reg1_data_in[16] => LessThan1.IN16
reg1_data_in[16] => LessThan2.IN16
reg1_data_in[16] => LessThan3.IN16
reg1_data_in[16] => ALU_out.DATAB
reg1_data_in[17] => Add0.IN47
reg1_data_in[17] => ALU_out.DATAB
reg1_data_in[17] => Add1.IN15
reg1_data_in[17] => Add2.IN47
reg1_data_in[17] => Add3.IN47
reg1_data_in[17] => ALU_out.IN0
reg1_data_in[17] => ALU_out.IN0
reg1_data_in[17] => ALU_out.IN0
reg1_data_in[17] => ALU_out.DATAB
reg1_data_in[17] => ALU_out.DATAB
reg1_data_in[17] => ALU_out.DATAB
reg1_data_in[17] => ALU_out.DATAB
reg1_data_in[17] => ALU_out.DATAB
reg1_data_in[17] => Equal0.IN14
reg1_data_in[17] => LessThan0.IN15
reg1_data_in[17] => LessThan1.IN15
reg1_data_in[17] => LessThan2.IN15
reg1_data_in[17] => LessThan3.IN15
reg1_data_in[17] => ALU_out.DATAB
reg1_data_in[18] => Add0.IN46
reg1_data_in[18] => ALU_out.DATAB
reg1_data_in[18] => Add1.IN14
reg1_data_in[18] => Add2.IN46
reg1_data_in[18] => Add3.IN46
reg1_data_in[18] => ALU_out.IN0
reg1_data_in[18] => ALU_out.IN0
reg1_data_in[18] => ALU_out.IN0
reg1_data_in[18] => ALU_out.DATAB
reg1_data_in[18] => ALU_out.DATAB
reg1_data_in[18] => ALU_out.DATAB
reg1_data_in[18] => ALU_out.DATAB
reg1_data_in[18] => ALU_out.DATAB
reg1_data_in[18] => Equal0.IN13
reg1_data_in[18] => LessThan0.IN14
reg1_data_in[18] => LessThan1.IN14
reg1_data_in[18] => LessThan2.IN14
reg1_data_in[18] => LessThan3.IN14
reg1_data_in[18] => ALU_out.DATAB
reg1_data_in[19] => Add0.IN45
reg1_data_in[19] => ALU_out.DATAB
reg1_data_in[19] => Add1.IN13
reg1_data_in[19] => Add2.IN45
reg1_data_in[19] => Add3.IN45
reg1_data_in[19] => ALU_out.IN0
reg1_data_in[19] => ALU_out.IN0
reg1_data_in[19] => ALU_out.IN0
reg1_data_in[19] => ALU_out.DATAB
reg1_data_in[19] => ALU_out.DATAB
reg1_data_in[19] => ALU_out.DATAB
reg1_data_in[19] => ALU_out.DATAB
reg1_data_in[19] => ALU_out.DATAB
reg1_data_in[19] => Equal0.IN12
reg1_data_in[19] => LessThan0.IN13
reg1_data_in[19] => LessThan1.IN13
reg1_data_in[19] => LessThan2.IN13
reg1_data_in[19] => LessThan3.IN13
reg1_data_in[19] => ALU_out.DATAB
reg1_data_in[20] => Add0.IN44
reg1_data_in[20] => ALU_out.DATAB
reg1_data_in[20] => Add1.IN12
reg1_data_in[20] => Add2.IN44
reg1_data_in[20] => Add3.IN44
reg1_data_in[20] => ALU_out.IN0
reg1_data_in[20] => ALU_out.IN0
reg1_data_in[20] => ALU_out.IN0
reg1_data_in[20] => ALU_out.DATAB
reg1_data_in[20] => ALU_out.DATAB
reg1_data_in[20] => ALU_out.DATAB
reg1_data_in[20] => ALU_out.DATAB
reg1_data_in[20] => ALU_out.DATAB
reg1_data_in[20] => Equal0.IN11
reg1_data_in[20] => LessThan0.IN12
reg1_data_in[20] => LessThan1.IN12
reg1_data_in[20] => LessThan2.IN12
reg1_data_in[20] => LessThan3.IN12
reg1_data_in[20] => ALU_out.DATAB
reg1_data_in[21] => Add0.IN43
reg1_data_in[21] => ALU_out.DATAB
reg1_data_in[21] => Add1.IN11
reg1_data_in[21] => Add2.IN43
reg1_data_in[21] => Add3.IN43
reg1_data_in[21] => ALU_out.IN0
reg1_data_in[21] => ALU_out.IN0
reg1_data_in[21] => ALU_out.IN0
reg1_data_in[21] => ALU_out.DATAB
reg1_data_in[21] => ALU_out.DATAB
reg1_data_in[21] => ALU_out.DATAB
reg1_data_in[21] => ALU_out.DATAB
reg1_data_in[21] => ALU_out.DATAB
reg1_data_in[21] => Equal0.IN10
reg1_data_in[21] => LessThan0.IN11
reg1_data_in[21] => LessThan1.IN11
reg1_data_in[21] => LessThan2.IN11
reg1_data_in[21] => LessThan3.IN11
reg1_data_in[21] => ALU_out.DATAB
reg1_data_in[22] => Add0.IN42
reg1_data_in[22] => ALU_out.DATAB
reg1_data_in[22] => Add1.IN10
reg1_data_in[22] => Add2.IN42
reg1_data_in[22] => Add3.IN42
reg1_data_in[22] => ALU_out.IN0
reg1_data_in[22] => ALU_out.IN0
reg1_data_in[22] => ALU_out.IN0
reg1_data_in[22] => ALU_out.DATAB
reg1_data_in[22] => ALU_out.DATAB
reg1_data_in[22] => ALU_out.DATAB
reg1_data_in[22] => ALU_out.DATAB
reg1_data_in[22] => ALU_out.DATAB
reg1_data_in[22] => Equal0.IN9
reg1_data_in[22] => LessThan0.IN10
reg1_data_in[22] => LessThan1.IN10
reg1_data_in[22] => LessThan2.IN10
reg1_data_in[22] => LessThan3.IN10
reg1_data_in[22] => ALU_out.DATAB
reg1_data_in[23] => Add0.IN41
reg1_data_in[23] => ALU_out.DATAB
reg1_data_in[23] => Add1.IN9
reg1_data_in[23] => Add2.IN41
reg1_data_in[23] => Add3.IN41
reg1_data_in[23] => ALU_out.IN0
reg1_data_in[23] => ALU_out.IN0
reg1_data_in[23] => ALU_out.IN0
reg1_data_in[23] => ALU_out.DATAB
reg1_data_in[23] => ALU_out.DATAB
reg1_data_in[23] => ALU_out.DATAB
reg1_data_in[23] => ALU_out.DATAB
reg1_data_in[23] => ALU_out.DATAB
reg1_data_in[23] => Equal0.IN8
reg1_data_in[23] => LessThan0.IN9
reg1_data_in[23] => LessThan1.IN9
reg1_data_in[23] => LessThan2.IN9
reg1_data_in[23] => LessThan3.IN9
reg1_data_in[23] => ALU_out.DATAB
reg1_data_in[24] => Add0.IN40
reg1_data_in[24] => ALU_out.DATAB
reg1_data_in[24] => Add1.IN8
reg1_data_in[24] => Add2.IN40
reg1_data_in[24] => Add3.IN40
reg1_data_in[24] => ALU_out.IN0
reg1_data_in[24] => ALU_out.IN0
reg1_data_in[24] => ALU_out.IN0
reg1_data_in[24] => ALU_out.DATAB
reg1_data_in[24] => ALU_out.DATAB
reg1_data_in[24] => ALU_out.DATAB
reg1_data_in[24] => ALU_out.DATAB
reg1_data_in[24] => ALU_out.DATAB
reg1_data_in[24] => Equal0.IN7
reg1_data_in[24] => LessThan0.IN8
reg1_data_in[24] => LessThan1.IN8
reg1_data_in[24] => LessThan2.IN8
reg1_data_in[24] => LessThan3.IN8
reg1_data_in[24] => ALU_out.DATAB
reg1_data_in[25] => Add0.IN39
reg1_data_in[25] => ALU_out.DATAB
reg1_data_in[25] => Add1.IN7
reg1_data_in[25] => Add2.IN39
reg1_data_in[25] => Add3.IN39
reg1_data_in[25] => ALU_out.IN0
reg1_data_in[25] => ALU_out.IN0
reg1_data_in[25] => ALU_out.IN0
reg1_data_in[25] => ALU_out.DATAB
reg1_data_in[25] => ALU_out.DATAB
reg1_data_in[25] => ALU_out.DATAB
reg1_data_in[25] => ALU_out.DATAB
reg1_data_in[25] => ALU_out.DATAB
reg1_data_in[25] => Equal0.IN6
reg1_data_in[25] => LessThan0.IN7
reg1_data_in[25] => LessThan1.IN7
reg1_data_in[25] => LessThan2.IN7
reg1_data_in[25] => LessThan3.IN7
reg1_data_in[25] => ALU_out.DATAB
reg1_data_in[26] => Add0.IN38
reg1_data_in[26] => ALU_out.DATAB
reg1_data_in[26] => Add1.IN6
reg1_data_in[26] => Add2.IN38
reg1_data_in[26] => Add3.IN38
reg1_data_in[26] => ALU_out.IN0
reg1_data_in[26] => ALU_out.IN0
reg1_data_in[26] => ALU_out.IN0
reg1_data_in[26] => ALU_out.DATAB
reg1_data_in[26] => ALU_out.DATAB
reg1_data_in[26] => ALU_out.DATAB
reg1_data_in[26] => ALU_out.DATAB
reg1_data_in[26] => ALU_out.DATAB
reg1_data_in[26] => Equal0.IN5
reg1_data_in[26] => LessThan0.IN6
reg1_data_in[26] => LessThan1.IN6
reg1_data_in[26] => LessThan2.IN6
reg1_data_in[26] => LessThan3.IN6
reg1_data_in[26] => ALU_out.DATAB
reg1_data_in[27] => Add0.IN37
reg1_data_in[27] => ALU_out.DATAB
reg1_data_in[27] => Add1.IN5
reg1_data_in[27] => Add2.IN37
reg1_data_in[27] => Add3.IN37
reg1_data_in[27] => ALU_out.IN0
reg1_data_in[27] => ALU_out.IN0
reg1_data_in[27] => ALU_out.IN0
reg1_data_in[27] => ALU_out.DATAB
reg1_data_in[27] => ALU_out.DATAB
reg1_data_in[27] => ALU_out.DATAB
reg1_data_in[27] => ALU_out.DATAB
reg1_data_in[27] => ALU_out.DATAB
reg1_data_in[27] => Equal0.IN4
reg1_data_in[27] => LessThan0.IN5
reg1_data_in[27] => LessThan1.IN5
reg1_data_in[27] => LessThan2.IN5
reg1_data_in[27] => LessThan3.IN5
reg1_data_in[27] => ALU_out.DATAB
reg1_data_in[28] => Add0.IN36
reg1_data_in[28] => ALU_out.DATAB
reg1_data_in[28] => Add1.IN4
reg1_data_in[28] => Add2.IN36
reg1_data_in[28] => Add3.IN36
reg1_data_in[28] => ALU_out.IN0
reg1_data_in[28] => ALU_out.IN0
reg1_data_in[28] => ALU_out.IN0
reg1_data_in[28] => ALU_out.DATAB
reg1_data_in[28] => ALU_out.DATAB
reg1_data_in[28] => ALU_out.DATAB
reg1_data_in[28] => ALU_out.DATAB
reg1_data_in[28] => ALU_out.DATAB
reg1_data_in[28] => Equal0.IN3
reg1_data_in[28] => LessThan0.IN4
reg1_data_in[28] => LessThan1.IN4
reg1_data_in[28] => LessThan2.IN4
reg1_data_in[28] => LessThan3.IN4
reg1_data_in[28] => ALU_out.DATAB
reg1_data_in[29] => Add0.IN35
reg1_data_in[29] => ALU_out.DATAB
reg1_data_in[29] => Add1.IN3
reg1_data_in[29] => Add2.IN35
reg1_data_in[29] => Add3.IN35
reg1_data_in[29] => ALU_out.IN0
reg1_data_in[29] => ALU_out.IN0
reg1_data_in[29] => ALU_out.IN0
reg1_data_in[29] => ALU_out.DATAB
reg1_data_in[29] => ALU_out.DATAB
reg1_data_in[29] => ALU_out.DATAB
reg1_data_in[29] => ALU_out.DATAB
reg1_data_in[29] => ALU_out.DATAB
reg1_data_in[29] => Equal0.IN2
reg1_data_in[29] => LessThan0.IN3
reg1_data_in[29] => LessThan1.IN3
reg1_data_in[29] => LessThan2.IN3
reg1_data_in[29] => LessThan3.IN3
reg1_data_in[29] => ALU_out.DATAB
reg1_data_in[30] => Add0.IN34
reg1_data_in[30] => ALU_out.DATAB
reg1_data_in[30] => Add1.IN2
reg1_data_in[30] => Add2.IN34
reg1_data_in[30] => Add3.IN34
reg1_data_in[30] => ALU_out.IN0
reg1_data_in[30] => ALU_out.IN0
reg1_data_in[30] => ALU_out.IN0
reg1_data_in[30] => ALU_out.DATAB
reg1_data_in[30] => ALU_out.DATAB
reg1_data_in[30] => ALU_out.DATAB
reg1_data_in[30] => ALU_out.DATAB
reg1_data_in[30] => ALU_out.DATAB
reg1_data_in[30] => Equal0.IN1
reg1_data_in[30] => LessThan0.IN2
reg1_data_in[30] => LessThan1.IN2
reg1_data_in[30] => LessThan2.IN2
reg1_data_in[30] => LessThan3.IN2
reg1_data_in[30] => ALU_out.DATAB
reg1_data_in[31] => Add0.IN33
reg1_data_in[31] => ALU_out.DATAB
reg1_data_in[31] => Add1.IN1
reg1_data_in[31] => Add2.IN33
reg1_data_in[31] => Add3.IN33
reg1_data_in[31] => ALU_out.IN0
reg1_data_in[31] => ALU_out.IN0
reg1_data_in[31] => ALU_out.IN0
reg1_data_in[31] => ALU_out.DATAB
reg1_data_in[31] => ALU_out.DATAB
reg1_data_in[31] => ALU_out.DATAB
reg1_data_in[31] => ALU_out.DATAB
reg1_data_in[31] => ALU_out.DATAB
reg1_data_in[31] => Equal0.IN0
reg1_data_in[31] => LessThan0.IN1
reg1_data_in[31] => LessThan1.IN1
reg1_data_in[31] => LessThan2.IN1
reg1_data_in[31] => LessThan3.IN1
reg1_data_in[31] => ALU_out.DATAB
reg2_no_out[0] <= reg2_no_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_no_out[1] <= reg2_no_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_no_out[2] <= reg2_no_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_no_out[3] <= reg2_no_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_no_out[4] <= reg2_no_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2_data_in[0] => Add1.IN64
reg2_data_in[0] => ALU_out.IN1
reg2_data_in[0] => ALU_out.IN1
reg2_data_in[0] => ALU_out.IN1
reg2_data_in[0] => Equal0.IN63
reg2_data_in[0] => LessThan0.IN64
reg2_data_in[0] => LessThan1.IN64
reg2_data_in[0] => LessThan2.IN64
reg2_data_in[0] => LessThan3.IN64
reg2_data_in[0] => Add2.IN32
reg2_data_in[0] => B_out[0]~reg0.DATAIN
reg2_data_in[1] => Add1.IN63
reg2_data_in[1] => ALU_out.IN1
reg2_data_in[1] => ALU_out.IN1
reg2_data_in[1] => ALU_out.IN1
reg2_data_in[1] => Equal0.IN62
reg2_data_in[1] => LessThan0.IN63
reg2_data_in[1] => LessThan1.IN63
reg2_data_in[1] => LessThan2.IN63
reg2_data_in[1] => LessThan3.IN63
reg2_data_in[1] => Add2.IN31
reg2_data_in[1] => B_out[1]~reg0.DATAIN
reg2_data_in[2] => Add1.IN62
reg2_data_in[2] => ALU_out.IN1
reg2_data_in[2] => ALU_out.IN1
reg2_data_in[2] => ALU_out.IN1
reg2_data_in[2] => Equal0.IN61
reg2_data_in[2] => LessThan0.IN62
reg2_data_in[2] => LessThan1.IN62
reg2_data_in[2] => LessThan2.IN62
reg2_data_in[2] => LessThan3.IN62
reg2_data_in[2] => Add2.IN30
reg2_data_in[2] => B_out[2]~reg0.DATAIN
reg2_data_in[3] => Add1.IN61
reg2_data_in[3] => ALU_out.IN1
reg2_data_in[3] => ALU_out.IN1
reg2_data_in[3] => ALU_out.IN1
reg2_data_in[3] => Equal0.IN60
reg2_data_in[3] => LessThan0.IN61
reg2_data_in[3] => LessThan1.IN61
reg2_data_in[3] => LessThan2.IN61
reg2_data_in[3] => LessThan3.IN61
reg2_data_in[3] => Add2.IN29
reg2_data_in[3] => B_out[3]~reg0.DATAIN
reg2_data_in[4] => Add1.IN60
reg2_data_in[4] => ALU_out.IN1
reg2_data_in[4] => ALU_out.IN1
reg2_data_in[4] => ALU_out.IN1
reg2_data_in[4] => Equal0.IN59
reg2_data_in[4] => LessThan0.IN60
reg2_data_in[4] => LessThan1.IN60
reg2_data_in[4] => LessThan2.IN60
reg2_data_in[4] => LessThan3.IN60
reg2_data_in[4] => Add2.IN28
reg2_data_in[4] => B_out[4]~reg0.DATAIN
reg2_data_in[5] => Add1.IN59
reg2_data_in[5] => ALU_out.IN1
reg2_data_in[5] => ALU_out.IN1
reg2_data_in[5] => ALU_out.IN1
reg2_data_in[5] => Equal0.IN58
reg2_data_in[5] => LessThan0.IN59
reg2_data_in[5] => LessThan1.IN59
reg2_data_in[5] => LessThan2.IN59
reg2_data_in[5] => LessThan3.IN59
reg2_data_in[5] => Add2.IN27
reg2_data_in[5] => B_out[5]~reg0.DATAIN
reg2_data_in[6] => Add1.IN58
reg2_data_in[6] => ALU_out.IN1
reg2_data_in[6] => ALU_out.IN1
reg2_data_in[6] => ALU_out.IN1
reg2_data_in[6] => Equal0.IN57
reg2_data_in[6] => LessThan0.IN58
reg2_data_in[6] => LessThan1.IN58
reg2_data_in[6] => LessThan2.IN58
reg2_data_in[6] => LessThan3.IN58
reg2_data_in[6] => Add2.IN26
reg2_data_in[6] => B_out[6]~reg0.DATAIN
reg2_data_in[7] => Add1.IN57
reg2_data_in[7] => ALU_out.IN1
reg2_data_in[7] => ALU_out.IN1
reg2_data_in[7] => ALU_out.IN1
reg2_data_in[7] => Equal0.IN56
reg2_data_in[7] => LessThan0.IN57
reg2_data_in[7] => LessThan1.IN57
reg2_data_in[7] => LessThan2.IN57
reg2_data_in[7] => LessThan3.IN57
reg2_data_in[7] => Add2.IN25
reg2_data_in[7] => B_out[7]~reg0.DATAIN
reg2_data_in[8] => Add1.IN56
reg2_data_in[8] => ALU_out.IN1
reg2_data_in[8] => ALU_out.IN1
reg2_data_in[8] => ALU_out.IN1
reg2_data_in[8] => Equal0.IN55
reg2_data_in[8] => LessThan0.IN56
reg2_data_in[8] => LessThan1.IN56
reg2_data_in[8] => LessThan2.IN56
reg2_data_in[8] => LessThan3.IN56
reg2_data_in[8] => Add2.IN24
reg2_data_in[8] => B_out[8]~reg0.DATAIN
reg2_data_in[9] => Add1.IN55
reg2_data_in[9] => ALU_out.IN1
reg2_data_in[9] => ALU_out.IN1
reg2_data_in[9] => ALU_out.IN1
reg2_data_in[9] => Equal0.IN54
reg2_data_in[9] => LessThan0.IN55
reg2_data_in[9] => LessThan1.IN55
reg2_data_in[9] => LessThan2.IN55
reg2_data_in[9] => LessThan3.IN55
reg2_data_in[9] => Add2.IN23
reg2_data_in[9] => B_out[9]~reg0.DATAIN
reg2_data_in[10] => Add1.IN54
reg2_data_in[10] => ALU_out.IN1
reg2_data_in[10] => ALU_out.IN1
reg2_data_in[10] => ALU_out.IN1
reg2_data_in[10] => Equal0.IN53
reg2_data_in[10] => LessThan0.IN54
reg2_data_in[10] => LessThan1.IN54
reg2_data_in[10] => LessThan2.IN54
reg2_data_in[10] => LessThan3.IN54
reg2_data_in[10] => Add2.IN22
reg2_data_in[10] => B_out[10]~reg0.DATAIN
reg2_data_in[11] => Add1.IN53
reg2_data_in[11] => ALU_out.IN1
reg2_data_in[11] => ALU_out.IN1
reg2_data_in[11] => ALU_out.IN1
reg2_data_in[11] => Equal0.IN52
reg2_data_in[11] => LessThan0.IN53
reg2_data_in[11] => LessThan1.IN53
reg2_data_in[11] => LessThan2.IN53
reg2_data_in[11] => LessThan3.IN53
reg2_data_in[11] => Add2.IN21
reg2_data_in[11] => B_out[11]~reg0.DATAIN
reg2_data_in[12] => Add1.IN52
reg2_data_in[12] => ALU_out.IN1
reg2_data_in[12] => ALU_out.IN1
reg2_data_in[12] => ALU_out.IN1
reg2_data_in[12] => Equal0.IN51
reg2_data_in[12] => LessThan0.IN52
reg2_data_in[12] => LessThan1.IN52
reg2_data_in[12] => LessThan2.IN52
reg2_data_in[12] => LessThan3.IN52
reg2_data_in[12] => Add2.IN20
reg2_data_in[12] => B_out[12]~reg0.DATAIN
reg2_data_in[13] => Add1.IN51
reg2_data_in[13] => ALU_out.IN1
reg2_data_in[13] => ALU_out.IN1
reg2_data_in[13] => ALU_out.IN1
reg2_data_in[13] => Equal0.IN50
reg2_data_in[13] => LessThan0.IN51
reg2_data_in[13] => LessThan1.IN51
reg2_data_in[13] => LessThan2.IN51
reg2_data_in[13] => LessThan3.IN51
reg2_data_in[13] => Add2.IN19
reg2_data_in[13] => B_out[13]~reg0.DATAIN
reg2_data_in[14] => Add1.IN50
reg2_data_in[14] => ALU_out.IN1
reg2_data_in[14] => ALU_out.IN1
reg2_data_in[14] => ALU_out.IN1
reg2_data_in[14] => Equal0.IN49
reg2_data_in[14] => LessThan0.IN50
reg2_data_in[14] => LessThan1.IN50
reg2_data_in[14] => LessThan2.IN50
reg2_data_in[14] => LessThan3.IN50
reg2_data_in[14] => Add2.IN18
reg2_data_in[14] => B_out[14]~reg0.DATAIN
reg2_data_in[15] => Add1.IN49
reg2_data_in[15] => ALU_out.IN1
reg2_data_in[15] => ALU_out.IN1
reg2_data_in[15] => ALU_out.IN1
reg2_data_in[15] => Equal0.IN48
reg2_data_in[15] => LessThan0.IN49
reg2_data_in[15] => LessThan1.IN49
reg2_data_in[15] => LessThan2.IN49
reg2_data_in[15] => LessThan3.IN49
reg2_data_in[15] => Add2.IN17
reg2_data_in[15] => B_out[15]~reg0.DATAIN
reg2_data_in[16] => Add1.IN48
reg2_data_in[16] => ALU_out.IN1
reg2_data_in[16] => ALU_out.IN1
reg2_data_in[16] => ALU_out.IN1
reg2_data_in[16] => Equal0.IN47
reg2_data_in[16] => LessThan0.IN48
reg2_data_in[16] => LessThan1.IN48
reg2_data_in[16] => LessThan2.IN48
reg2_data_in[16] => LessThan3.IN48
reg2_data_in[16] => Add2.IN16
reg2_data_in[16] => B_out[16]~reg0.DATAIN
reg2_data_in[17] => Add1.IN47
reg2_data_in[17] => ALU_out.IN1
reg2_data_in[17] => ALU_out.IN1
reg2_data_in[17] => ALU_out.IN1
reg2_data_in[17] => Equal0.IN46
reg2_data_in[17] => LessThan0.IN47
reg2_data_in[17] => LessThan1.IN47
reg2_data_in[17] => LessThan2.IN47
reg2_data_in[17] => LessThan3.IN47
reg2_data_in[17] => Add2.IN15
reg2_data_in[17] => B_out[17]~reg0.DATAIN
reg2_data_in[18] => Add1.IN46
reg2_data_in[18] => ALU_out.IN1
reg2_data_in[18] => ALU_out.IN1
reg2_data_in[18] => ALU_out.IN1
reg2_data_in[18] => Equal0.IN45
reg2_data_in[18] => LessThan0.IN46
reg2_data_in[18] => LessThan1.IN46
reg2_data_in[18] => LessThan2.IN46
reg2_data_in[18] => LessThan3.IN46
reg2_data_in[18] => Add2.IN14
reg2_data_in[18] => B_out[18]~reg0.DATAIN
reg2_data_in[19] => Add1.IN45
reg2_data_in[19] => ALU_out.IN1
reg2_data_in[19] => ALU_out.IN1
reg2_data_in[19] => ALU_out.IN1
reg2_data_in[19] => Equal0.IN44
reg2_data_in[19] => LessThan0.IN45
reg2_data_in[19] => LessThan1.IN45
reg2_data_in[19] => LessThan2.IN45
reg2_data_in[19] => LessThan3.IN45
reg2_data_in[19] => Add2.IN13
reg2_data_in[19] => B_out[19]~reg0.DATAIN
reg2_data_in[20] => Add1.IN44
reg2_data_in[20] => ALU_out.IN1
reg2_data_in[20] => ALU_out.IN1
reg2_data_in[20] => ALU_out.IN1
reg2_data_in[20] => Equal0.IN43
reg2_data_in[20] => LessThan0.IN44
reg2_data_in[20] => LessThan1.IN44
reg2_data_in[20] => LessThan2.IN44
reg2_data_in[20] => LessThan3.IN44
reg2_data_in[20] => Add2.IN12
reg2_data_in[20] => B_out[20]~reg0.DATAIN
reg2_data_in[21] => Add1.IN43
reg2_data_in[21] => ALU_out.IN1
reg2_data_in[21] => ALU_out.IN1
reg2_data_in[21] => ALU_out.IN1
reg2_data_in[21] => Equal0.IN42
reg2_data_in[21] => LessThan0.IN43
reg2_data_in[21] => LessThan1.IN43
reg2_data_in[21] => LessThan2.IN43
reg2_data_in[21] => LessThan3.IN43
reg2_data_in[21] => Add2.IN11
reg2_data_in[21] => B_out[21]~reg0.DATAIN
reg2_data_in[22] => Add1.IN42
reg2_data_in[22] => ALU_out.IN1
reg2_data_in[22] => ALU_out.IN1
reg2_data_in[22] => ALU_out.IN1
reg2_data_in[22] => Equal0.IN41
reg2_data_in[22] => LessThan0.IN42
reg2_data_in[22] => LessThan1.IN42
reg2_data_in[22] => LessThan2.IN42
reg2_data_in[22] => LessThan3.IN42
reg2_data_in[22] => Add2.IN10
reg2_data_in[22] => B_out[22]~reg0.DATAIN
reg2_data_in[23] => Add1.IN41
reg2_data_in[23] => ALU_out.IN1
reg2_data_in[23] => ALU_out.IN1
reg2_data_in[23] => ALU_out.IN1
reg2_data_in[23] => Equal0.IN40
reg2_data_in[23] => LessThan0.IN41
reg2_data_in[23] => LessThan1.IN41
reg2_data_in[23] => LessThan2.IN41
reg2_data_in[23] => LessThan3.IN41
reg2_data_in[23] => Add2.IN9
reg2_data_in[23] => B_out[23]~reg0.DATAIN
reg2_data_in[24] => Add1.IN40
reg2_data_in[24] => ALU_out.IN1
reg2_data_in[24] => ALU_out.IN1
reg2_data_in[24] => ALU_out.IN1
reg2_data_in[24] => Equal0.IN39
reg2_data_in[24] => LessThan0.IN40
reg2_data_in[24] => LessThan1.IN40
reg2_data_in[24] => LessThan2.IN40
reg2_data_in[24] => LessThan3.IN40
reg2_data_in[24] => Add2.IN8
reg2_data_in[24] => B_out[24]~reg0.DATAIN
reg2_data_in[25] => Add1.IN39
reg2_data_in[25] => ALU_out.IN1
reg2_data_in[25] => ALU_out.IN1
reg2_data_in[25] => ALU_out.IN1
reg2_data_in[25] => Equal0.IN38
reg2_data_in[25] => LessThan0.IN39
reg2_data_in[25] => LessThan1.IN39
reg2_data_in[25] => LessThan2.IN39
reg2_data_in[25] => LessThan3.IN39
reg2_data_in[25] => Add2.IN7
reg2_data_in[25] => B_out[25]~reg0.DATAIN
reg2_data_in[26] => Add1.IN38
reg2_data_in[26] => ALU_out.IN1
reg2_data_in[26] => ALU_out.IN1
reg2_data_in[26] => ALU_out.IN1
reg2_data_in[26] => Equal0.IN37
reg2_data_in[26] => LessThan0.IN38
reg2_data_in[26] => LessThan1.IN38
reg2_data_in[26] => LessThan2.IN38
reg2_data_in[26] => LessThan3.IN38
reg2_data_in[26] => Add2.IN6
reg2_data_in[26] => B_out[26]~reg0.DATAIN
reg2_data_in[27] => Add1.IN37
reg2_data_in[27] => ALU_out.IN1
reg2_data_in[27] => ALU_out.IN1
reg2_data_in[27] => ALU_out.IN1
reg2_data_in[27] => Equal0.IN36
reg2_data_in[27] => LessThan0.IN37
reg2_data_in[27] => LessThan1.IN37
reg2_data_in[27] => LessThan2.IN37
reg2_data_in[27] => LessThan3.IN37
reg2_data_in[27] => Add2.IN5
reg2_data_in[27] => B_out[27]~reg0.DATAIN
reg2_data_in[28] => Add1.IN36
reg2_data_in[28] => ALU_out.IN1
reg2_data_in[28] => ALU_out.IN1
reg2_data_in[28] => ALU_out.IN1
reg2_data_in[28] => Equal0.IN35
reg2_data_in[28] => LessThan0.IN36
reg2_data_in[28] => LessThan1.IN36
reg2_data_in[28] => LessThan2.IN36
reg2_data_in[28] => LessThan3.IN36
reg2_data_in[28] => Add2.IN4
reg2_data_in[28] => B_out[28]~reg0.DATAIN
reg2_data_in[29] => Add1.IN35
reg2_data_in[29] => ALU_out.IN1
reg2_data_in[29] => ALU_out.IN1
reg2_data_in[29] => ALU_out.IN1
reg2_data_in[29] => Equal0.IN34
reg2_data_in[29] => LessThan0.IN35
reg2_data_in[29] => LessThan1.IN35
reg2_data_in[29] => LessThan2.IN35
reg2_data_in[29] => LessThan3.IN35
reg2_data_in[29] => Add2.IN3
reg2_data_in[29] => B_out[29]~reg0.DATAIN
reg2_data_in[30] => Add1.IN34
reg2_data_in[30] => ALU_out.IN1
reg2_data_in[30] => ALU_out.IN1
reg2_data_in[30] => ALU_out.IN1
reg2_data_in[30] => Equal0.IN33
reg2_data_in[30] => LessThan0.IN34
reg2_data_in[30] => LessThan1.IN34
reg2_data_in[30] => LessThan2.IN34
reg2_data_in[30] => LessThan3.IN34
reg2_data_in[30] => Add2.IN2
reg2_data_in[30] => B_out[30]~reg0.DATAIN
reg2_data_in[31] => Add1.IN33
reg2_data_in[31] => ALU_out.IN1
reg2_data_in[31] => ALU_out.IN1
reg2_data_in[31] => ALU_out.IN1
reg2_data_in[31] => Equal0.IN32
reg2_data_in[31] => LessThan0.IN33
reg2_data_in[31] => LessThan1.IN33
reg2_data_in[31] => LessThan2.IN33
reg2_data_in[31] => LessThan3.IN33
reg2_data_in[31] => Add2.IN1
reg2_data_in[31] => B_out[31]~reg0.DATAIN
ALU_out[0] <= ALU_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[1] <= ALU_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[2] <= ALU_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[3] <= ALU_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[4] <= ALU_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[5] <= ALU_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[6] <= ALU_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[7] <= ALU_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[8] <= ALU_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[9] <= ALU_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[10] <= ALU_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[11] <= ALU_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[12] <= ALU_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[13] <= ALU_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[14] <= ALU_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[15] <= ALU_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[16] <= ALU_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[17] <= ALU_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[18] <= ALU_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[19] <= ALU_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[20] <= ALU_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[21] <= ALU_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[22] <= ALU_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[23] <= ALU_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[24] <= ALU_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[25] <= ALU_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[26] <= ALU_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[27] <= ALU_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[28] <= ALU_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[29] <= ALU_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[30] <= ALU_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALU_out[31] <= ALU_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[0] <= B_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[1] <= B_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[2] <= B_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[3] <= B_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[4] <= B_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[5] <= B_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[6] <= B_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[7] <= B_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[8] <= B_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[9] <= B_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[10] <= B_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[11] <= B_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[12] <= B_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[13] <= B_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[14] <= B_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[15] <= B_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[16] <= B_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[17] <= B_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[18] <= B_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[19] <= B_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[20] <= B_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[21] <= B_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[22] <= B_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[23] <= B_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[24] <= B_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[25] <= B_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[26] <= B_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[27] <= B_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[28] <= B_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[29] <= B_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[30] <= B_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
B_out[31] <= B_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[0] <= Reg_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[1] <= Reg_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[2] <= Reg_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[3] <= Reg_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[4] <= Reg_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
load_out <= load_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
store_out <= store_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_in[0] => Add4.IN64
pc_in[1] => Add4.IN63
pc_in[2] => Add4.IN62
pc_in[3] => Add4.IN61
pc_in[4] => Add4.IN60
pc_in[5] => Add4.IN59
pc_in[6] => Add4.IN58
pc_in[7] => Add4.IN57
pc_in[8] => Add4.IN56
pc_in[9] => Add4.IN55
pc_in[10] => Add4.IN54
pc_in[11] => Add4.IN53
pc_in[12] => Add4.IN52
pc_in[13] => Add4.IN51
pc_in[14] => Add4.IN50
pc_in[15] => Add4.IN49
pc_in[16] => Add4.IN48
pc_in[17] => Add4.IN47
pc_in[18] => Add4.IN46
pc_in[19] => Add4.IN45
pc_in[20] => Add4.IN44
pc_in[21] => Add4.IN43
pc_in[22] => Add4.IN42
pc_in[23] => Add4.IN41
pc_in[24] => Add4.IN40
pc_in[25] => Add4.IN39
pc_in[26] => Add4.IN38
pc_in[27] => Add4.IN37
pc_in[28] => Add4.IN36
pc_in[29] => Add4.IN35
pc_in[30] => Add4.IN34
pc_in[31] => Add4.IN33
new_pc_out[0] <= new_pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[1] <= new_pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[2] <= new_pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[3] <= new_pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[4] <= new_pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[5] <= new_pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[6] <= new_pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[7] <= new_pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[8] <= new_pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[9] <= new_pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[10] <= new_pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[11] <= new_pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[12] <= new_pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[13] <= new_pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[14] <= new_pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[15] <= new_pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[16] <= new_pc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[17] <= new_pc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[18] <= new_pc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[19] <= new_pc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[20] <= new_pc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[21] <= new_pc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[22] <= new_pc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[23] <= new_pc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[24] <= new_pc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[25] <= new_pc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[26] <= new_pc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[27] <= new_pc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[28] <= new_pc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[29] <= new_pc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[30] <= new_pc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_pc_out[31] <= new_pc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


