{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606002291744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606002291751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 21 18:44:51 2020 " "Processing started: Sat Nov 21 18:44:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606002291751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606002291751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606002291752 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606002292092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606002292092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606002300385 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606002300385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606002300385 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606002300413 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output alu.vhd(19) " "VHDL Process Statement warning at alu.vhd(19): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1606002300417 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] alu.vhd(19) " "Inferred latch for \"output\[0\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606002300418 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] alu.vhd(19) " "Inferred latch for \"output\[1\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606002300418 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] alu.vhd(19) " "Inferred latch for \"output\[2\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606002300419 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] alu.vhd(19) " "Inferred latch for \"output\[3\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606002300419 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] alu.vhd(19) " "Inferred latch for \"output\[4\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606002300419 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] alu.vhd(19) " "Inferred latch for \"output\[5\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606002300419 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] alu.vhd(19) " "Inferred latch for \"output\[6\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606002300419 "|alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] alu.vhd(19) " "Inferred latch for \"output\[7\]\" at alu.vhd(19)" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1606002300419 "|alu"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[0\]\$latch " "Latch output\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AluOp\[2\]" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606002301223 ""}  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606002301223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[1\]\$latch " "Latch output\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AluOp\[2\]" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606002301223 ""}  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606002301223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[2\]\$latch " "Latch output\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AluOp\[2\]" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606002301223 ""}  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606002301223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[3\]\$latch " "Latch output\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AluOp\[2\]" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606002301223 ""}  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606002301223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[4\]\$latch " "Latch output\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AluOp\[2\]" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606002301223 ""}  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606002301223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[5\]\$latch " "Latch output\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AluOp\[2\]" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606002301223 ""}  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606002301223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[6\]\$latch " "Latch output\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AluOp\[2\]" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606002301223 ""}  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606002301223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "output\[7\]\$latch " "Latch output\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AluOp\[2\] " "Ports D and ENA on the latch are fed by the same signal AluOp\[2\]" {  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1606002301223 ""}  } { { "alu.vhd" "" { Text "C:/Users/busin/Desktop/College Classes/Fall 2020/CPE 272/Final_Project/alu/alu.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1606002301223 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606002301317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606002301916 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606002301916 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606002302120 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606002302120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606002302120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606002302120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606002302151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 21 18:45:02 2020 " "Processing ended: Sat Nov 21 18:45:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606002302151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606002302151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606002302151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606002302151 ""}
