{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Analysis & Synthesis " "Smart recompilation skipped module Analysis & Synthesis because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1407681542898 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Fitter " "Smart recompilation skipped module Fitter because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1407681542907 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "Assembler " "Smart recompilation skipped module Assembler because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1407681542916 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Quartus II" 0 -1 1407681542924 ""}
{ "Info" "IFLOW_NO_RECOMPILE_NEEDED" "TimeQuest Timing Analyzer " "Smart recompilation skipped module TimeQuest Timing Analyzer because it is not required" {  } {  } 0 293003 "Smart recompilation skipped module %1!s! because it is not required" 0 0 "Quartus II" 0 -1 1407681542927 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 0 s " "Quartus II Full Compilation was successful. 0 errors, 0 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1407681542933 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog.v " "Source file: C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1407681599875 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1407681599875 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog.v " "Source file: C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1407681599939 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1407681599939 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog.v " "Source file: C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1407681600004 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1407681600004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1407681605490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1407681605490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 10 10:40:05 2014 " "Processing started: Sun Aug 10 10:40:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1407681605490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1407681605490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1407681605490 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1407681606786 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.tdf 1 1 " "Using design file top.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 9 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407681607077 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1407681607077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1407681607079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll:pll " "Elaborating entity \"altpll\" for hierarchy \"altpll:pll\"" {  } { { "top.tdf" "pll" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 22 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681607319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll:pll " "Elaborated megafunction instantiation \"altpll:pll\"" {  } { { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 22 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407681607326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll:pll " "Instantiated megafunction \"altpll:pll\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681607327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16 " "Parameter \"clk0_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681607327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681607327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681607327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type enhanced " "Parameter \"pll_type\" = \"enhanced\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681607327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 6 " "Parameter \"width_clock\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681607327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 4 " "Parameter \"width_phasecounterselect\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681607327 ""}  } { { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 22 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1407681607327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_ejp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_ejp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_ejp " "Found entity 1: altpll_ejp" {  } { { "db/altpll_ejp.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/db/altpll_ejp.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407681607424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407681607424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_ejp altpll:pll\|altpll_ejp:auto_generated " "Elaborating entity \"altpll_ejp\" for hierarchy \"altpll:pll\|altpll_ejp:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681607424 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tim.tdf 1 1 " "Using design file tim.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tim " "Found entity 1: tim" {  } { { "tim.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/tim.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407681607454 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1407681607454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tim tim:clkgen " "Elaborating entity \"tim\" for hierarchy \"tim:clkgen\"" {  } { { "top.tdf" "clkgen" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 29 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681607455 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dig.v 8 8 " "Using design file dig.v, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cog_ram " "Found entity 1: cog_ram" {  } { { "cog_ram.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ram.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407681607492 ""} { "Info" "ISGN_ENTITY_NAME" "2 cog_alu " "Found entity 2: cog_alu" {  } { { "cog_alu.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_alu.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407681607492 ""} { "Info" "ISGN_ENTITY_NAME" "3 cog_ctr " "Found entity 3: cog_ctr" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407681607492 ""} { "Info" "ISGN_ENTITY_NAME" "4 cog_vid " "Found entity 4: cog_vid" {  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407681607492 ""} { "Info" "ISGN_ENTITY_NAME" "5 cog " "Found entity 5: cog" {  } { { "cog.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407681607492 ""} { "Info" "ISGN_ENTITY_NAME" "6 hub_mem " "Found entity 6: hub_mem" {  } { { "hub_mem.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/hub_mem.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407681607492 ""} { "Info" "ISGN_ENTITY_NAME" "7 hub " "Found entity 7: hub" {  } { { "hub.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/hub.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407681607492 ""} { "Info" "ISGN_ENTITY_NAME" "8 dig " "Found entity 8: dig" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407681607492 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1407681607492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig dig:core " "Elaborating entity \"dig\" for hierarchy \"dig:core\"" {  } { { "top.tdf" "core" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 31 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681607504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog dig:core\|cog:coggen\[0\].cog_ " "Elaborating entity \"cog\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\"" {  } { { "dig.v" "coggen\[0\].cog_" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681607572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog_ram dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_ " "Elaborating entity \"cog_ram\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\"" {  } { { "cog.v" "cog_ram_" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681607643 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1 " "Inferred dual-clock RAM node \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1407681610051 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681610057 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681610057 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681610057 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681610057 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681610057 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681610057 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681610057 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681610057 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681610057 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681610057 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681610057 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681610057 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681610057 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681610057 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1407681610057 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1407681610057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407681610432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1 " "Instantiated megafunction \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610432 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1407681610432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_isd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_isd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_isd1 " "Found entity 1: altsyncram_isd1" {  } { { "db/altsyncram_isd1.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/db/altsyncram_isd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407681610528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407681610528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_isd1 dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\|altsyncram_isd1:auto_generated " "Elaborating entity \"altsyncram_isd1\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_ram:cog_ram_\|altsyncram:r\[0\]\[31\]__1\|altsyncram_isd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog_ctr dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra " "Elaborating entity \"cog_ctr\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\"" {  } { { "cog.v" "cog_ctra" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog_vid dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_ " "Elaborating entity \"cog_vid\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\"" {  } { { "cog.v" "cog_vid_" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cog_alu dig:core\|cog:coggen\[0\].cog_\|cog_alu:cog_alu_ " "Elaborating entity \"cog_alu\" for hierarchy \"dig:core\|cog:coggen\[0\].cog_\|cog_alu:cog_alu_\"" {  } { { "cog.v" "cog_alu_" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681610598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hub dig:core\|hub:hub_ " "Elaborating entity \"hub\" for hierarchy \"dig:core\|hub:hub_\"" {  } { { "dig.v" "hub_" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681611288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hub_mem dig:core\|hub:hub_\|hub_mem:hub_mem_ " "Elaborating entity \"hub_mem\" for hierarchy \"dig:core\|hub:hub_\|hub_mem:hub_mem_\"" {  } { { "hub.v" "hub_mem_" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/hub.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681611325 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rom_low hub_mem.v(85) " "Verilog HDL warning at hub_mem.v(85): object rom_low used but never assigned" {  } { { "hub_mem.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/hub_mem.v" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1407681611458 "|top|dig:core|hub:hub_|hub_mem:hub_mem_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rom_low_q hub_mem.v(87) " "Verilog HDL or VHDL warning at hub_mem.v(87): object \"rom_low_q\" assigned a value but never read" {  } { { "hub_mem.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/hub_mem.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1407681611458 "|top|dig:core|hub:hub_|hub_mem:hub_mem_"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rom_high hub_mem.v(96) " "Verilog HDL warning at hub_mem.v(96): object rom_high used but never assigned" {  } { { "hub_mem.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/hub_mem.v" 96 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1407681611486 "|top|dig:core|hub:hub_|hub_mem:hub_mem_"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1407681620910 "|top|dig:core|cog:coggen[7].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1407681620910 "|top|dig:core|cog:coggen[6].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1407681620910 "|top|dig:core|cog:coggen[5].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1407681620910 "|top|dig:core|cog:coggen[4].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1407681620910 "|top|dig:core|cog:coggen[3].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1407681620910 "|top|dig:core|cog:coggen[2].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1407681620910 "|top|dig:core|cog:coggen[1].cog_|cog_ctr:cog_ctra|Mux6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|Mux6 " "Found clock multiplexer dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|Mux6" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 119 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1407681620910 "|top|dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|Mux6"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1407681620910 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tim:clkgen\|clk_pll~2 " "Found clock multiplexer tim:clkgen\|clk_pll~2" {  } { { "tim.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/tim.tdf" 27 16 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1407681624522 "|top|tim:clkgen|clk_pll~2"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1407681624522 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram0_rtl_0 " "Inferred RAM node \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram0_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1407681624768 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram3_rtl_0 " "Inferred RAM node \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram3_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1407681624769 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram2_rtl_0 " "Inferred RAM node \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram2_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1407681624770 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram1_rtl_0 " "Inferred RAM node \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram1_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1407681624771 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|rom_high_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|rom_high_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE hub_rom_high.hex " "Parameter INIT_FILE set to hub_rom_high.hex" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|ram1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1407681635728 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1407681635728 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1407681635728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:rom_high_rtl_0 " "Elaborated megafunction instantiation \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:rom_high_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407681635771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:rom_high_rtl_0 " "Instantiated megafunction \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:rom_high_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE hub_rom_high.hex " "Parameter \"INIT_FILE\" = \"hub_rom_high.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635771 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1407681635771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0u51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0u51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0u51 " "Found entity 1: altsyncram_0u51" {  } { { "db/altsyncram_0u51.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/db/altsyncram_0u51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407681635865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407681635865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:ram0_rtl_0 " "Elaborated megafunction instantiation \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:ram0_rtl_0 " "Instantiated megafunction \"dig:core\|hub:hub_\|hub_mem:hub_mem_\|altsyncram:ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1407681635881 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1407681635881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nii1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nii1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nii1 " "Found entity 1: altsyncram_nii1" {  } { { "db/altsyncram_nii1.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/db/altsyncram_nii1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407681635970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407681635970 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "hub.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/hub.v" 214 -1 0 } } { "cog.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog.v" 215 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1407681638891 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1407681638892 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1407681656832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1407681691761 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407681691761 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16903 " "Implemented 16903 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1407681693784 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1407681693784 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1407681693784 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16540 " "Implemented 16540 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1407681693784 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1407681693784 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1407681693784 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1407681693784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "819 " "Peak virtual memory: 819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1407681693875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 10 10:41:33 2014 " "Processing ended: Sun Aug 10 10:41:33 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1407681693875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1407681693875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1407681693875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1407681693875 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1407681697419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1407681697420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 10 10:41:36 2014 " "Processing started: Sun Aug 10 10:41:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1407681697420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1407681697420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1407681697420 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1407681697676 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1407681697677 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1407681697677 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1407681698071 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1407681698275 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1407681698347 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1407681698347 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll:pll\|altpll_ejp:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll:pll\|altpll_ejp:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll:pll\|altpll_ejp:auto_generated\|clk\[0\] 16 5 0 0 " "Implementing clock multiplication of 16, clock division of 5, and phase shift of 0 degrees (0 ps) for altpll:pll\|altpll_ejp:auto_generated\|clk\[0\] port" {  } { { "db/altpll_ejp.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/db/altpll_ejp.tdf" 28 2 0 } } { "" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1547 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1407681698436 ""}  } { { "db/altpll_ejp.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/db/altpll_ejp.tdf" 28 2 0 } } { "" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1547 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1407681698436 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1407681699094 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1407681699115 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1407681699649 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1407681699649 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1407681699649 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1407681699649 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32058 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1407681699689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32060 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1407681699689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32062 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1407681699689 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 32064 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1407681699689 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1407681699689 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1407681699694 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1407681699760 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1407681703767 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1407681703767 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1407681703849 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407681703962 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1407681703962 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1407681704154 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1407681704155 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1407681704160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll:pll\|altpll_ejp:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node altpll:pll\|altpll_ejp:auto_generated\|clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407681706075 ""}  } { { "db/altpll_ejp.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/db/altpll_ejp.tdf" 32 2 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll:pll|altpll_ejp:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1547 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407681706075 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tim:clkgen\|divide\[12\]  " "Automatically promoted node tim:clkgen\|divide\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407681706075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tim:clkgen\|divide\[12\]~37 " "Destination node tim:clkgen\|divide\[12\]~37" {  } { { "tim.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/tim.tdf" 18 9 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tim:clkgen|divide[12]~37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 10568 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|vid\[30\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|vid\[30\]" {  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_vid:cog_vid_|vid[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 605 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|vid\[29\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|vid\[29\]" {  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_vid:cog_vid_|vid[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 606 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[24\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[24\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|ctr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 787 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[25\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[25\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|ctr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 786 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|vid\[30\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|vid\[30\]" {  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[1].cog_|cog_vid:cog_vid_|vid[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8331 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|vid\[29\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|vid\[29\]" {  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[1].cog_|cog_vid:cog_vid_|vid[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8332 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[24\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[24\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[1].cog_|cog_ctr:cog_ctra|ctr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8658 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[25\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[25\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[1].cog_|cog_ctr:cog_ctra|ctr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8657 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|vid\[30\] " "Destination node dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|vid\[30\]" {  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 55 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[2].cog_|cog_vid:cog_vid_|vid[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7235 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706075 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1407681706075 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407681706075 ""}  } { { "tim.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/tim.tdf" 18 9 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tim:clkgen|divide[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1531 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407681706075 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tim:clkgen\|clk_pll  " "Automatically promoted node tim:clkgen\|clk_pll " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407681706077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[35\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[35\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 825 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[34\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[34\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 824 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[33\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[33\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 823 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[32\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[32\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 822 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[31\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[31\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 821 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[30\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[30\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 820 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[29\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[29\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 819 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[28\] " "Destination node dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|pll_fake\[28\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_ctr:cog_ctra|pll_fake[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 818 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|pll_fake\[35\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|pll_fake\[35\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[1].cog_|cog_ctr:cog_ctra|pll_fake[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8708 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|pll_fake\[34\] " "Destination node dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|pll_fake\[34\]" {  } { { "cog_ctr.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_ctr.v" 113 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[1].cog_|cog_ctr:cog_ctra|pll_fake[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8707 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706077 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1407681706077 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407681706077 ""}  } { { "tim.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/tim.tdf" 27 16 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tim:clkgen|clk_pll } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1544 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407681706077 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[0\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407681706079 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[0].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 751 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407681706079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[1\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407681706079 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[1].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 8377 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407681706079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[2\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407681706079 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[2].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 7281 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407681706079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[3\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407681706079 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[3].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 6188 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407681706079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[4\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407681706079 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[4].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 5092 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407681706079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[5\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407681706079 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[5].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 3999 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407681706079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[6\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407681706079 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[6].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 2902 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407681706079 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|vclk  " "Automatically promoted node dig:core\|cog:coggen\[7\].cog_\|cog_vid:cog_vid_\|vclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407681706080 ""}  } { { "cog_vid.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/cog_vid.v" 73 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cog:coggen[7].cog_|cog_vid:cog_vid_|vclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1810 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407681706080 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nres  " "Automatically promoted node nres " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1407681706080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[2\] " "Destination node dig:core\|cnt\[2\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1375 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[1\] " "Destination node dig:core\|cnt\[1\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1374 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[3\] " "Destination node dig:core\|cnt\[3\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1376 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[4\] " "Destination node dig:core\|cnt\[4\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1377 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[5\] " "Destination node dig:core\|cnt\[5\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1378 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[6\] " "Destination node dig:core\|cnt\[6\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1379 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[7\] " "Destination node dig:core\|cnt\[7\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1380 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[8\] " "Destination node dig:core\|cnt\[8\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1381 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[9\] " "Destination node dig:core\|cnt\[9\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1382 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dig:core\|cnt\[10\] " "Destination node dig:core\|cnt\[10\]" {  } { { "dig.v" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/dig.v" 48 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dig:core|cnt[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1383 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1407681706080 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1407681706080 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1407681706080 ""}  } { { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 33 2 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nres } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 1567 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1407681706080 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1407681709602 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1407681709628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1407681709630 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1407681709659 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1407681709702 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1407681709752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1407681709752 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1407681709777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1407681709804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1407681709831 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1407681709831 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407681710291 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1407681710312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1407681715042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407681733355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1407681733619 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1407681873440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:20 " "Fitter placement operations ending: elapsed time is 00:02:20" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407681873440 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1407681877964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+02 ns 1.5% " "7e+02 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1407681904407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "31 " "Router estimated average interconnect usage is 31% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "48 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 1 { 0 "Router estimated peak interconnect usage is 48% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1407681914512 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1407681914512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:44 " "Fitter routing operations ending: elapsed time is 00:01:44" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407681984106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1407681984113 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1407681984113 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "37.18 " "Total time spent on timing analysis during the Fitter is 37.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1407681984817 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1407681985042 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1407681989670 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1407681989781 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1407681994078 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1407681998833 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 Cyclone IV E " "34 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[0\] 3.3-V LVCMOS J14 " "Pin io\[0\] uses I/O standard 3.3-V LVCMOS at J14" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[0\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 75 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[1\] 3.3-V LVCMOS J13 " "Pin io\[1\] uses I/O standard 3.3-V LVCMOS at J13" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[1\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 76 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[2\] 3.3-V LVCMOS K15 " "Pin io\[2\] uses I/O standard 3.3-V LVCMOS at K15" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[2\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 77 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[3\] 3.3-V LVCMOS J16 " "Pin io\[3\] uses I/O standard 3.3-V LVCMOS at J16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[3\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 78 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[4\] 3.3-V LVCMOS L13 " "Pin io\[4\] uses I/O standard 3.3-V LVCMOS at L13" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[4\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 79 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[5\] 3.3-V LVCMOS M10 " "Pin io\[5\] uses I/O standard 3.3-V LVCMOS at M10" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[5\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 80 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[6\] 3.3-V LVCMOS N14 " "Pin io\[6\] uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[6\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 81 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[7\] 3.3-V LVCMOS L14 " "Pin io\[7\] uses I/O standard 3.3-V LVCMOS at L14" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[7\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 82 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[8\] 3.3-V LVCMOS P14 " "Pin io\[8\] uses I/O standard 3.3-V LVCMOS at P14" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[8\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 83 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[9\] 3.3-V LVCMOS N15 " "Pin io\[9\] uses I/O standard 3.3-V LVCMOS at N15" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[9\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 84 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[10\] 3.3-V LVCMOS N16 " "Pin io\[10\] uses I/O standard 3.3-V LVCMOS at N16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[10\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 85 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[11\] 3.3-V LVCMOS R14 " "Pin io\[11\] uses I/O standard 3.3-V LVCMOS at R14" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[11\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 86 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[12\] 3.3-V LVCMOS P16 " "Pin io\[12\] uses I/O standard 3.3-V LVCMOS at P16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[12\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 87 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[13\] 3.3-V LVCMOS P15 " "Pin io\[13\] uses I/O standard 3.3-V LVCMOS at P15" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[13\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 88 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[14\] 3.3-V LVCMOS L15 " "Pin io\[14\] uses I/O standard 3.3-V LVCMOS at L15" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[14\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 89 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[15\] 3.3-V LVCMOS R16 " "Pin io\[15\] uses I/O standard 3.3-V LVCMOS at R16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[15\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 90 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[16\] 3.3-V LVCMOS K16 " "Pin io\[16\] uses I/O standard 3.3-V LVCMOS at K16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[16\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 91 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[17\] 3.3-V LVCMOS L16 " "Pin io\[17\] uses I/O standard 3.3-V LVCMOS at L16" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[17\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 92 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[18\] 3.3-V LVCMOS N11 " "Pin io\[18\] uses I/O standard 3.3-V LVCMOS at N11" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[18] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[18\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 93 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[19\] 3.3-V LVCMOS N9 " "Pin io\[19\] uses I/O standard 3.3-V LVCMOS at N9" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[19] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[19\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 94 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[20\] 3.3-V LVCMOS P9 " "Pin io\[20\] uses I/O standard 3.3-V LVCMOS at P9" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[20] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[20\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 95 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[21\] 3.3-V LVCMOS N12 " "Pin io\[21\] uses I/O standard 3.3-V LVCMOS at N12" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[21] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[21\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 96 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[22\] 3.3-V LVCMOS R10 " "Pin io\[22\] uses I/O standard 3.3-V LVCMOS at R10" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[22] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[22\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 97 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[23\] 3.3-V LVCMOS P11 " "Pin io\[23\] uses I/O standard 3.3-V LVCMOS at P11" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[23] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[23\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 98 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[24\] 3.3-V LVCMOS R11 " "Pin io\[24\] uses I/O standard 3.3-V LVCMOS at R11" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[24] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[24\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 99 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[25\] 3.3-V LVCMOS T10 " "Pin io\[25\] uses I/O standard 3.3-V LVCMOS at T10" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[25] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[25\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 100 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[26\] 3.3-V LVCMOS T11 " "Pin io\[26\] uses I/O standard 3.3-V LVCMOS at T11" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[26] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[26\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 101 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[27\] 3.3-V LVCMOS R12 " "Pin io\[27\] uses I/O standard 3.3-V LVCMOS at R12" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[27] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[27\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 102 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[28\] 3.3-V LVCMOS T12 " "Pin io\[28\] uses I/O standard 3.3-V LVCMOS at T12" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[28] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[28\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 103 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[29\] 3.3-V LVCMOS R13 " "Pin io\[29\] uses I/O standard 3.3-V LVCMOS at R13" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[29] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[29\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 104 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[30\] 3.3-V LVCMOS B11 " "Pin io\[30\] uses I/O standard 3.3-V LVCMOS at B11" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[30] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[30\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 105 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "io\[31\] 3.3-V LVCMOS E10 " "Pin io\[31\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { io[31] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "io\[31\]" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 15 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 106 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "inp_resn 3.3-V LVCMOS D9 " "Pin inp_resn uses I/O standard 3.3-V LVCMOS at D9" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { inp_resn } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inp_resn" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 13 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inp_resn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 116 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVCMOS R8 " "Pin clock_50 uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { clock_50 } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "top.tdf" "" { Text "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.tdf" 11 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/" { { 0 { 0 ""} 0 115 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1407681999936 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1407681999936 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.fit.smsg " "Generated suppressed messages file C:/MyCode/GitHub/P8X32A_Emulation/P8X32A_DE0_Nano/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1407682001735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "956 " "Peak virtual memory: 956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1407682005954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 10 10:46:45 2014 " "Processing ended: Sun Aug 10 10:46:45 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1407682005954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:09 " "Elapsed time: 00:05:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1407682005954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:09 " "Total CPU time (on all processors): 00:05:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1407682005954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1407682005954 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1407682009013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1407682009014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 10 10:46:48 2014 " "Processing started: Sun Aug 10 10:46:48 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1407682009014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1407682009014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1407682009014 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1407682012154 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1407682012232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1407682012951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 10 10:46:52 2014 " "Processing ended: Sun Aug 10 10:46:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1407682012951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1407682012951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1407682012951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1407682012951 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1407682013683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1407682016110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1407682016111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 10 10:46:55 2014 " "Processing started: Sun Aug 10 10:46:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1407682016111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1407682016111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1407682016112 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1407682016374 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1407682017272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1407682017352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1407682017352 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1407682019216 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1407682019216 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50 clock_50" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019295 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{pll\|auto_generated\|pll1\|clk\[0\]\} \{pll\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 16 -duty_cycle 50.00 -name \{pll\|auto_generated\|pll1\|clk\[0\]\} \{pll\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019295 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019295 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1407682019295 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tim:clkgen\|divide\[12\] tim:clkgen\|divide\[12\] " "create_clock -period 1.000 -name tim:clkgen\|divide\[12\] tim:clkgen\|divide\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " "create_clock -period 1.000 -name dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " "create_clock -period 1.000 -name dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " "create_clock -period 1.000 -name dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " "create_clock -period 1.000 -name dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " "create_clock -period 1.000 -name dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " "create_clock -period 1.000 -name dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " "create_clock -period 1.000 -name dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " "create_clock -period 1.000 -name dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019318 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019318 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~4  from: datab  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~1  from: datad  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~0  from: datab  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~1  from: datad  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~3  from: datad  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~4  from: datad  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~4  from: datad  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~0  from: dataa  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019747 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1407682019747 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1407682019831 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1407682019835 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1407682019839 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1407682019864 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1407682022378 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1407682022378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.537 " "Worst-case setup slack is -8.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.537          -23234.750 tim:clkgen\|divide\[12\]  " "   -8.537          -23234.750 tim:clkgen\|divide\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.667           -2083.642 pll\|auto_generated\|pll1\|clk\[0\]  " "   -4.667           -2083.642 pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.330            -323.556 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -3.330            -323.556 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.997            -259.837 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -2.997            -259.837 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.911            -262.853 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -2.911            -262.853 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.795            -253.199 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -2.795            -253.199 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.793            -264.611 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -2.793            -264.611 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.745            -256.572 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -2.745            -256.572 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -251.204 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -2.636            -251.204 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.545            -239.920 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -2.545            -239.920 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1407682022381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.468 " "Worst-case hold slack is -1.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.468             -44.627 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.468             -44.627 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.416             -40.489 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.416             -40.489 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.397             -10.477 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.397             -10.477 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.096             -31.143 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.096             -31.143 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.859             -74.247 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.859             -74.247 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815             -73.552 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.815             -73.552 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358             -23.961 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.358             -23.961 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -1.375 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.084              -1.375 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 pll\|auto_generated\|pll1\|clk\[0\]  " "    0.273               0.000 pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 tim:clkgen\|divide\[12\]  " "    0.311               0.000 tim:clkgen\|divide\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1407682022546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.058 " "Worst-case recovery slack is -3.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.058           -1405.020 tim:clkgen\|divide\[12\]  " "   -3.058           -1405.020 tim:clkgen\|divide\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.562              -0.562 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.562              -0.562 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255              -0.255 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.255              -0.255 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.189               0.000 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.297               0.000 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.335               0.000 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.335               0.000 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.511               0.000 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.694               0.000 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.765               0.000 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1407682022579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.934 " "Worst-case removal slack is -0.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.934              -0.934 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.934              -0.934 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.773              -0.773 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.773              -0.773 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659              -0.659 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.659              -0.659 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.631              -0.631 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.631              -0.631 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.371              -0.371 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.371              -0.371 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215              -0.215 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.215              -0.215 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192              -0.192 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.192              -0.192 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.256               0.000 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.377               0.000 tim:clkgen\|divide\[12\]  " "    1.377               0.000 tim:clkgen\|divide\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1407682022615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -4392.192 tim:clkgen\|divide\[12\]  " "   -2.174           -4392.192 tim:clkgen\|divide\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -427.501 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -427.501 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -183.094 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -183.094 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -154.899 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -154.899 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -147.266 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -147.266 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -139.811 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -139.811 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -132.045 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -132.045 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -131.174 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -131.174 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -121.784 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -121.784 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.818               0.000 pll\|auto_generated\|pll1\|clk\[0\]  " "    2.818               0.000 pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.747               0.000 clock_50  " "    9.747               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682022627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1407682022627 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1407682024791 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1407682024873 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1407682029638 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~4  from: datab  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~1  from: datad  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~0  from: datab  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~1  from: datad  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~3  from: datad  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~4  from: datad  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~4  from: datad  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~0  from: dataa  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030799 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1407682030799 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1407682030804 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1407682031216 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1407682031216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.664 " "Worst-case setup slack is -7.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.664          -20472.285 tim:clkgen\|divide\[12\]  " "   -7.664          -20472.285 tim:clkgen\|divide\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.024           -1834.901 pll\|auto_generated\|pll1\|clk\[0\]  " "   -4.024           -1834.901 pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.921            -281.084 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -2.921            -281.084 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.625            -223.620 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -2.625            -223.620 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.554            -227.158 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -2.554            -227.158 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.444            -216.626 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -2.444            -216.626 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.440            -227.736 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -2.440            -227.736 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.392            -221.505 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -2.392            -221.505 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.312            -216.698 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -2.312            -216.698 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.212            -205.061 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -2.212            -205.061 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1407682031233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.248 " "Worst-case hold slack is -1.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.248             -29.995 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.248             -29.995 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.223             -28.035 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.223             -28.035 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.196              -3.585 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.196              -3.585 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.915             -18.520 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.915             -18.520 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.712             -58.548 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.712             -58.548 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.664             -58.602 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.664             -58.602 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.267             -16.414 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.267             -16.414 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.016               0.000 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 pll\|auto_generated\|pll1\|clk\[0\]  " "    0.182               0.000 pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 tim:clkgen\|divide\[12\]  " "    0.297               0.000 tim:clkgen\|divide\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1407682031404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.618 " "Worst-case recovery slack is -2.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.618           -1160.107 tim:clkgen\|divide\[12\]  " "   -2.618           -1160.107 tim:clkgen\|divide\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442              -0.442 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.442              -0.442 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223              -0.223 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.223              -0.223 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.262               0.000 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.318               0.000 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.350               0.000 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.503               0.000 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.666               0.000 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747               0.000 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.747               0.000 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1407682031452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.786 " "Worst-case removal slack is -0.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.786              -0.786 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.786              -0.786 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.615              -0.615 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.615              -0.615 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.515              -0.515 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.515              -0.515 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494              -0.494 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.494              -0.494 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260              -0.260 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.260              -0.260 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.121              -0.121 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.121              -0.121 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114              -0.114 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.114              -0.114 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.319               0.000 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.319               0.000 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.258               0.000 tim:clkgen\|divide\[12\]  " "    1.258               0.000 tim:clkgen\|divide\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1407682031500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174           -4392.192 tim:clkgen\|divide\[12\]  " "   -2.174           -4392.192 tim:clkgen\|divide\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -386.702 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -386.702 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -169.308 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -169.308 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -142.621 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -142.621 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -135.000 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -135.000 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -134.955 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -134.955 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -128.746 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -128.746 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -126.650 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -126.650 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -124.271 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -124.271 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.839               0.000 pll\|auto_generated\|pll1\|clk\[0\]  " "    2.839               0.000 pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.709               0.000 clock_50  " "    9.709               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682031526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1407682031526 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1407682034267 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[0\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~4  from: datab  to: combout " "Cell: core\|coggen\[1\].cog_\|cog_ctra\|Mux6~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~1  from: datad  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[2\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~0  from: datab  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~1  from: datad  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~3  from: datad  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~4  from: datad  to: combout " "Cell: core\|coggen\[3\].cog_\|cog_ctra\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~4  from: datad  to: combout " "Cell: core\|coggen\[4\].cog_\|cog_ctra\|Mux6~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[5\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[6\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~0  from: dataa  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout " "Cell: core\|coggen\[7\].cog_\|cog_ctra\|Mux6~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035156 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1407682035156 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035161 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1407682035317 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1407682035317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.545 " "Worst-case setup slack is -4.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.545          -11614.439 tim:clkgen\|divide\[12\]  " "   -4.545          -11614.439 tim:clkgen\|divide\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.802           -1237.373 pll\|auto_generated\|pll1\|clk\[0\]  " "   -2.802           -1237.373 pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.468            -136.289 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.468            -136.289 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.237             -98.156 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.237             -98.156 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.200             -99.567 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.200             -99.567 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.146             -96.658 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.146             -96.658 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.123            -100.517 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.123            -100.517 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.073             -93.888 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.073             -93.888 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.021             -90.654 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.021             -90.654 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.994             -87.034 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.994             -87.034 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1407682035349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.577 " "Worst-case hold slack is -0.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.577              -0.577 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.577              -0.577 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.576              -2.171 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.576              -2.171 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.570              -2.428 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.570              -2.428 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409              -0.648 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.409              -0.648 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251             -16.586 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.251             -16.586 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237             -17.581 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.237             -17.581 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.039               0.000 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 tim:clkgen\|divide\[12\]  " "    0.149               0.000 tim:clkgen\|divide\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.186               0.000 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196               0.000 pll\|auto_generated\|pll1\|clk\[0\]  " "    0.196               0.000 pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1407682035535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.428 " "Worst-case recovery slack is -1.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428            -511.565 tim:clkgen\|divide\[12\]  " "   -1.428            -511.565 tim:clkgen\|divide\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.217              -0.217 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.217              -0.217 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.011               0.000 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.197               0.000 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.274               0.000 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.304               0.000 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.456               0.000 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.530               0.000 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.573               0.000 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1407682035598 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.295 " "Worst-case removal slack is -0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.295              -0.295 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.295              -0.295 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.194              -0.194 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.194              -0.194 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -0.138 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.138              -0.138 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.106 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -0.106              -0.106 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.014               0.000 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.118               0.000 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.176               0.000 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "    0.404               0.000 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 tim:clkgen\|divide\[12\]  " "    0.775               0.000 tim:clkgen\|divide\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1407682035667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -4148.000 tim:clkgen\|divide\[12\]  " "   -1.000           -4148.000 tim:clkgen\|divide\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -207.488 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -207.488 dig:core\|cog:coggen\[0\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -118.901 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -118.901 dig:core\|cog:coggen\[2\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -113.583 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -113.583 dig:core\|cog:coggen\[3\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -112.000 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -112.000 dig:core\|cog:coggen\[1\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -112.000 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -112.000 dig:core\|cog:coggen\[4\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -112.000 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -112.000 dig:core\|cog:coggen\[5\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -112.000 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -112.000 dig:core\|cog:coggen\[6\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -112.000 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\]  " "   -1.000            -112.000 dig:core\|cog:coggen\[7\].cog_\|cog_ctr:cog_ctra\|ctr\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.722               0.000 pll\|auto_generated\|pll1\|clk\[0\]  " "    2.722               0.000 pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.416               0.000 clock_50  " "    9.416               0.000 clock_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1407682035711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1407682035711 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1407682040249 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1407682040295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1407682041154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 10 10:47:21 2014 " "Processing ended: Sun Aug 10 10:47:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1407682041154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1407682041154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1407682041154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1407682041154 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1407682042442 ""}
