ARM GAS  /tmp/ccbRi7Hj.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f0xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv6s-m
  19              		.syntax unified
  20              		.code	16
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f0xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f0xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f0xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f0xx_hal_msp.c ****   *
  18:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f0xx_hal_msp.c ****   */
  20:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f0xx_hal_msp.c **** 
  22:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f0xx_hal_msp.c **** 
  26:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc;
  28:Core/Src/stm32f0xx_hal_msp.c **** 
  29:Core/Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_i2c1_rx;
  30:Core/Src/stm32f0xx_hal_msp.c **** 
  31:Core/Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_i2c1_tx;
  32:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /tmp/ccbRi7Hj.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_rx;
  34:Core/Src/stm32f0xx_hal_msp.c **** 
  35:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  36:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  37:Core/Src/stm32f0xx_hal_msp.c **** 
  38:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  39:Core/Src/stm32f0xx_hal_msp.c **** 
  40:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  41:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  42:Core/Src/stm32f0xx_hal_msp.c **** 
  43:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  44:Core/Src/stm32f0xx_hal_msp.c **** 
  45:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  46:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  47:Core/Src/stm32f0xx_hal_msp.c **** 
  48:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  49:Core/Src/stm32f0xx_hal_msp.c **** 
  50:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  51:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  52:Core/Src/stm32f0xx_hal_msp.c **** 
  53:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  54:Core/Src/stm32f0xx_hal_msp.c **** 
  55:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  56:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/stm32f0xx_hal_msp.c **** 
  58:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  59:Core/Src/stm32f0xx_hal_msp.c **** 
  60:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  61:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  62:Core/Src/stm32f0xx_hal_msp.c **** 
  63:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  64:Core/Src/stm32f0xx_hal_msp.c **** 
  65:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  66:Core/Src/stm32f0xx_hal_msp.c **** 
  67:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  68:Core/Src/stm32f0xx_hal_msp.c **** /**
  69:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  70:Core/Src/stm32f0xx_hal_msp.c ****   */
  71:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  72:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 72 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  73:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  35              		.loc 1 77 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 77 3 view .LVU2
  38              		.loc 1 77 3 view .LVU3
ARM GAS  /tmp/ccbRi7Hj.s 			page 3


  39 0002 0A4B     		ldr	r3, .L2
  40 0004 9969     		ldr	r1, [r3, #24]
  41 0006 0122     		movs	r2, #1
  42 0008 1143     		orrs	r1, r2
  43 000a 9961     		str	r1, [r3, #24]
  44              		.loc 1 77 3 view .LVU4
  45 000c 9969     		ldr	r1, [r3, #24]
  46 000e 0A40     		ands	r2, r1
  47 0010 0092     		str	r2, [sp]
  48              		.loc 1 77 3 view .LVU5
  49 0012 009A     		ldr	r2, [sp]
  50              	.LBE2:
  51              		.loc 1 77 3 view .LVU6
  78:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  52              		.loc 1 78 3 view .LVU7
  53              	.LBB3:
  54              		.loc 1 78 3 view .LVU8
  55              		.loc 1 78 3 view .LVU9
  56 0014 DA69     		ldr	r2, [r3, #28]
  57 0016 8021     		movs	r1, #128
  58 0018 4905     		lsls	r1, r1, #21
  59 001a 0A43     		orrs	r2, r1
  60 001c DA61     		str	r2, [r3, #28]
  61              		.loc 1 78 3 view .LVU10
  62 001e DB69     		ldr	r3, [r3, #28]
  63 0020 0B40     		ands	r3, r1
  64 0022 0193     		str	r3, [sp, #4]
  65              		.loc 1 78 3 view .LVU11
  66 0024 019B     		ldr	r3, [sp, #4]
  67              	.LBE3:
  68              		.loc 1 78 3 view .LVU12
  79:Core/Src/stm32f0xx_hal_msp.c **** 
  80:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  81:Core/Src/stm32f0xx_hal_msp.c **** 
  82:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  83:Core/Src/stm32f0xx_hal_msp.c **** 
  84:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  85:Core/Src/stm32f0xx_hal_msp.c **** }
  69              		.loc 1 85 1 is_stmt 0 view .LVU13
  70 0026 02B0     		add	sp, sp, #8
  71              		@ sp needed
  72 0028 7047     		bx	lr
  73              	.L3:
  74 002a C046     		.align	2
  75              	.L2:
  76 002c 00100240 		.word	1073876992
  77              		.cfi_endproc
  78              	.LFE40:
  80              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_ADC_MspInit
  83              		.syntax unified
  84              		.code	16
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_ADC_MspInit:
  89              	.LVL0:
ARM GAS  /tmp/ccbRi7Hj.s 			page 4


  90              	.LFB41:
  86:Core/Src/stm32f0xx_hal_msp.c **** 
  87:Core/Src/stm32f0xx_hal_msp.c **** /**
  88:Core/Src/stm32f0xx_hal_msp.c **** * @brief ADC MSP Initialization
  89:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  90:Core/Src/stm32f0xx_hal_msp.c **** * @param hadc: ADC handle pointer
  91:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  92:Core/Src/stm32f0xx_hal_msp.c **** */
  93:Core/Src/stm32f0xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  94:Core/Src/stm32f0xx_hal_msp.c **** {
  91              		.loc 1 94 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 32
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 94 1 is_stmt 0 view .LVU15
  96 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  97              	.LCFI1:
  98              		.cfi_def_cfa_offset 20
  99              		.cfi_offset 4, -20
 100              		.cfi_offset 5, -16
 101              		.cfi_offset 6, -12
 102              		.cfi_offset 7, -8
 103              		.cfi_offset 14, -4
 104 0002 89B0     		sub	sp, sp, #36
 105              	.LCFI2:
 106              		.cfi_def_cfa_offset 56
 107 0004 0400     		movs	r4, r0
  95:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 108              		.loc 1 95 3 is_stmt 1 view .LVU16
 109              		.loc 1 95 20 is_stmt 0 view .LVU17
 110 0006 1422     		movs	r2, #20
 111 0008 0021     		movs	r1, #0
 112 000a 03A8     		add	r0, sp, #12
 113              	.LVL1:
 114              		.loc 1 95 20 view .LVU18
 115 000c FFF7FEFF 		bl	memset
 116              	.LVL2:
  96:Core/Src/stm32f0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 117              		.loc 1 96 3 is_stmt 1 view .LVU19
 118              		.loc 1 96 5 is_stmt 0 view .LVU20
 119 0010 264B     		ldr	r3, .L9
 120 0012 2268     		ldr	r2, [r4]
 121 0014 9A42     		cmp	r2, r3
 122 0016 01D0     		beq	.L7
 123              	.L4:
  97:Core/Src/stm32f0xx_hal_msp.c ****   {
  98:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  99:Core/Src/stm32f0xx_hal_msp.c **** 
 100:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 101:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 102:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 103:Core/Src/stm32f0xx_hal_msp.c **** 
 104:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 105:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 106:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 107:Core/Src/stm32f0xx_hal_msp.c ****     PA1     ------> ADC_IN1
 108:Core/Src/stm32f0xx_hal_msp.c ****     PA3     ------> ADC_IN3
ARM GAS  /tmp/ccbRi7Hj.s 			page 5


 109:Core/Src/stm32f0xx_hal_msp.c ****     PA5     ------> ADC_IN5
 110:Core/Src/stm32f0xx_hal_msp.c ****     PA7     ------> ADC_IN7
 111:Core/Src/stm32f0xx_hal_msp.c ****     PB0     ------> ADC_IN8
 112:Core/Src/stm32f0xx_hal_msp.c ****     */
 113:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = NTC3_Pin|NTC2_Pin|NTC1_Pin|NTC0_Pin;
 114:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 115:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 116:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 117:Core/Src/stm32f0xx_hal_msp.c **** 
 118:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = NTC_BOARD_Pin;
 119:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 120:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 121:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(NTC_BOARD_GPIO_Port, &GPIO_InitStruct);
 122:Core/Src/stm32f0xx_hal_msp.c **** 
 123:Core/Src/stm32f0xx_hal_msp.c ****     /* ADC1 DMA Init */
 124:Core/Src/stm32f0xx_hal_msp.c ****     /* ADC Init */
 125:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Instance = DMA1_Channel1;
 126:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 127:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 128:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 129:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 130:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 131:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.Mode = DMA_CIRCULAR;
 132:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 133:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 134:Core/Src/stm32f0xx_hal_msp.c ****     {
 135:Core/Src/stm32f0xx_hal_msp.c ****       Error_Handler();
 136:Core/Src/stm32f0xx_hal_msp.c ****     }
 137:Core/Src/stm32f0xx_hal_msp.c **** 
 138:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 139:Core/Src/stm32f0xx_hal_msp.c **** 
 140:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 141:Core/Src/stm32f0xx_hal_msp.c **** 
 142:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 143:Core/Src/stm32f0xx_hal_msp.c ****   }
 144:Core/Src/stm32f0xx_hal_msp.c **** 
 145:Core/Src/stm32f0xx_hal_msp.c **** }
 124              		.loc 1 145 1 view .LVU21
 125 0018 09B0     		add	sp, sp, #36
 126              		@ sp needed
 127              	.LVL3:
 128              		.loc 1 145 1 view .LVU22
 129 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 130              	.LVL4:
 131              	.L7:
 102:Core/Src/stm32f0xx_hal_msp.c **** 
 132              		.loc 1 102 5 is_stmt 1 view .LVU23
 133              	.LBB4:
 102:Core/Src/stm32f0xx_hal_msp.c **** 
 134              		.loc 1 102 5 view .LVU24
 102:Core/Src/stm32f0xx_hal_msp.c **** 
 135              		.loc 1 102 5 view .LVU25
 136 001c 244B     		ldr	r3, .L9+4
 137 001e 9A69     		ldr	r2, [r3, #24]
 138 0020 8026     		movs	r6, #128
 139 0022 B600     		lsls	r6, r6, #2
 140 0024 3243     		orrs	r2, r6
ARM GAS  /tmp/ccbRi7Hj.s 			page 6


 141 0026 9A61     		str	r2, [r3, #24]
 102:Core/Src/stm32f0xx_hal_msp.c **** 
 142              		.loc 1 102 5 view .LVU26
 143 0028 9A69     		ldr	r2, [r3, #24]
 144 002a 3240     		ands	r2, r6
 145 002c 0092     		str	r2, [sp]
 102:Core/Src/stm32f0xx_hal_msp.c **** 
 146              		.loc 1 102 5 view .LVU27
 147 002e 009A     		ldr	r2, [sp]
 148              	.LBE4:
 102:Core/Src/stm32f0xx_hal_msp.c **** 
 149              		.loc 1 102 5 view .LVU28
 104:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 150              		.loc 1 104 5 view .LVU29
 151              	.LBB5:
 104:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 152              		.loc 1 104 5 view .LVU30
 104:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 153              		.loc 1 104 5 view .LVU31
 154 0030 5969     		ldr	r1, [r3, #20]
 155 0032 8020     		movs	r0, #128
 156 0034 8002     		lsls	r0, r0, #10
 157 0036 0143     		orrs	r1, r0
 158 0038 5961     		str	r1, [r3, #20]
 104:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 159              		.loc 1 104 5 view .LVU32
 160 003a 5A69     		ldr	r2, [r3, #20]
 161 003c 0240     		ands	r2, r0
 162 003e 0192     		str	r2, [sp, #4]
 104:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 163              		.loc 1 104 5 view .LVU33
 164 0040 019A     		ldr	r2, [sp, #4]
 165              	.LBE5:
 104:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 166              		.loc 1 104 5 view .LVU34
 105:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 167              		.loc 1 105 5 view .LVU35
 168              	.LBB6:
 105:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 169              		.loc 1 105 5 view .LVU36
 105:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 170              		.loc 1 105 5 view .LVU37
 171 0042 5A69     		ldr	r2, [r3, #20]
 172 0044 8021     		movs	r1, #128
 173 0046 C902     		lsls	r1, r1, #11
 174 0048 0A43     		orrs	r2, r1
 175 004a 5A61     		str	r2, [r3, #20]
 105:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 176              		.loc 1 105 5 view .LVU38
 177 004c 5B69     		ldr	r3, [r3, #20]
 178 004e 0B40     		ands	r3, r1
 179 0050 0293     		str	r3, [sp, #8]
 105:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 180              		.loc 1 105 5 view .LVU39
 181 0052 029B     		ldr	r3, [sp, #8]
 182              	.LBE6:
 105:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
ARM GAS  /tmp/ccbRi7Hj.s 			page 7


 183              		.loc 1 105 5 view .LVU40
 113:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 184              		.loc 1 113 5 view .LVU41
 113:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 185              		.loc 1 113 25 is_stmt 0 view .LVU42
 186 0054 AA23     		movs	r3, #170
 187 0056 0393     		str	r3, [sp, #12]
 114:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 114 5 is_stmt 1 view .LVU43
 114:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 114 26 is_stmt 0 view .LVU44
 190 0058 0327     		movs	r7, #3
 191 005a 0497     		str	r7, [sp, #16]
 115:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 192              		.loc 1 115 5 is_stmt 1 view .LVU45
 115:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 193              		.loc 1 115 26 is_stmt 0 view .LVU46
 194 005c 0025     		movs	r5, #0
 195 005e 0595     		str	r5, [sp, #20]
 116:Core/Src/stm32f0xx_hal_msp.c **** 
 196              		.loc 1 116 5 is_stmt 1 view .LVU47
 197 0060 9020     		movs	r0, #144
 198 0062 03A9     		add	r1, sp, #12
 199 0064 C005     		lsls	r0, r0, #23
 200 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL5:
 118:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 202              		.loc 1 118 5 view .LVU48
 118:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 203              		.loc 1 118 25 is_stmt 0 view .LVU49
 204 006a 0123     		movs	r3, #1
 205 006c 0393     		str	r3, [sp, #12]
 119:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 206              		.loc 1 119 5 is_stmt 1 view .LVU50
 119:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 119 26 is_stmt 0 view .LVU51
 208 006e 0497     		str	r7, [sp, #16]
 120:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(NTC_BOARD_GPIO_Port, &GPIO_InitStruct);
 209              		.loc 1 120 5 is_stmt 1 view .LVU52
 120:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(NTC_BOARD_GPIO_Port, &GPIO_InitStruct);
 210              		.loc 1 120 26 is_stmt 0 view .LVU53
 211 0070 0595     		str	r5, [sp, #20]
 121:Core/Src/stm32f0xx_hal_msp.c **** 
 212              		.loc 1 121 5 is_stmt 1 view .LVU54
 213 0072 03A9     		add	r1, sp, #12
 214 0074 0F48     		ldr	r0, .L9+8
 215 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 216              	.LVL6:
 125:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 217              		.loc 1 125 5 view .LVU55
 125:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 218              		.loc 1 125 23 is_stmt 0 view .LVU56
 219 007a 0F48     		ldr	r0, .L9+12
 220 007c 0F4B     		ldr	r3, .L9+16
 221 007e 0360     		str	r3, [r0]
 126:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 222              		.loc 1 126 5 is_stmt 1 view .LVU57
ARM GAS  /tmp/ccbRi7Hj.s 			page 8


 126:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 223              		.loc 1 126 29 is_stmt 0 view .LVU58
 224 0080 4560     		str	r5, [r0, #4]
 127:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 225              		.loc 1 127 5 is_stmt 1 view .LVU59
 127:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 226              		.loc 1 127 29 is_stmt 0 view .LVU60
 227 0082 8560     		str	r5, [r0, #8]
 128:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 228              		.loc 1 128 5 is_stmt 1 view .LVU61
 128:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 229              		.loc 1 128 26 is_stmt 0 view .LVU62
 230 0084 8023     		movs	r3, #128
 231 0086 C360     		str	r3, [r0, #12]
 129:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 232              		.loc 1 129 5 is_stmt 1 view .LVU63
 129:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 233              		.loc 1 129 39 is_stmt 0 view .LVU64
 234 0088 0661     		str	r6, [r0, #16]
 130:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.Mode = DMA_CIRCULAR;
 235              		.loc 1 130 5 is_stmt 1 view .LVU65
 130:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.Mode = DMA_CIRCULAR;
 236              		.loc 1 130 36 is_stmt 0 view .LVU66
 237 008a 8023     		movs	r3, #128
 238 008c 1B01     		lsls	r3, r3, #4
 239 008e 4361     		str	r3, [r0, #20]
 131:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 240              		.loc 1 131 5 is_stmt 1 view .LVU67
 131:Core/Src/stm32f0xx_hal_msp.c ****     hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 241              		.loc 1 131 24 is_stmt 0 view .LVU68
 242 0090 2023     		movs	r3, #32
 243 0092 8361     		str	r3, [r0, #24]
 132:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 244              		.loc 1 132 5 is_stmt 1 view .LVU69
 132:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 245              		.loc 1 132 28 is_stmt 0 view .LVU70
 246 0094 C561     		str	r5, [r0, #28]
 133:Core/Src/stm32f0xx_hal_msp.c ****     {
 247              		.loc 1 133 5 is_stmt 1 view .LVU71
 133:Core/Src/stm32f0xx_hal_msp.c ****     {
 248              		.loc 1 133 9 is_stmt 0 view .LVU72
 249 0096 FFF7FEFF 		bl	HAL_DMA_Init
 250              	.LVL7:
 133:Core/Src/stm32f0xx_hal_msp.c ****     {
 251              		.loc 1 133 8 view .LVU73
 252 009a 0028     		cmp	r0, #0
 253 009c 03D1     		bne	.L8
 254              	.L6:
 138:Core/Src/stm32f0xx_hal_msp.c **** 
 255              		.loc 1 138 5 is_stmt 1 view .LVU74
 138:Core/Src/stm32f0xx_hal_msp.c **** 
 256              		.loc 1 138 5 view .LVU75
 257 009e 064B     		ldr	r3, .L9+12
 258 00a0 2363     		str	r3, [r4, #48]
 138:Core/Src/stm32f0xx_hal_msp.c **** 
 259              		.loc 1 138 5 view .LVU76
 260 00a2 5C62     		str	r4, [r3, #36]
ARM GAS  /tmp/ccbRi7Hj.s 			page 9


 138:Core/Src/stm32f0xx_hal_msp.c **** 
 261              		.loc 1 138 5 view .LVU77
 262              		.loc 1 145 1 is_stmt 0 view .LVU78
 263 00a4 B8E7     		b	.L4
 264              	.L8:
 135:Core/Src/stm32f0xx_hal_msp.c ****     }
 265              		.loc 1 135 7 is_stmt 1 view .LVU79
 266 00a6 FFF7FEFF 		bl	Error_Handler
 267              	.LVL8:
 268 00aa F8E7     		b	.L6
 269              	.L10:
 270              		.align	2
 271              	.L9:
 272 00ac 00240140 		.word	1073816576
 273 00b0 00100240 		.word	1073876992
 274 00b4 00040048 		.word	1207960576
 275 00b8 00000000 		.word	hdma_adc
 276 00bc 08000240 		.word	1073872904
 277              		.cfi_endproc
 278              	.LFE41:
 280              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 281              		.align	1
 282              		.global	HAL_ADC_MspDeInit
 283              		.syntax unified
 284              		.code	16
 285              		.thumb_func
 286              		.fpu softvfp
 288              	HAL_ADC_MspDeInit:
 289              	.LVL9:
 290              	.LFB42:
 146:Core/Src/stm32f0xx_hal_msp.c **** 
 147:Core/Src/stm32f0xx_hal_msp.c **** /**
 148:Core/Src/stm32f0xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 149:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 150:Core/Src/stm32f0xx_hal_msp.c **** * @param hadc: ADC handle pointer
 151:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 152:Core/Src/stm32f0xx_hal_msp.c **** */
 153:Core/Src/stm32f0xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 154:Core/Src/stm32f0xx_hal_msp.c **** {
 291              		.loc 1 154 1 view -0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295              		.loc 1 154 1 is_stmt 0 view .LVU81
 296 0000 10B5     		push	{r4, lr}
 297              	.LCFI3:
 298              		.cfi_def_cfa_offset 8
 299              		.cfi_offset 4, -8
 300              		.cfi_offset 14, -4
 301 0002 0400     		movs	r4, r0
 155:Core/Src/stm32f0xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 302              		.loc 1 155 3 is_stmt 1 view .LVU82
 303              		.loc 1 155 5 is_stmt 0 view .LVU83
 304 0004 0B4B     		ldr	r3, .L14
 305 0006 0268     		ldr	r2, [r0]
 306 0008 9A42     		cmp	r2, r3
 307 000a 00D0     		beq	.L13
ARM GAS  /tmp/ccbRi7Hj.s 			page 10


 308              	.LVL10:
 309              	.L11:
 156:Core/Src/stm32f0xx_hal_msp.c ****   {
 157:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 158:Core/Src/stm32f0xx_hal_msp.c **** 
 159:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 160:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 161:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 162:Core/Src/stm32f0xx_hal_msp.c **** 
 163:Core/Src/stm32f0xx_hal_msp.c ****     /**ADC GPIO Configuration
 164:Core/Src/stm32f0xx_hal_msp.c ****     PA1     ------> ADC_IN1
 165:Core/Src/stm32f0xx_hal_msp.c ****     PA3     ------> ADC_IN3
 166:Core/Src/stm32f0xx_hal_msp.c ****     PA5     ------> ADC_IN5
 167:Core/Src/stm32f0xx_hal_msp.c ****     PA7     ------> ADC_IN7
 168:Core/Src/stm32f0xx_hal_msp.c ****     PB0     ------> ADC_IN8
 169:Core/Src/stm32f0xx_hal_msp.c ****     */
 170:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, NTC3_Pin|NTC2_Pin|NTC1_Pin|NTC0_Pin);
 171:Core/Src/stm32f0xx_hal_msp.c **** 
 172:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(NTC_BOARD_GPIO_Port, NTC_BOARD_Pin);
 173:Core/Src/stm32f0xx_hal_msp.c **** 
 174:Core/Src/stm32f0xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 175:Core/Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 176:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 177:Core/Src/stm32f0xx_hal_msp.c **** 
 178:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 179:Core/Src/stm32f0xx_hal_msp.c ****   }
 180:Core/Src/stm32f0xx_hal_msp.c **** 
 181:Core/Src/stm32f0xx_hal_msp.c **** }
 310              		.loc 1 181 1 view .LVU84
 311              		@ sp needed
 312              	.LVL11:
 313              		.loc 1 181 1 view .LVU85
 314 000c 10BD     		pop	{r4, pc}
 315              	.LVL12:
 316              	.L13:
 161:Core/Src/stm32f0xx_hal_msp.c **** 
 317              		.loc 1 161 5 is_stmt 1 view .LVU86
 318 000e 0A4A     		ldr	r2, .L14+4
 319 0010 9369     		ldr	r3, [r2, #24]
 320 0012 0A49     		ldr	r1, .L14+8
 321 0014 0B40     		ands	r3, r1
 322 0016 9361     		str	r3, [r2, #24]
 170:Core/Src/stm32f0xx_hal_msp.c **** 
 323              		.loc 1 170 5 view .LVU87
 324 0018 9020     		movs	r0, #144
 325              	.LVL13:
 170:Core/Src/stm32f0xx_hal_msp.c **** 
 326              		.loc 1 170 5 is_stmt 0 view .LVU88
 327 001a AA21     		movs	r1, #170
 328 001c C005     		lsls	r0, r0, #23
 329 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 330              	.LVL14:
 172:Core/Src/stm32f0xx_hal_msp.c **** 
 331              		.loc 1 172 5 is_stmt 1 view .LVU89
 332 0022 0121     		movs	r1, #1
 333 0024 0648     		ldr	r0, .L14+12
 334 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/ccbRi7Hj.s 			page 11


 335              	.LVL15:
 175:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 336              		.loc 1 175 5 view .LVU90
 337 002a 206B     		ldr	r0, [r4, #48]
 338 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 339              	.LVL16:
 340              		.loc 1 181 1 is_stmt 0 view .LVU91
 341 0030 ECE7     		b	.L11
 342              	.L15:
 343 0032 C046     		.align	2
 344              	.L14:
 345 0034 00240140 		.word	1073816576
 346 0038 00100240 		.word	1073876992
 347 003c FFFDFFFF 		.word	-513
 348 0040 00040048 		.word	1207960576
 349              		.cfi_endproc
 350              	.LFE42:
 352              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 353              		.align	1
 354              		.global	HAL_I2C_MspInit
 355              		.syntax unified
 356              		.code	16
 357              		.thumb_func
 358              		.fpu softvfp
 360              	HAL_I2C_MspInit:
 361              	.LVL17:
 362              	.LFB43:
 182:Core/Src/stm32f0xx_hal_msp.c **** 
 183:Core/Src/stm32f0xx_hal_msp.c **** /**
 184:Core/Src/stm32f0xx_hal_msp.c **** * @brief I2C MSP Initialization
 185:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 186:Core/Src/stm32f0xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 187:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 188:Core/Src/stm32f0xx_hal_msp.c **** */
 189:Core/Src/stm32f0xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 190:Core/Src/stm32f0xx_hal_msp.c **** {
 363              		.loc 1 190 1 is_stmt 1 view -0
 364              		.cfi_startproc
 365              		@ args = 0, pretend = 0, frame = 32
 366              		@ frame_needed = 0, uses_anonymous_args = 0
 367              		.loc 1 190 1 is_stmt 0 view .LVU93
 368 0000 70B5     		push	{r4, r5, r6, lr}
 369              	.LCFI4:
 370              		.cfi_def_cfa_offset 16
 371              		.cfi_offset 4, -16
 372              		.cfi_offset 5, -12
 373              		.cfi_offset 6, -8
 374              		.cfi_offset 14, -4
 375 0002 88B0     		sub	sp, sp, #32
 376              	.LCFI5:
 377              		.cfi_def_cfa_offset 48
 378 0004 0400     		movs	r4, r0
 191:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 379              		.loc 1 191 3 is_stmt 1 view .LVU94
 380              		.loc 1 191 20 is_stmt 0 view .LVU95
 381 0006 1422     		movs	r2, #20
 382 0008 0021     		movs	r1, #0
ARM GAS  /tmp/ccbRi7Hj.s 			page 12


 383 000a 03A8     		add	r0, sp, #12
 384              	.LVL18:
 385              		.loc 1 191 20 view .LVU96
 386 000c FFF7FEFF 		bl	memset
 387              	.LVL19:
 192:Core/Src/stm32f0xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 388              		.loc 1 192 3 is_stmt 1 view .LVU97
 389              		.loc 1 192 5 is_stmt 0 view .LVU98
 390 0010 324B     		ldr	r3, .L23
 391 0012 2268     		ldr	r2, [r4]
 392 0014 9A42     		cmp	r2, r3
 393 0016 01D0     		beq	.L20
 394              	.L16:
 193:Core/Src/stm32f0xx_hal_msp.c ****   {
 194:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 195:Core/Src/stm32f0xx_hal_msp.c **** 
 196:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 197:Core/Src/stm32f0xx_hal_msp.c **** 
 198:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 199:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 200:Core/Src/stm32f0xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 201:Core/Src/stm32f0xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 202:Core/Src/stm32f0xx_hal_msp.c ****     */
 203:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 204:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 205:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 206:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 207:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 208:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 209:Core/Src/stm32f0xx_hal_msp.c **** 
 210:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 211:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 212:Core/Src/stm32f0xx_hal_msp.c **** 
 213:Core/Src/stm32f0xx_hal_msp.c ****     /* I2C1 DMA Init */
 214:Core/Src/stm32f0xx_hal_msp.c ****     /* I2C1_RX Init */
 215:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Instance = DMA1_Channel7;
 216:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 217:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 218:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 219:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 220:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 221:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 222:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 223:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 224:Core/Src/stm32f0xx_hal_msp.c ****     {
 225:Core/Src/stm32f0xx_hal_msp.c ****       Error_Handler();
 226:Core/Src/stm32f0xx_hal_msp.c ****     }
 227:Core/Src/stm32f0xx_hal_msp.c **** 
 228:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_I2C1_DMA_CH76);
 229:Core/Src/stm32f0xx_hal_msp.c **** 
 230:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 231:Core/Src/stm32f0xx_hal_msp.c **** 
 232:Core/Src/stm32f0xx_hal_msp.c ****     /* I2C1_TX Init */
 233:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Instance = DMA1_Channel6;
 234:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 235:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 236:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /tmp/ccbRi7Hj.s 			page 13


 237:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 238:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 239:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 240:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 241:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 242:Core/Src/stm32f0xx_hal_msp.c ****     {
 243:Core/Src/stm32f0xx_hal_msp.c ****       Error_Handler();
 244:Core/Src/stm32f0xx_hal_msp.c ****     }
 245:Core/Src/stm32f0xx_hal_msp.c **** 
 246:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_DMA_REMAP_CHANNEL_ENABLE(DMA_REMAP_I2C1_DMA_CH76);
 247:Core/Src/stm32f0xx_hal_msp.c **** 
 248:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 249:Core/Src/stm32f0xx_hal_msp.c **** 
 250:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 252:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 253:Core/Src/stm32f0xx_hal_msp.c ****   }
 254:Core/Src/stm32f0xx_hal_msp.c **** 
 255:Core/Src/stm32f0xx_hal_msp.c **** }
 395              		.loc 1 255 1 view .LVU99
 396 0018 08B0     		add	sp, sp, #32
 397              		@ sp needed
 398              	.LVL20:
 399              		.loc 1 255 1 view .LVU100
 400 001a 70BD     		pop	{r4, r5, r6, pc}
 401              	.LVL21:
 402              	.L20:
 198:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 403              		.loc 1 198 5 is_stmt 1 view .LVU101
 404              	.LBB7:
 198:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 405              		.loc 1 198 5 view .LVU102
 198:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 406              		.loc 1 198 5 view .LVU103
 407 001c 304E     		ldr	r6, .L23+4
 408 001e 7269     		ldr	r2, [r6, #20]
 409 0020 8021     		movs	r1, #128
 410 0022 C902     		lsls	r1, r1, #11
 411 0024 0A43     		orrs	r2, r1
 412 0026 7261     		str	r2, [r6, #20]
 198:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 413              		.loc 1 198 5 view .LVU104
 414 0028 7369     		ldr	r3, [r6, #20]
 415 002a 0B40     		ands	r3, r1
 416 002c 0193     		str	r3, [sp, #4]
 198:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 417              		.loc 1 198 5 view .LVU105
 418 002e 019B     		ldr	r3, [sp, #4]
 419              	.LBE7:
 198:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 420              		.loc 1 198 5 view .LVU106
 203:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 421              		.loc 1 203 5 view .LVU107
 203:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 422              		.loc 1 203 25 is_stmt 0 view .LVU108
 423 0030 C023     		movs	r3, #192
 424 0032 9B00     		lsls	r3, r3, #2
ARM GAS  /tmp/ccbRi7Hj.s 			page 14


 425 0034 0393     		str	r3, [sp, #12]
 204:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 426              		.loc 1 204 5 is_stmt 1 view .LVU109
 204:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 427              		.loc 1 204 26 is_stmt 0 view .LVU110
 428 0036 1223     		movs	r3, #18
 429 0038 0493     		str	r3, [sp, #16]
 205:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 430              		.loc 1 205 5 is_stmt 1 view .LVU111
 205:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 431              		.loc 1 205 26 is_stmt 0 view .LVU112
 432 003a 0025     		movs	r5, #0
 433 003c 0595     		str	r5, [sp, #20]
 206:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 434              		.loc 1 206 5 is_stmt 1 view .LVU113
 206:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 435              		.loc 1 206 27 is_stmt 0 view .LVU114
 436 003e 0F3B     		subs	r3, r3, #15
 437 0040 0693     		str	r3, [sp, #24]
 207:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 438              		.loc 1 207 5 is_stmt 1 view .LVU115
 207:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 439              		.loc 1 207 31 is_stmt 0 view .LVU116
 440 0042 023B     		subs	r3, r3, #2
 441 0044 0793     		str	r3, [sp, #28]
 208:Core/Src/stm32f0xx_hal_msp.c **** 
 442              		.loc 1 208 5 is_stmt 1 view .LVU117
 443 0046 03A9     		add	r1, sp, #12
 444 0048 2648     		ldr	r0, .L23+8
 445 004a FFF7FEFF 		bl	HAL_GPIO_Init
 446              	.LVL22:
 211:Core/Src/stm32f0xx_hal_msp.c **** 
 447              		.loc 1 211 5 view .LVU118
 448              	.LBB8:
 211:Core/Src/stm32f0xx_hal_msp.c **** 
 449              		.loc 1 211 5 view .LVU119
 211:Core/Src/stm32f0xx_hal_msp.c **** 
 450              		.loc 1 211 5 view .LVU120
 451 004e F269     		ldr	r2, [r6, #28]
 452 0050 8021     		movs	r1, #128
 453 0052 8903     		lsls	r1, r1, #14
 454 0054 0A43     		orrs	r2, r1
 455 0056 F261     		str	r2, [r6, #28]
 211:Core/Src/stm32f0xx_hal_msp.c **** 
 456              		.loc 1 211 5 view .LVU121
 457 0058 F369     		ldr	r3, [r6, #28]
 458 005a 0B40     		ands	r3, r1
 459 005c 0293     		str	r3, [sp, #8]
 211:Core/Src/stm32f0xx_hal_msp.c **** 
 460              		.loc 1 211 5 view .LVU122
 461 005e 029B     		ldr	r3, [sp, #8]
 462              	.LBE8:
 211:Core/Src/stm32f0xx_hal_msp.c **** 
 463              		.loc 1 211 5 view .LVU123
 215:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 464              		.loc 1 215 5 view .LVU124
 215:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
ARM GAS  /tmp/ccbRi7Hj.s 			page 15


 465              		.loc 1 215 27 is_stmt 0 view .LVU125
 466 0060 2148     		ldr	r0, .L23+12
 467 0062 224B     		ldr	r3, .L23+16
 468 0064 0360     		str	r3, [r0]
 216:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 469              		.loc 1 216 5 is_stmt 1 view .LVU126
 216:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 470              		.loc 1 216 33 is_stmt 0 view .LVU127
 471 0066 4560     		str	r5, [r0, #4]
 217:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 472              		.loc 1 217 5 is_stmt 1 view .LVU128
 217:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 473              		.loc 1 217 33 is_stmt 0 view .LVU129
 474 0068 8560     		str	r5, [r0, #8]
 218:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 475              		.loc 1 218 5 is_stmt 1 view .LVU130
 218:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 476              		.loc 1 218 30 is_stmt 0 view .LVU131
 477 006a 8023     		movs	r3, #128
 478 006c C360     		str	r3, [r0, #12]
 219:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 479              		.loc 1 219 5 is_stmt 1 view .LVU132
 219:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 480              		.loc 1 219 43 is_stmt 0 view .LVU133
 481 006e 0561     		str	r5, [r0, #16]
 220:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 482              		.loc 1 220 5 is_stmt 1 view .LVU134
 220:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 483              		.loc 1 220 40 is_stmt 0 view .LVU135
 484 0070 4561     		str	r5, [r0, #20]
 221:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 485              		.loc 1 221 5 is_stmt 1 view .LVU136
 221:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 486              		.loc 1 221 28 is_stmt 0 view .LVU137
 487 0072 8561     		str	r5, [r0, #24]
 222:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 488              		.loc 1 222 5 is_stmt 1 view .LVU138
 222:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 489              		.loc 1 222 32 is_stmt 0 view .LVU139
 490 0074 8023     		movs	r3, #128
 491 0076 5B01     		lsls	r3, r3, #5
 492 0078 C361     		str	r3, [r0, #28]
 223:Core/Src/stm32f0xx_hal_msp.c ****     {
 493              		.loc 1 223 5 is_stmt 1 view .LVU140
 223:Core/Src/stm32f0xx_hal_msp.c ****     {
 494              		.loc 1 223 9 is_stmt 0 view .LVU141
 495 007a FFF7FEFF 		bl	HAL_DMA_Init
 496              	.LVL23:
 223:Core/Src/stm32f0xx_hal_msp.c ****     {
 497              		.loc 1 223 8 view .LVU142
 498 007e 0028     		cmp	r0, #0
 499 0080 25D1     		bne	.L21
 500              	.L18:
 228:Core/Src/stm32f0xx_hal_msp.c **** 
 501              		.loc 1 228 5 is_stmt 1 view .LVU143
 228:Core/Src/stm32f0xx_hal_msp.c **** 
 502              		.loc 1 228 5 view .LVU144
ARM GAS  /tmp/ccbRi7Hj.s 			page 16


 228:Core/Src/stm32f0xx_hal_msp.c **** 
 503              		.loc 1 228 5 view .LVU145
 504 0082 1B4A     		ldr	r2, .L23+20
 505 0084 1168     		ldr	r1, [r2]
 506 0086 8023     		movs	r3, #128
 507 0088 1B05     		lsls	r3, r3, #20
 508 008a 0B43     		orrs	r3, r1
 509 008c 1360     		str	r3, [r2]
 228:Core/Src/stm32f0xx_hal_msp.c **** 
 510              		.loc 1 228 5 view .LVU146
 230:Core/Src/stm32f0xx_hal_msp.c **** 
 511              		.loc 1 230 5 view .LVU147
 230:Core/Src/stm32f0xx_hal_msp.c **** 
 512              		.loc 1 230 5 view .LVU148
 513 008e 164B     		ldr	r3, .L23+12
 514 0090 E363     		str	r3, [r4, #60]
 230:Core/Src/stm32f0xx_hal_msp.c **** 
 515              		.loc 1 230 5 view .LVU149
 516 0092 5C62     		str	r4, [r3, #36]
 230:Core/Src/stm32f0xx_hal_msp.c **** 
 517              		.loc 1 230 5 view .LVU150
 233:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 518              		.loc 1 233 5 view .LVU151
 233:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 519              		.loc 1 233 27 is_stmt 0 view .LVU152
 520 0094 1748     		ldr	r0, .L23+24
 521 0096 184B     		ldr	r3, .L23+28
 522 0098 0360     		str	r3, [r0]
 234:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 523              		.loc 1 234 5 is_stmt 1 view .LVU153
 234:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 524              		.loc 1 234 33 is_stmt 0 view .LVU154
 525 009a 1023     		movs	r3, #16
 526 009c 4360     		str	r3, [r0, #4]
 235:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 527              		.loc 1 235 5 is_stmt 1 view .LVU155
 235:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 528              		.loc 1 235 33 is_stmt 0 view .LVU156
 529 009e 0023     		movs	r3, #0
 530 00a0 8360     		str	r3, [r0, #8]
 236:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 531              		.loc 1 236 5 is_stmt 1 view .LVU157
 236:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 532              		.loc 1 236 30 is_stmt 0 view .LVU158
 533 00a2 8022     		movs	r2, #128
 534 00a4 C260     		str	r2, [r0, #12]
 237:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 535              		.loc 1 237 5 is_stmt 1 view .LVU159
 237:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 536              		.loc 1 237 43 is_stmt 0 view .LVU160
 537 00a6 0361     		str	r3, [r0, #16]
 238:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 538              		.loc 1 238 5 is_stmt 1 view .LVU161
 238:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 539              		.loc 1 238 40 is_stmt 0 view .LVU162
 540 00a8 4361     		str	r3, [r0, #20]
 239:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
ARM GAS  /tmp/ccbRi7Hj.s 			page 17


 541              		.loc 1 239 5 is_stmt 1 view .LVU163
 239:Core/Src/stm32f0xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 542              		.loc 1 239 28 is_stmt 0 view .LVU164
 543 00aa 8361     		str	r3, [r0, #24]
 240:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 544              		.loc 1 240 5 is_stmt 1 view .LVU165
 240:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 545              		.loc 1 240 32 is_stmt 0 view .LVU166
 546 00ac 8023     		movs	r3, #128
 547 00ae 5B01     		lsls	r3, r3, #5
 548 00b0 C361     		str	r3, [r0, #28]
 241:Core/Src/stm32f0xx_hal_msp.c ****     {
 549              		.loc 1 241 5 is_stmt 1 view .LVU167
 241:Core/Src/stm32f0xx_hal_msp.c ****     {
 550              		.loc 1 241 9 is_stmt 0 view .LVU168
 551 00b2 FFF7FEFF 		bl	HAL_DMA_Init
 552              	.LVL24:
 241:Core/Src/stm32f0xx_hal_msp.c ****     {
 553              		.loc 1 241 8 view .LVU169
 554 00b6 0028     		cmp	r0, #0
 555 00b8 0CD1     		bne	.L22
 556              	.L19:
 246:Core/Src/stm32f0xx_hal_msp.c **** 
 557              		.loc 1 246 5 is_stmt 1 view .LVU170
 246:Core/Src/stm32f0xx_hal_msp.c **** 
 558              		.loc 1 246 5 view .LVU171
 246:Core/Src/stm32f0xx_hal_msp.c **** 
 559              		.loc 1 246 5 view .LVU172
 560 00ba 0D4A     		ldr	r2, .L23+20
 561 00bc 1168     		ldr	r1, [r2]
 562 00be 8023     		movs	r3, #128
 563 00c0 1B05     		lsls	r3, r3, #20
 564 00c2 0B43     		orrs	r3, r1
 565 00c4 1360     		str	r3, [r2]
 246:Core/Src/stm32f0xx_hal_msp.c **** 
 566              		.loc 1 246 5 view .LVU173
 248:Core/Src/stm32f0xx_hal_msp.c **** 
 567              		.loc 1 248 5 view .LVU174
 248:Core/Src/stm32f0xx_hal_msp.c **** 
 568              		.loc 1 248 5 view .LVU175
 569 00c6 0B4B     		ldr	r3, .L23+24
 570 00c8 A363     		str	r3, [r4, #56]
 248:Core/Src/stm32f0xx_hal_msp.c **** 
 571              		.loc 1 248 5 view .LVU176
 572 00ca 5C62     		str	r4, [r3, #36]
 248:Core/Src/stm32f0xx_hal_msp.c **** 
 573              		.loc 1 248 5 view .LVU177
 574              		.loc 1 255 1 is_stmt 0 view .LVU178
 575 00cc A4E7     		b	.L16
 576              	.L21:
 225:Core/Src/stm32f0xx_hal_msp.c ****     }
 577              		.loc 1 225 7 is_stmt 1 view .LVU179
 578 00ce FFF7FEFF 		bl	Error_Handler
 579              	.LVL25:
 580 00d2 D6E7     		b	.L18
 581              	.L22:
 243:Core/Src/stm32f0xx_hal_msp.c ****     }
ARM GAS  /tmp/ccbRi7Hj.s 			page 18


 582              		.loc 1 243 7 view .LVU180
 583 00d4 FFF7FEFF 		bl	Error_Handler
 584              	.LVL26:
 585 00d8 EFE7     		b	.L19
 586              	.L24:
 587 00da C046     		.align	2
 588              	.L23:
 589 00dc 00540040 		.word	1073763328
 590 00e0 00100240 		.word	1073876992
 591 00e4 00040048 		.word	1207960576
 592 00e8 00000000 		.word	hdma_i2c1_rx
 593 00ec 80000240 		.word	1073873024
 594 00f0 00000140 		.word	1073807360
 595 00f4 00000000 		.word	hdma_i2c1_tx
 596 00f8 6C000240 		.word	1073873004
 597              		.cfi_endproc
 598              	.LFE43:
 600              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 601              		.align	1
 602              		.global	HAL_I2C_MspDeInit
 603              		.syntax unified
 604              		.code	16
 605              		.thumb_func
 606              		.fpu softvfp
 608              	HAL_I2C_MspDeInit:
 609              	.LVL27:
 610              	.LFB44:
 256:Core/Src/stm32f0xx_hal_msp.c **** 
 257:Core/Src/stm32f0xx_hal_msp.c **** /**
 258:Core/Src/stm32f0xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 259:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 260:Core/Src/stm32f0xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 261:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 262:Core/Src/stm32f0xx_hal_msp.c **** */
 263:Core/Src/stm32f0xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 264:Core/Src/stm32f0xx_hal_msp.c **** {
 611              		.loc 1 264 1 view -0
 612              		.cfi_startproc
 613              		@ args = 0, pretend = 0, frame = 0
 614              		@ frame_needed = 0, uses_anonymous_args = 0
 615              		.loc 1 264 1 is_stmt 0 view .LVU182
 616 0000 70B5     		push	{r4, r5, r6, lr}
 617              	.LCFI6:
 618              		.cfi_def_cfa_offset 16
 619              		.cfi_offset 4, -16
 620              		.cfi_offset 5, -12
 621              		.cfi_offset 6, -8
 622              		.cfi_offset 14, -4
 623 0002 0400     		movs	r4, r0
 265:Core/Src/stm32f0xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 624              		.loc 1 265 3 is_stmt 1 view .LVU183
 625              		.loc 1 265 5 is_stmt 0 view .LVU184
 626 0004 0D4B     		ldr	r3, .L28
 627 0006 0268     		ldr	r2, [r0]
 628 0008 9A42     		cmp	r2, r3
 629 000a 00D0     		beq	.L27
 630              	.LVL28:
ARM GAS  /tmp/ccbRi7Hj.s 			page 19


 631              	.L25:
 266:Core/Src/stm32f0xx_hal_msp.c ****   {
 267:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 268:Core/Src/stm32f0xx_hal_msp.c **** 
 269:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 270:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 271:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 272:Core/Src/stm32f0xx_hal_msp.c **** 
 273:Core/Src/stm32f0xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 274:Core/Src/stm32f0xx_hal_msp.c ****     PB8     ------> I2C1_SCL
 275:Core/Src/stm32f0xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 276:Core/Src/stm32f0xx_hal_msp.c ****     */
 277:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 278:Core/Src/stm32f0xx_hal_msp.c **** 
 279:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 280:Core/Src/stm32f0xx_hal_msp.c **** 
 281:Core/Src/stm32f0xx_hal_msp.c ****     /* I2C1 DMA DeInit */
 282:Core/Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmarx);
 283:Core/Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmatx);
 284:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 285:Core/Src/stm32f0xx_hal_msp.c **** 
 286:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 287:Core/Src/stm32f0xx_hal_msp.c ****   }
 288:Core/Src/stm32f0xx_hal_msp.c **** 
 289:Core/Src/stm32f0xx_hal_msp.c **** }
 632              		.loc 1 289 1 view .LVU185
 633              		@ sp needed
 634              	.LVL29:
 635              		.loc 1 289 1 view .LVU186
 636 000c 70BD     		pop	{r4, r5, r6, pc}
 637              	.LVL30:
 638              	.L27:
 271:Core/Src/stm32f0xx_hal_msp.c **** 
 639              		.loc 1 271 5 is_stmt 1 view .LVU187
 640 000e 0C4A     		ldr	r2, .L28+4
 641 0010 D369     		ldr	r3, [r2, #28]
 642 0012 0C49     		ldr	r1, .L28+8
 643 0014 0B40     		ands	r3, r1
 644 0016 D361     		str	r3, [r2, #28]
 277:Core/Src/stm32f0xx_hal_msp.c **** 
 645              		.loc 1 277 5 view .LVU188
 646 0018 8021     		movs	r1, #128
 647 001a 0B4D     		ldr	r5, .L28+12
 648 001c 4900     		lsls	r1, r1, #1
 649 001e 2800     		movs	r0, r5
 650              	.LVL31:
 277:Core/Src/stm32f0xx_hal_msp.c **** 
 651              		.loc 1 277 5 is_stmt 0 view .LVU189
 652 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 653              	.LVL32:
 279:Core/Src/stm32f0xx_hal_msp.c **** 
 654              		.loc 1 279 5 is_stmt 1 view .LVU190
 655 0024 8021     		movs	r1, #128
 656 0026 8900     		lsls	r1, r1, #2
 657 0028 2800     		movs	r0, r5
 658 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 659              	.LVL33:
ARM GAS  /tmp/ccbRi7Hj.s 			page 20


 282:Core/Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmatx);
 660              		.loc 1 282 5 view .LVU191
 661 002e E06B     		ldr	r0, [r4, #60]
 662 0030 FFF7FEFF 		bl	HAL_DMA_DeInit
 663              	.LVL34:
 283:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 664              		.loc 1 283 5 view .LVU192
 665 0034 A06B     		ldr	r0, [r4, #56]
 666 0036 FFF7FEFF 		bl	HAL_DMA_DeInit
 667              	.LVL35:
 668              		.loc 1 289 1 is_stmt 0 view .LVU193
 669 003a E7E7     		b	.L25
 670              	.L29:
 671              		.align	2
 672              	.L28:
 673 003c 00540040 		.word	1073763328
 674 0040 00100240 		.word	1073876992
 675 0044 FFFFDFFF 		.word	-2097153
 676 0048 00040048 		.word	1207960576
 677              		.cfi_endproc
 678              	.LFE44:
 680              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 681              		.align	1
 682              		.global	HAL_SPI_MspInit
 683              		.syntax unified
 684              		.code	16
 685              		.thumb_func
 686              		.fpu softvfp
 688              	HAL_SPI_MspInit:
 689              	.LVL36:
 690              	.LFB45:
 290:Core/Src/stm32f0xx_hal_msp.c **** 
 291:Core/Src/stm32f0xx_hal_msp.c **** /**
 292:Core/Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP Initialization
 293:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 294:Core/Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 295:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 296:Core/Src/stm32f0xx_hal_msp.c **** */
 297:Core/Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 298:Core/Src/stm32f0xx_hal_msp.c **** {
 691              		.loc 1 298 1 is_stmt 1 view -0
 692              		.cfi_startproc
 693              		@ args = 0, pretend = 0, frame = 32
 694              		@ frame_needed = 0, uses_anonymous_args = 0
 695              		.loc 1 298 1 is_stmt 0 view .LVU195
 696 0000 30B5     		push	{r4, r5, lr}
 697              	.LCFI7:
 698              		.cfi_def_cfa_offset 12
 699              		.cfi_offset 4, -12
 700              		.cfi_offset 5, -8
 701              		.cfi_offset 14, -4
 702 0002 89B0     		sub	sp, sp, #36
 703              	.LCFI8:
 704              		.cfi_def_cfa_offset 48
 705 0004 0400     		movs	r4, r0
 299:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 706              		.loc 1 299 3 is_stmt 1 view .LVU196
ARM GAS  /tmp/ccbRi7Hj.s 			page 21


 707              		.loc 1 299 20 is_stmt 0 view .LVU197
 708 0006 1422     		movs	r2, #20
 709 0008 0021     		movs	r1, #0
 710 000a 03A8     		add	r0, sp, #12
 711              	.LVL37:
 712              		.loc 1 299 20 view .LVU198
 713 000c FFF7FEFF 		bl	memset
 714              	.LVL38:
 300:Core/Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 715              		.loc 1 300 3 is_stmt 1 view .LVU199
 716              		.loc 1 300 5 is_stmt 0 view .LVU200
 717 0010 1E4B     		ldr	r3, .L35
 718 0012 2268     		ldr	r2, [r4]
 719 0014 9A42     		cmp	r2, r3
 720 0016 01D0     		beq	.L33
 721              	.L30:
 301:Core/Src/stm32f0xx_hal_msp.c ****   {
 302:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 303:Core/Src/stm32f0xx_hal_msp.c **** 
 304:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 305:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 306:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 307:Core/Src/stm32f0xx_hal_msp.c **** 
 308:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 309:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 310:Core/Src/stm32f0xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 311:Core/Src/stm32f0xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 312:Core/Src/stm32f0xx_hal_msp.c ****     */
 313:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 314:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 315:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 316:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 317:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 318:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 319:Core/Src/stm32f0xx_hal_msp.c **** 
 320:Core/Src/stm32f0xx_hal_msp.c ****     /* SPI1 DMA Init */
 321:Core/Src/stm32f0xx_hal_msp.c ****     /* SPI1_RX Init */
 322:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Instance = DMA1_Channel2;
 323:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 324:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 325:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 326:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 327:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 328:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 329:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 330:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 331:Core/Src/stm32f0xx_hal_msp.c ****     {
 332:Core/Src/stm32f0xx_hal_msp.c ****       Error_Handler();
 333:Core/Src/stm32f0xx_hal_msp.c ****     }
 334:Core/Src/stm32f0xx_hal_msp.c **** 
 335:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 336:Core/Src/stm32f0xx_hal_msp.c **** 
 337:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 338:Core/Src/stm32f0xx_hal_msp.c **** 
 339:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 340:Core/Src/stm32f0xx_hal_msp.c ****   }
 341:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /tmp/ccbRi7Hj.s 			page 22


 342:Core/Src/stm32f0xx_hal_msp.c **** }
 722              		.loc 1 342 1 view .LVU201
 723 0018 09B0     		add	sp, sp, #36
 724              		@ sp needed
 725              	.LVL39:
 726              		.loc 1 342 1 view .LVU202
 727 001a 30BD     		pop	{r4, r5, pc}
 728              	.LVL40:
 729              	.L33:
 306:Core/Src/stm32f0xx_hal_msp.c **** 
 730              		.loc 1 306 5 is_stmt 1 view .LVU203
 731              	.LBB9:
 306:Core/Src/stm32f0xx_hal_msp.c **** 
 732              		.loc 1 306 5 view .LVU204
 306:Core/Src/stm32f0xx_hal_msp.c **** 
 733              		.loc 1 306 5 view .LVU205
 734 001c 1C4B     		ldr	r3, .L35+4
 735 001e 9969     		ldr	r1, [r3, #24]
 736 0020 8020     		movs	r0, #128
 737 0022 4001     		lsls	r0, r0, #5
 738 0024 0143     		orrs	r1, r0
 739 0026 9961     		str	r1, [r3, #24]
 306:Core/Src/stm32f0xx_hal_msp.c **** 
 740              		.loc 1 306 5 view .LVU206
 741 0028 9A69     		ldr	r2, [r3, #24]
 742 002a 0240     		ands	r2, r0
 743 002c 0192     		str	r2, [sp, #4]
 306:Core/Src/stm32f0xx_hal_msp.c **** 
 744              		.loc 1 306 5 view .LVU207
 745 002e 019A     		ldr	r2, [sp, #4]
 746              	.LBE9:
 306:Core/Src/stm32f0xx_hal_msp.c **** 
 747              		.loc 1 306 5 view .LVU208
 308:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 748              		.loc 1 308 5 view .LVU209
 749              	.LBB10:
 308:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 750              		.loc 1 308 5 view .LVU210
 308:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 751              		.loc 1 308 5 view .LVU211
 752 0030 5A69     		ldr	r2, [r3, #20]
 753 0032 8021     		movs	r1, #128
 754 0034 C902     		lsls	r1, r1, #11
 755 0036 0A43     		orrs	r2, r1
 756 0038 5A61     		str	r2, [r3, #20]
 308:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 757              		.loc 1 308 5 view .LVU212
 758 003a 5B69     		ldr	r3, [r3, #20]
 759 003c 0B40     		ands	r3, r1
 760 003e 0293     		str	r3, [sp, #8]
 308:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 761              		.loc 1 308 5 view .LVU213
 762 0040 029B     		ldr	r3, [sp, #8]
 763              	.LBE10:
 308:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 764              		.loc 1 308 5 view .LVU214
 313:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccbRi7Hj.s 			page 23


 765              		.loc 1 313 5 view .LVU215
 313:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 766              		.loc 1 313 25 is_stmt 0 view .LVU216
 767 0042 1823     		movs	r3, #24
 768 0044 0393     		str	r3, [sp, #12]
 314:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 769              		.loc 1 314 5 is_stmt 1 view .LVU217
 314:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 770              		.loc 1 314 26 is_stmt 0 view .LVU218
 771 0046 163B     		subs	r3, r3, #22
 772 0048 0493     		str	r3, [sp, #16]
 315:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 773              		.loc 1 315 5 is_stmt 1 view .LVU219
 315:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 774              		.loc 1 315 26 is_stmt 0 view .LVU220
 775 004a 0025     		movs	r5, #0
 776 004c 0595     		str	r5, [sp, #20]
 316:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 777              		.loc 1 316 5 is_stmt 1 view .LVU221
 316:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 778              		.loc 1 316 27 is_stmt 0 view .LVU222
 779 004e 0133     		adds	r3, r3, #1
 780 0050 0693     		str	r3, [sp, #24]
 317:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 781              		.loc 1 317 5 is_stmt 1 view .LVU223
 317:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 782              		.loc 1 317 31 is_stmt 0 view .LVU224
 783 0052 0795     		str	r5, [sp, #28]
 318:Core/Src/stm32f0xx_hal_msp.c **** 
 784              		.loc 1 318 5 is_stmt 1 view .LVU225
 785 0054 03A9     		add	r1, sp, #12
 786 0056 0F48     		ldr	r0, .L35+8
 787 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 788              	.LVL41:
 322:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 789              		.loc 1 322 5 view .LVU226
 322:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 790              		.loc 1 322 27 is_stmt 0 view .LVU227
 791 005c 0E48     		ldr	r0, .L35+12
 792 005e 0F4B     		ldr	r3, .L35+16
 793 0060 0360     		str	r3, [r0]
 323:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 794              		.loc 1 323 5 is_stmt 1 view .LVU228
 323:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 795              		.loc 1 323 33 is_stmt 0 view .LVU229
 796 0062 4560     		str	r5, [r0, #4]
 324:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 797              		.loc 1 324 5 is_stmt 1 view .LVU230
 324:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 798              		.loc 1 324 33 is_stmt 0 view .LVU231
 799 0064 8560     		str	r5, [r0, #8]
 325:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800              		.loc 1 325 5 is_stmt 1 view .LVU232
 325:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 801              		.loc 1 325 30 is_stmt 0 view .LVU233
 802 0066 8023     		movs	r3, #128
 803 0068 C360     		str	r3, [r0, #12]
ARM GAS  /tmp/ccbRi7Hj.s 			page 24


 326:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 804              		.loc 1 326 5 is_stmt 1 view .LVU234
 326:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 805              		.loc 1 326 43 is_stmt 0 view .LVU235
 806 006a 0561     		str	r5, [r0, #16]
 327:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 807              		.loc 1 327 5 is_stmt 1 view .LVU236
 327:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 808              		.loc 1 327 40 is_stmt 0 view .LVU237
 809 006c 4561     		str	r5, [r0, #20]
 328:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 810              		.loc 1 328 5 is_stmt 1 view .LVU238
 328:Core/Src/stm32f0xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 811              		.loc 1 328 28 is_stmt 0 view .LVU239
 812 006e 8561     		str	r5, [r0, #24]
 329:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 813              		.loc 1 329 5 is_stmt 1 view .LVU240
 329:Core/Src/stm32f0xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 814              		.loc 1 329 32 is_stmt 0 view .LVU241
 815 0070 8023     		movs	r3, #128
 816 0072 9B01     		lsls	r3, r3, #6
 817 0074 C361     		str	r3, [r0, #28]
 330:Core/Src/stm32f0xx_hal_msp.c ****     {
 818              		.loc 1 330 5 is_stmt 1 view .LVU242
 330:Core/Src/stm32f0xx_hal_msp.c ****     {
 819              		.loc 1 330 9 is_stmt 0 view .LVU243
 820 0076 FFF7FEFF 		bl	HAL_DMA_Init
 821              	.LVL42:
 330:Core/Src/stm32f0xx_hal_msp.c ****     {
 822              		.loc 1 330 8 view .LVU244
 823 007a 0028     		cmp	r0, #0
 824 007c 03D1     		bne	.L34
 825              	.L32:
 335:Core/Src/stm32f0xx_hal_msp.c **** 
 826              		.loc 1 335 5 is_stmt 1 view .LVU245
 335:Core/Src/stm32f0xx_hal_msp.c **** 
 827              		.loc 1 335 5 view .LVU246
 828 007e 064B     		ldr	r3, .L35+12
 829 0080 A365     		str	r3, [r4, #88]
 335:Core/Src/stm32f0xx_hal_msp.c **** 
 830              		.loc 1 335 5 view .LVU247
 831 0082 5C62     		str	r4, [r3, #36]
 335:Core/Src/stm32f0xx_hal_msp.c **** 
 832              		.loc 1 335 5 view .LVU248
 833              		.loc 1 342 1 is_stmt 0 view .LVU249
 834 0084 C8E7     		b	.L30
 835              	.L34:
 332:Core/Src/stm32f0xx_hal_msp.c ****     }
 836              		.loc 1 332 7 is_stmt 1 view .LVU250
 837 0086 FFF7FEFF 		bl	Error_Handler
 838              	.LVL43:
 839 008a F8E7     		b	.L32
 840              	.L36:
 841              		.align	2
 842              	.L35:
 843 008c 00300140 		.word	1073819648
 844 0090 00100240 		.word	1073876992
ARM GAS  /tmp/ccbRi7Hj.s 			page 25


 845 0094 00040048 		.word	1207960576
 846 0098 00000000 		.word	hdma_spi1_rx
 847 009c 1C000240 		.word	1073872924
 848              		.cfi_endproc
 849              	.LFE45:
 851              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 852              		.align	1
 853              		.global	HAL_SPI_MspDeInit
 854              		.syntax unified
 855              		.code	16
 856              		.thumb_func
 857              		.fpu softvfp
 859              	HAL_SPI_MspDeInit:
 860              	.LVL44:
 861              	.LFB46:
 343:Core/Src/stm32f0xx_hal_msp.c **** 
 344:Core/Src/stm32f0xx_hal_msp.c **** /**
 345:Core/Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 346:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 347:Core/Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 348:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 349:Core/Src/stm32f0xx_hal_msp.c **** */
 350:Core/Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 351:Core/Src/stm32f0xx_hal_msp.c **** {
 862              		.loc 1 351 1 view -0
 863              		.cfi_startproc
 864              		@ args = 0, pretend = 0, frame = 0
 865              		@ frame_needed = 0, uses_anonymous_args = 0
 866              		.loc 1 351 1 is_stmt 0 view .LVU252
 867 0000 10B5     		push	{r4, lr}
 868              	.LCFI9:
 869              		.cfi_def_cfa_offset 8
 870              		.cfi_offset 4, -8
 871              		.cfi_offset 14, -4
 872 0002 0400     		movs	r4, r0
 352:Core/Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 873              		.loc 1 352 3 is_stmt 1 view .LVU253
 874              		.loc 1 352 5 is_stmt 0 view .LVU254
 875 0004 084B     		ldr	r3, .L40
 876 0006 0268     		ldr	r2, [r0]
 877 0008 9A42     		cmp	r2, r3
 878 000a 00D0     		beq	.L39
 879              	.LVL45:
 880              	.L37:
 353:Core/Src/stm32f0xx_hal_msp.c ****   {
 354:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 355:Core/Src/stm32f0xx_hal_msp.c **** 
 356:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 357:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 358:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 359:Core/Src/stm32f0xx_hal_msp.c **** 
 360:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 361:Core/Src/stm32f0xx_hal_msp.c ****     PB3     ------> SPI1_SCK
 362:Core/Src/stm32f0xx_hal_msp.c ****     PB4     ------> SPI1_MISO
 363:Core/Src/stm32f0xx_hal_msp.c ****     */
 364:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4);
 365:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  /tmp/ccbRi7Hj.s 			page 26


 366:Core/Src/stm32f0xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 367:Core/Src/stm32f0xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmarx);
 368:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 369:Core/Src/stm32f0xx_hal_msp.c **** 
 370:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 371:Core/Src/stm32f0xx_hal_msp.c ****   }
 372:Core/Src/stm32f0xx_hal_msp.c **** 
 373:Core/Src/stm32f0xx_hal_msp.c **** }
 881              		.loc 1 373 1 view .LVU255
 882              		@ sp needed
 883              	.LVL46:
 884              		.loc 1 373 1 view .LVU256
 885 000c 10BD     		pop	{r4, pc}
 886              	.LVL47:
 887              	.L39:
 358:Core/Src/stm32f0xx_hal_msp.c **** 
 888              		.loc 1 358 5 is_stmt 1 view .LVU257
 889 000e 074A     		ldr	r2, .L40+4
 890 0010 9369     		ldr	r3, [r2, #24]
 891 0012 0749     		ldr	r1, .L40+8
 892 0014 0B40     		ands	r3, r1
 893 0016 9361     		str	r3, [r2, #24]
 364:Core/Src/stm32f0xx_hal_msp.c **** 
 894              		.loc 1 364 5 view .LVU258
 895 0018 1821     		movs	r1, #24
 896 001a 0648     		ldr	r0, .L40+12
 897              	.LVL48:
 364:Core/Src/stm32f0xx_hal_msp.c **** 
 898              		.loc 1 364 5 is_stmt 0 view .LVU259
 899 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 900              	.LVL49:
 367:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 901              		.loc 1 367 5 is_stmt 1 view .LVU260
 902 0020 A06D     		ldr	r0, [r4, #88]
 903 0022 FFF7FEFF 		bl	HAL_DMA_DeInit
 904              	.LVL50:
 905              		.loc 1 373 1 is_stmt 0 view .LVU261
 906 0026 F1E7     		b	.L37
 907              	.L41:
 908              		.align	2
 909              	.L40:
 910 0028 00300140 		.word	1073819648
 911 002c 00100240 		.word	1073876992
 912 0030 FFEFFFFF 		.word	-4097
 913 0034 00040048 		.word	1207960576
 914              		.cfi_endproc
 915              	.LFE46:
 917              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 918              		.align	1
 919              		.global	HAL_TIM_Base_MspInit
 920              		.syntax unified
 921              		.code	16
 922              		.thumb_func
 923              		.fpu softvfp
 925              	HAL_TIM_Base_MspInit:
 926              	.LVL51:
 927              	.LFB47:
ARM GAS  /tmp/ccbRi7Hj.s 			page 27


 374:Core/Src/stm32f0xx_hal_msp.c **** 
 375:Core/Src/stm32f0xx_hal_msp.c **** /**
 376:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 377:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 378:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 379:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 380:Core/Src/stm32f0xx_hal_msp.c **** */
 381:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 382:Core/Src/stm32f0xx_hal_msp.c **** {
 928              		.loc 1 382 1 is_stmt 1 view -0
 929              		.cfi_startproc
 930              		@ args = 0, pretend = 0, frame = 8
 931              		@ frame_needed = 0, uses_anonymous_args = 0
 932              		.loc 1 382 1 is_stmt 0 view .LVU263
 933 0000 00B5     		push	{lr}
 934              	.LCFI10:
 935              		.cfi_def_cfa_offset 4
 936              		.cfi_offset 14, -4
 937 0002 83B0     		sub	sp, sp, #12
 938              	.LCFI11:
 939              		.cfi_def_cfa_offset 16
 383:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 940              		.loc 1 383 3 is_stmt 1 view .LVU264
 941              		.loc 1 383 15 is_stmt 0 view .LVU265
 942 0004 0368     		ldr	r3, [r0]
 943              		.loc 1 383 5 view .LVU266
 944 0006 1B4A     		ldr	r2, .L47
 945 0008 9342     		cmp	r3, r2
 946 000a 05D0     		beq	.L45
 384:Core/Src/stm32f0xx_hal_msp.c ****   {
 385:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 386:Core/Src/stm32f0xx_hal_msp.c **** 
 387:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 388:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 389:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 390:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 391:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 392:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 393:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 394:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 395:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 396:Core/Src/stm32f0xx_hal_msp.c **** 
 397:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 398:Core/Src/stm32f0xx_hal_msp.c ****   }
 399:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 947              		.loc 1 399 8 is_stmt 1 view .LVU267
 948              		.loc 1 399 10 is_stmt 0 view .LVU268
 949 000c 8022     		movs	r2, #128
 950 000e D205     		lsls	r2, r2, #23
 951 0010 9342     		cmp	r3, r2
 952 0012 1CD0     		beq	.L46
 953              	.LVL52:
 954              	.L42:
 400:Core/Src/stm32f0xx_hal_msp.c ****   {
 401:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 402:Core/Src/stm32f0xx_hal_msp.c **** 
 403:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
ARM GAS  /tmp/ccbRi7Hj.s 			page 28


 404:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 405:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 406:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM2 interrupt Init */
 407:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 408:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 409:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 410:Core/Src/stm32f0xx_hal_msp.c **** 
 411:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 412:Core/Src/stm32f0xx_hal_msp.c ****   }
 413:Core/Src/stm32f0xx_hal_msp.c **** 
 414:Core/Src/stm32f0xx_hal_msp.c **** }
 955              		.loc 1 414 1 view .LVU269
 956 0014 03B0     		add	sp, sp, #12
 957              		@ sp needed
 958 0016 00BD     		pop	{pc}
 959              	.LVL53:
 960              	.L45:
 389:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 961              		.loc 1 389 5 is_stmt 1 view .LVU270
 962              	.LBB11:
 389:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 963              		.loc 1 389 5 view .LVU271
 389:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 964              		.loc 1 389 5 view .LVU272
 965 0018 174A     		ldr	r2, .L47+4
 966 001a 9169     		ldr	r1, [r2, #24]
 967 001c 8020     		movs	r0, #128
 968              	.LVL54:
 389:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 969              		.loc 1 389 5 is_stmt 0 view .LVU273
 970 001e 0001     		lsls	r0, r0, #4
 971 0020 0143     		orrs	r1, r0
 972 0022 9161     		str	r1, [r2, #24]
 389:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 973              		.loc 1 389 5 is_stmt 1 view .LVU274
 974 0024 9369     		ldr	r3, [r2, #24]
 975 0026 0340     		ands	r3, r0
 976 0028 0093     		str	r3, [sp]
 389:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 977              		.loc 1 389 5 view .LVU275
 978 002a 009B     		ldr	r3, [sp]
 979              	.LBE11:
 389:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt Init */
 980              		.loc 1 389 5 view .LVU276
 391:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 981              		.loc 1 391 5 view .LVU277
 982 002c 0022     		movs	r2, #0
 983 002e 0021     		movs	r1, #0
 984 0030 0D20     		movs	r0, #13
 985 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 986              	.LVL55:
 392:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 987              		.loc 1 392 5 view .LVU278
 988 0036 0D20     		movs	r0, #13
 989 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 990              	.LVL56:
 393:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
ARM GAS  /tmp/ccbRi7Hj.s 			page 29


 991              		.loc 1 393 5 view .LVU279
 992 003c 0022     		movs	r2, #0
 993 003e 0021     		movs	r1, #0
 994 0040 0E20     		movs	r0, #14
 995 0042 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 996              	.LVL57:
 394:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 997              		.loc 1 394 5 view .LVU280
 998 0046 0E20     		movs	r0, #14
 999 0048 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1000              	.LVL58:
 1001 004c E2E7     		b	.L42
 1002              	.LVL59:
 1003              	.L46:
 405:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM2 interrupt Init */
 1004              		.loc 1 405 5 view .LVU281
 1005              	.LBB12:
 405:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM2 interrupt Init */
 1006              		.loc 1 405 5 view .LVU282
 405:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM2 interrupt Init */
 1007              		.loc 1 405 5 view .LVU283
 1008 004e 0A4A     		ldr	r2, .L47+4
 1009 0050 D169     		ldr	r1, [r2, #28]
 1010 0052 0123     		movs	r3, #1
 1011 0054 1943     		orrs	r1, r3
 1012 0056 D161     		str	r1, [r2, #28]
 405:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM2 interrupt Init */
 1013              		.loc 1 405 5 view .LVU284
 1014 0058 D269     		ldr	r2, [r2, #28]
 1015 005a 1340     		ands	r3, r2
 1016 005c 0193     		str	r3, [sp, #4]
 405:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM2 interrupt Init */
 1017              		.loc 1 405 5 view .LVU285
 1018 005e 019B     		ldr	r3, [sp, #4]
 1019              	.LBE12:
 405:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM2 interrupt Init */
 1020              		.loc 1 405 5 view .LVU286
 407:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 1021              		.loc 1 407 5 view .LVU287
 1022 0060 0022     		movs	r2, #0
 1023 0062 0021     		movs	r1, #0
 1024 0064 0F20     		movs	r0, #15
 1025              	.LVL60:
 407:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 1026              		.loc 1 407 5 is_stmt 0 view .LVU288
 1027 0066 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1028              	.LVL61:
 408:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 1029              		.loc 1 408 5 is_stmt 1 view .LVU289
 1030 006a 0F20     		movs	r0, #15
 1031 006c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1032              	.LVL62:
 1033              		.loc 1 414 1 is_stmt 0 view .LVU290
 1034 0070 D0E7     		b	.L42
 1035              	.L48:
 1036 0072 C046     		.align	2
 1037              	.L47:
ARM GAS  /tmp/ccbRi7Hj.s 			page 30


 1038 0074 002C0140 		.word	1073818624
 1039 0078 00100240 		.word	1073876992
 1040              		.cfi_endproc
 1041              	.LFE47:
 1043              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1044              		.align	1
 1045              		.global	HAL_TIM_Base_MspDeInit
 1046              		.syntax unified
 1047              		.code	16
 1048              		.thumb_func
 1049              		.fpu softvfp
 1051              	HAL_TIM_Base_MspDeInit:
 1052              	.LVL63:
 1053              	.LFB48:
 415:Core/Src/stm32f0xx_hal_msp.c **** 
 416:Core/Src/stm32f0xx_hal_msp.c **** /**
 417:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 418:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 419:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 420:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 421:Core/Src/stm32f0xx_hal_msp.c **** */
 422:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 423:Core/Src/stm32f0xx_hal_msp.c **** {
 1054              		.loc 1 423 1 is_stmt 1 view -0
 1055              		.cfi_startproc
 1056              		@ args = 0, pretend = 0, frame = 0
 1057              		@ frame_needed = 0, uses_anonymous_args = 0
 1058              		.loc 1 423 1 is_stmt 0 view .LVU292
 1059 0000 10B5     		push	{r4, lr}
 1060              	.LCFI12:
 1061              		.cfi_def_cfa_offset 8
 1062              		.cfi_offset 4, -8
 1063              		.cfi_offset 14, -4
 424:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 1064              		.loc 1 424 3 is_stmt 1 view .LVU293
 1065              		.loc 1 424 15 is_stmt 0 view .LVU294
 1066 0002 0368     		ldr	r3, [r0]
 1067              		.loc 1 424 5 view .LVU295
 1068 0004 0E4A     		ldr	r2, .L54
 1069 0006 9342     		cmp	r3, r2
 1070 0008 04D0     		beq	.L52
 425:Core/Src/stm32f0xx_hal_msp.c ****   {
 426:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 427:Core/Src/stm32f0xx_hal_msp.c **** 
 428:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 429:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 430:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 431:Core/Src/stm32f0xx_hal_msp.c **** 
 432:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 433:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 434:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 435:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 436:Core/Src/stm32f0xx_hal_msp.c **** 
 437:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 438:Core/Src/stm32f0xx_hal_msp.c ****   }
 439:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 1071              		.loc 1 439 8 is_stmt 1 view .LVU296
ARM GAS  /tmp/ccbRi7Hj.s 			page 31


 1072              		.loc 1 439 10 is_stmt 0 view .LVU297
 1073 000a 8022     		movs	r2, #128
 1074 000c D205     		lsls	r2, r2, #23
 1075 000e 9342     		cmp	r3, r2
 1076 0010 0CD0     		beq	.L53
 1077              	.LVL64:
 1078              	.L49:
 440:Core/Src/stm32f0xx_hal_msp.c ****   {
 441:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 442:Core/Src/stm32f0xx_hal_msp.c **** 
 443:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 444:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 445:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 446:Core/Src/stm32f0xx_hal_msp.c **** 
 447:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 448:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 449:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 450:Core/Src/stm32f0xx_hal_msp.c **** 
 451:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 452:Core/Src/stm32f0xx_hal_msp.c ****   }
 453:Core/Src/stm32f0xx_hal_msp.c **** 
 454:Core/Src/stm32f0xx_hal_msp.c **** }
 1079              		.loc 1 454 1 view .LVU298
 1080              		@ sp needed
 1081 0012 10BD     		pop	{r4, pc}
 1082              	.LVL65:
 1083              	.L52:
 430:Core/Src/stm32f0xx_hal_msp.c **** 
 1084              		.loc 1 430 5 is_stmt 1 view .LVU299
 1085 0014 0B4A     		ldr	r2, .L54+4
 1086 0016 9369     		ldr	r3, [r2, #24]
 1087 0018 0B49     		ldr	r1, .L54+8
 1088 001a 0B40     		ands	r3, r1
 1089 001c 9361     		str	r3, [r2, #24]
 433:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 1090              		.loc 1 433 5 view .LVU300
 1091 001e 0D20     		movs	r0, #13
 1092              	.LVL66:
 433:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 1093              		.loc 1 433 5 is_stmt 0 view .LVU301
 1094 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1095              	.LVL67:
 434:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1096              		.loc 1 434 5 is_stmt 1 view .LVU302
 1097 0024 0E20     		movs	r0, #14
 1098 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1099              	.LVL68:
 1100 002a F2E7     		b	.L49
 1101              	.LVL69:
 1102              	.L53:
 445:Core/Src/stm32f0xx_hal_msp.c **** 
 1103              		.loc 1 445 5 view .LVU303
 1104 002c 054A     		ldr	r2, .L54+4
 1105 002e D369     		ldr	r3, [r2, #28]
 1106 0030 0121     		movs	r1, #1
 1107 0032 8B43     		bics	r3, r1
 1108 0034 D361     		str	r3, [r2, #28]
ARM GAS  /tmp/ccbRi7Hj.s 			page 32


 448:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1109              		.loc 1 448 5 view .LVU304
 1110 0036 0F20     		movs	r0, #15
 1111              	.LVL70:
 448:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1112              		.loc 1 448 5 is_stmt 0 view .LVU305
 1113 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1114              	.LVL71:
 1115              		.loc 1 454 1 view .LVU306
 1116 003c E9E7     		b	.L49
 1117              	.L55:
 1118 003e C046     		.align	2
 1119              	.L54:
 1120 0040 002C0140 		.word	1073818624
 1121 0044 00100240 		.word	1073876992
 1122 0048 FFF7FFFF 		.word	-2049
 1123              		.cfi_endproc
 1124              	.LFE48:
 1126              		.text
 1127              	.Letext0:
 1128              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1129              		.file 3 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 1130              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 1131              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 1132              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 1133              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 1134              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 1135              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_adc.h"
 1136              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_i2c.h"
 1137              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 1138              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 1139              		.file 13 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal.h"
 1140              		.file 14 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 1141              		.file 15 "Core/Inc/main.h"
 1142              		.file 16 "<built-in>"
ARM GAS  /tmp/ccbRi7Hj.s 			page 33


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_hal_msp.c
     /tmp/ccbRi7Hj.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccbRi7Hj.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccbRi7Hj.s:76     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccbRi7Hj.s:81     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccbRi7Hj.s:88     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccbRi7Hj.s:272    .text.HAL_ADC_MspInit:00000000000000ac $d
     /tmp/ccbRi7Hj.s:281    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccbRi7Hj.s:288    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccbRi7Hj.s:345    .text.HAL_ADC_MspDeInit:0000000000000034 $d
     /tmp/ccbRi7Hj.s:353    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccbRi7Hj.s:360    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccbRi7Hj.s:589    .text.HAL_I2C_MspInit:00000000000000dc $d
     /tmp/ccbRi7Hj.s:601    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccbRi7Hj.s:608    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccbRi7Hj.s:673    .text.HAL_I2C_MspDeInit:000000000000003c $d
     /tmp/ccbRi7Hj.s:681    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccbRi7Hj.s:688    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccbRi7Hj.s:843    .text.HAL_SPI_MspInit:000000000000008c $d
     /tmp/ccbRi7Hj.s:852    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccbRi7Hj.s:859    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccbRi7Hj.s:910    .text.HAL_SPI_MspDeInit:0000000000000028 $d
     /tmp/ccbRi7Hj.s:918    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccbRi7Hj.s:925    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccbRi7Hj.s:1038   .text.HAL_TIM_Base_MspInit:0000000000000074 $d
     /tmp/ccbRi7Hj.s:1044   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccbRi7Hj.s:1051   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccbRi7Hj.s:1120   .text.HAL_TIM_Base_MspDeInit:0000000000000040 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc
HAL_GPIO_DeInit
HAL_DMA_DeInit
hdma_i2c1_rx
hdma_i2c1_tx
hdma_spi1_rx
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
