// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="resonator_dds,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=1.818000,HLS_SYN_LAT=27,HLS_SYN_TPT=1,HLS_SYN_MEM=37,HLS_SYN_DSP=48,HLS_SYN_FF=20628,HLS_SYN_LUT=13619,HLS_VERSION=2019_2_1}" *)

module resonator_dds (
        ap_clk,
        ap_rst_n,
        res_in_TDATA,
        res_in_TVALID,
        res_in_TREADY,
        res_in_TLAST,
        res_in_TUSER,
        res_out_TDATA,
        res_out_TVALID,
        res_out_TREADY,
        res_out_TLAST,
        res_out_TUSER,
        event_group_misalign,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        s_axi_clk,
        ap_rst_n_s_axi_clk
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 14;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [255:0] res_in_TDATA;
input   res_in_TVALID;
output   res_in_TREADY;
input  [0:0] res_in_TLAST;
input  [7:0] res_in_TUSER;
output  [255:0] res_out_TDATA;
output   res_out_TVALID;
input   res_out_TREADY;
output  [0:0] res_out_TLAST;
output  [7:0] res_out_TUSER;
output   event_group_misalign;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   s_axi_clk;
input   ap_rst_n_s_axi_clk;

reg res_in_TREADY;

 reg    ap_rst_n_inv;
wire   [7:0] toneinc_V_address0;
reg    toneinc_V_ce0;
wire   [127:0] toneinc_V_q0;
wire   [7:0] phase0_V_address0;
reg    phase0_V_ce0;
wire   [127:0] phase0_V_q0;
reg   [7:0] group_V;
reg   [175:0] acc_phases_V;
wire   [7:0] accumulator_phases_V_address0;
reg    accumulator_phases_V_ce0;
wire   [175:0] accumulator_phases_V_q0;
wire   [7:0] accumulator_phases_V_address1;
reg    accumulator_phases_V_ce1;
reg    accumulator_phases_V_we1;
reg    res_in_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0;
reg    res_out_TDATA_blk_n;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_rst_n_s_axi_clk_inv;
wire   [15:0] trunc_ln203_fu_413_p1;
reg   [15:0] trunc_ln203_reg_1224;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    regslice_forward_res_out_data_iq_U_apdone_blk;
reg    ap_block_state28_pp0_stage0_iter27;
reg    ap_block_pp0_stage0_11001;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter1_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter2_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter3_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter4_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter5_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter6_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter7_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter8_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter9_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter10_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter11_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter12_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter13_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter14_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter15_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter16_reg;
reg   [15:0] trunc_ln203_reg_1224_pp0_iter17_reg;
reg   [15:0] tmp_1_reg_1229;
reg   [15:0] tmp_1_reg_1229_pp0_iter1_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter2_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter3_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter4_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter5_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter6_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter7_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter8_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter9_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter10_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter11_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter12_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter13_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter14_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter15_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter16_reg;
reg   [15:0] tmp_1_reg_1229_pp0_iter17_reg;
reg   [15:0] tmp_2_reg_1234;
reg   [15:0] tmp_2_reg_1234_pp0_iter1_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter2_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter3_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter4_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter5_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter6_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter7_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter8_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter9_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter10_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter11_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter12_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter13_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter14_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter15_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter16_reg;
reg   [15:0] tmp_2_reg_1234_pp0_iter17_reg;
reg   [15:0] tmp_3_reg_1239;
reg   [15:0] tmp_3_reg_1239_pp0_iter1_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter2_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter3_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter4_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter5_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter6_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter7_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter8_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter9_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter10_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter11_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter12_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter13_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter14_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter15_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter16_reg;
reg   [15:0] tmp_3_reg_1239_pp0_iter17_reg;
reg   [15:0] tmp_4_reg_1244;
reg   [15:0] tmp_4_reg_1244_pp0_iter1_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter2_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter3_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter4_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter5_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter6_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter7_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter8_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter9_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter10_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter11_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter12_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter13_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter14_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter15_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter16_reg;
reg   [15:0] tmp_4_reg_1244_pp0_iter17_reg;
reg   [15:0] tmp_5_reg_1249;
reg   [15:0] tmp_5_reg_1249_pp0_iter1_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter2_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter3_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter4_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter5_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter6_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter7_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter8_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter9_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter10_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter11_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter12_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter13_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter14_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter15_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter16_reg;
reg   [15:0] tmp_5_reg_1249_pp0_iter17_reg;
reg   [15:0] tmp_6_reg_1254;
reg   [15:0] tmp_6_reg_1254_pp0_iter1_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter2_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter3_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter4_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter5_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter6_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter7_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter8_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter9_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter10_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter11_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter12_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter13_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter14_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter15_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter16_reg;
reg   [15:0] tmp_6_reg_1254_pp0_iter17_reg;
reg   [15:0] tmp_7_reg_1259;
reg   [15:0] tmp_7_reg_1259_pp0_iter1_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter2_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter3_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter4_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter5_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter6_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter7_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter8_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter9_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter10_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter11_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter12_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter13_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter14_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter15_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter16_reg;
reg   [15:0] tmp_7_reg_1259_pp0_iter17_reg;
reg   [15:0] tmp_8_reg_1264;
reg   [15:0] tmp_8_reg_1264_pp0_iter1_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter2_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter3_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter4_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter5_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter6_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter7_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter8_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter9_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter10_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter11_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter12_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter13_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter14_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter15_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter16_reg;
reg   [15:0] tmp_8_reg_1264_pp0_iter17_reg;
reg   [15:0] tmp_9_reg_1269;
reg   [15:0] tmp_9_reg_1269_pp0_iter1_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter2_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter3_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter4_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter5_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter6_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter7_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter8_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter9_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter10_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter11_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter12_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter13_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter14_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter15_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter16_reg;
reg   [15:0] tmp_9_reg_1269_pp0_iter17_reg;
reg   [15:0] tmp_s_reg_1274;
reg   [15:0] tmp_s_reg_1274_pp0_iter1_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter2_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter3_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter4_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter5_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter6_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter7_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter8_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter9_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter10_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter11_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter12_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter13_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter14_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter15_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter16_reg;
reg   [15:0] tmp_s_reg_1274_pp0_iter17_reg;
reg   [15:0] tmp_10_reg_1279;
reg   [15:0] tmp_10_reg_1279_pp0_iter1_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter2_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter3_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter4_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter5_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter6_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter7_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter8_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter9_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter10_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter11_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter12_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter13_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter14_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter15_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter16_reg;
reg   [15:0] tmp_10_reg_1279_pp0_iter17_reg;
reg   [15:0] tmp_11_reg_1284;
reg   [15:0] tmp_11_reg_1284_pp0_iter1_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter2_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter3_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter4_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter5_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter6_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter7_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter8_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter9_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter10_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter11_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter12_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter13_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter14_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter15_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter16_reg;
reg   [15:0] tmp_11_reg_1284_pp0_iter17_reg;
reg   [15:0] tmp_12_reg_1289;
reg   [15:0] tmp_12_reg_1289_pp0_iter1_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter2_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter3_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter4_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter5_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter6_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter7_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter8_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter9_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter10_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter11_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter12_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter13_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter14_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter15_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter16_reg;
reg   [15:0] tmp_12_reg_1289_pp0_iter17_reg;
reg   [15:0] tmp_13_reg_1294;
reg   [15:0] tmp_13_reg_1294_pp0_iter1_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter2_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter3_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter4_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter5_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter6_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter7_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter8_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter9_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter10_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter11_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter12_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter13_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter14_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter15_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter16_reg;
reg   [15:0] tmp_13_reg_1294_pp0_iter17_reg;
reg   [15:0] tmp_14_reg_1299;
reg   [15:0] tmp_14_reg_1299_pp0_iter1_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter2_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter3_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter4_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter5_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter6_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter7_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter8_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter9_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter10_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter11_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter12_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter13_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter14_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter15_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter16_reg;
reg   [15:0] tmp_14_reg_1299_pp0_iter17_reg;
reg   [7:0] outtemp_user_V_reg_1304;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter1_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter2_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter3_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter4_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter5_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter6_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter7_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter8_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter9_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter10_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter11_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter12_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter13_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter14_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter15_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter16_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter17_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter18_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter19_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter20_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter21_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter22_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter23_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter24_reg;
reg   [7:0] outtemp_user_V_reg_1304_pp0_iter25_reg;
wire   [0:0] out_of_sync_fu_571_p2;
reg   [0:0] out_of_sync_reg_1312;
reg   [0:0] out_of_sync_reg_1312_pp0_iter1_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter2_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter3_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter4_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter5_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter6_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter7_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter8_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter9_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter10_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter11_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter12_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter13_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter14_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter15_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter16_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter17_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter18_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter19_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter20_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter21_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter22_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter23_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter24_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter25_reg;
reg   [0:0] out_of_sync_reg_1312_pp0_iter26_reg;
wire   [8:0] ret_V_fu_587_p2;
reg   [8:0] ret_V_reg_1332;
wire   [15:0] trunc_ln703_fu_593_p1;
reg   [15:0] trunc_ln703_reg_1337;
reg   [15:0] trunc_ln703_reg_1337_pp0_iter2_reg;
wire   [15:0] trunc_ln703_1_fu_597_p1;
reg   [15:0] trunc_ln703_1_reg_1342;
reg   [15:0] trunc_ln703_1_reg_1342_pp0_iter2_reg;
reg   [15:0] tmp_16_reg_1347;
reg   [15:0] tmp_16_reg_1347_pp0_iter2_reg;
reg   [15:0] tmp_17_reg_1352;
reg   [15:0] tmp_17_reg_1352_pp0_iter2_reg;
reg   [15:0] tmp_19_reg_1357;
reg   [15:0] tmp_19_reg_1357_pp0_iter2_reg;
reg   [15:0] tmp_20_reg_1362;
reg   [15:0] tmp_20_reg_1362_pp0_iter2_reg;
reg   [15:0] tmp_22_reg_1367;
reg   [15:0] tmp_22_reg_1367_pp0_iter2_reg;
reg   [15:0] tmp_23_reg_1372;
reg   [15:0] tmp_23_reg_1372_pp0_iter2_reg;
reg   [15:0] tmp_25_reg_1377;
reg   [15:0] tmp_25_reg_1377_pp0_iter2_reg;
reg   [15:0] tmp_26_reg_1382;
reg   [15:0] tmp_26_reg_1382_pp0_iter2_reg;
reg   [15:0] tmp_28_reg_1387;
reg   [15:0] tmp_28_reg_1387_pp0_iter2_reg;
reg   [15:0] tmp_29_reg_1392;
reg   [15:0] tmp_29_reg_1392_pp0_iter2_reg;
reg   [15:0] tmp_31_reg_1397;
reg   [15:0] tmp_31_reg_1397_pp0_iter2_reg;
reg   [15:0] tmp_32_reg_1402;
reg   [15:0] tmp_32_reg_1402_pp0_iter2_reg;
reg   [15:0] tmp_34_reg_1407;
reg   [15:0] tmp_34_reg_1407_pp0_iter2_reg;
reg   [15:0] tmp_35_reg_1412;
reg   [15:0] tmp_35_reg_1412_pp0_iter2_reg;
wire   [21:0] trunc_ln1265_fu_761_p1;
reg   [21:0] trunc_ln1265_reg_1417;
reg   [21:0] tmp_15_reg_1423;
reg   [21:0] tmp_18_reg_1429;
reg   [21:0] tmp_21_reg_1435;
reg   [21:0] tmp_24_reg_1441;
reg   [21:0] tmp_27_reg_1447;
reg   [21:0] tmp_30_reg_1453;
reg   [21:0] tmp_33_reg_1459;
wire   [21:0] add_ln703_fu_842_p2;
reg   [21:0] add_ln703_reg_1465;
wire   [21:0] add_ln703_2_fu_866_p2;
reg   [21:0] add_ln703_2_reg_1470;
wire   [21:0] add_ln703_4_fu_890_p2;
reg   [21:0] add_ln703_4_reg_1475;
wire   [21:0] add_ln703_6_fu_914_p2;
reg   [21:0] add_ln703_6_reg_1480;
wire   [21:0] add_ln703_8_fu_938_p2;
reg   [21:0] add_ln703_8_reg_1485;
wire   [21:0] add_ln703_10_fu_962_p2;
reg   [21:0] add_ln703_10_reg_1490;
wire   [21:0] add_ln703_12_fu_986_p2;
reg   [21:0] add_ln703_12_reg_1495;
wire   [21:0] add_ln703_14_fu_1010_p2;
reg   [21:0] add_ln703_14_reg_1500;
reg   [15:0] p_s_reg_1505;
reg   [15:0] p_1_reg_1510;
reg   [15:0] p_04_0_1_reg_1515;
reg   [15:0] p_15_0_1_reg_1520;
reg   [15:0] p_04_0_2_reg_1525;
reg   [15:0] p_15_0_2_reg_1530;
reg   [15:0] p_04_0_3_reg_1535;
reg   [15:0] p_15_0_3_reg_1540;
reg   [15:0] p_04_0_4_reg_1545;
reg   [15:0] p_15_0_4_reg_1550;
reg   [15:0] p_04_0_5_reg_1555;
reg   [15:0] p_15_0_5_reg_1560;
reg   [15:0] p_04_0_6_reg_1565;
reg   [15:0] p_15_0_6_reg_1570;
reg   [15:0] p_04_0_7_reg_1575;
reg   [15:0] p_15_0_7_reg_1580;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
wire    grp_phase_to_sincos_fu_269_ap_start;
wire    grp_phase_to_sincos_fu_269_ap_done;
wire    grp_phase_to_sincos_fu_269_ap_idle;
wire    grp_phase_to_sincos_fu_269_ap_ready;
reg    grp_phase_to_sincos_fu_269_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_269_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_269_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call58;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call58;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call58;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call58;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call58;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call58;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call58;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call58;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call58;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call58;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call58;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call58;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call58;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call58;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call58;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call58;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call58;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call58;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call58;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call58;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call58;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call58;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call58;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call58;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call58;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call58;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call58;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call58;
reg    ap_block_pp0_stage0_11001_ignoreCallOp127;
wire    grp_phase_to_sincos_fu_278_ap_start;
wire    grp_phase_to_sincos_fu_278_ap_done;
wire    grp_phase_to_sincos_fu_278_ap_idle;
wire    grp_phase_to_sincos_fu_278_ap_ready;
reg    grp_phase_to_sincos_fu_278_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_278_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_278_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call71;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call71;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call71;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call71;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call71;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call71;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call71;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call71;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call71;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call71;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call71;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call71;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call71;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call71;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call71;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call71;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call71;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call71;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call71;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call71;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call71;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call71;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call71;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call71;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call71;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call71;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call71;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call71;
reg    ap_block_pp0_stage0_11001_ignoreCallOp128;
wire    grp_phase_to_sincos_fu_287_ap_start;
wire    grp_phase_to_sincos_fu_287_ap_done;
wire    grp_phase_to_sincos_fu_287_ap_idle;
wire    grp_phase_to_sincos_fu_287_ap_ready;
reg    grp_phase_to_sincos_fu_287_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_287_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_287_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call84;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call84;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call84;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call84;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call84;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call84;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call84;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call84;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call84;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call84;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call84;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call84;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call84;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call84;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call84;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call84;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call84;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call84;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call84;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call84;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call84;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call84;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call84;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call84;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call84;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call84;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call84;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call84;
reg    ap_block_pp0_stage0_11001_ignoreCallOp129;
wire    grp_phase_to_sincos_fu_296_ap_start;
wire    grp_phase_to_sincos_fu_296_ap_done;
wire    grp_phase_to_sincos_fu_296_ap_idle;
wire    grp_phase_to_sincos_fu_296_ap_ready;
reg    grp_phase_to_sincos_fu_296_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_296_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_296_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call97;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call97;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call97;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call97;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call97;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call97;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call97;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call97;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call97;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call97;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call97;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call97;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call97;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call97;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call97;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call97;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call97;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call97;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call97;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call97;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call97;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call97;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call97;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call97;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call97;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call97;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call97;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call97;
reg    ap_block_pp0_stage0_11001_ignoreCallOp130;
wire    grp_phase_to_sincos_fu_305_ap_start;
wire    grp_phase_to_sincos_fu_305_ap_done;
wire    grp_phase_to_sincos_fu_305_ap_idle;
wire    grp_phase_to_sincos_fu_305_ap_ready;
reg    grp_phase_to_sincos_fu_305_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_305_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_305_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call110;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call110;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call110;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call110;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call110;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call110;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call110;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call110;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call110;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call110;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call110;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call110;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call110;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call110;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call110;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call110;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call110;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call110;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call110;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call110;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call110;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call110;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call110;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call110;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call110;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call110;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call110;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call110;
reg    ap_block_pp0_stage0_11001_ignoreCallOp131;
wire    grp_phase_to_sincos_fu_314_ap_start;
wire    grp_phase_to_sincos_fu_314_ap_done;
wire    grp_phase_to_sincos_fu_314_ap_idle;
wire    grp_phase_to_sincos_fu_314_ap_ready;
reg    grp_phase_to_sincos_fu_314_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_314_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_314_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call123;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call123;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call123;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call123;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call123;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call123;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call123;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call123;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call123;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call123;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call123;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call123;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call123;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call123;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call123;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call123;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call123;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call123;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call123;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call123;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call123;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call123;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call123;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call123;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call123;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call123;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call123;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call123;
reg    ap_block_pp0_stage0_11001_ignoreCallOp132;
wire    grp_phase_to_sincos_fu_323_ap_start;
wire    grp_phase_to_sincos_fu_323_ap_done;
wire    grp_phase_to_sincos_fu_323_ap_idle;
wire    grp_phase_to_sincos_fu_323_ap_ready;
reg    grp_phase_to_sincos_fu_323_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_323_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_323_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call136;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call136;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call136;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call136;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call136;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call136;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call136;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call136;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call136;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call136;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call136;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call136;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call136;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call136;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call136;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call136;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call136;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call136;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call136;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call136;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call136;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call136;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call136;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call136;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call136;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call136;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call136;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call136;
reg    ap_block_pp0_stage0_11001_ignoreCallOp133;
wire    grp_phase_to_sincos_fu_332_ap_start;
wire    grp_phase_to_sincos_fu_332_ap_done;
wire    grp_phase_to_sincos_fu_332_ap_idle;
wire    grp_phase_to_sincos_fu_332_ap_ready;
reg    grp_phase_to_sincos_fu_332_ap_ce;
wire   [15:0] grp_phase_to_sincos_fu_332_ap_return_0;
wire   [15:0] grp_phase_to_sincos_fu_332_ap_return_1;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call149;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call149;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call149;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call149;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call149;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call149;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call149;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call149;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call149;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call149;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call149;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call149;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call149;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call149;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call149;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call149;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call149;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call149;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call149;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call149;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call149;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call149;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call149;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call149;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call149;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call149;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call149;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call149;
reg    ap_block_pp0_stage0_11001_ignoreCallOp134;
wire   [15:0] grp_cmpy_fu_341_ap_return_0;
wire   [15:0] grp_cmpy_fu_341_ap_return_1;
reg    grp_cmpy_fu_341_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call61;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call61;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call61;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call61;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call61;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call61;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call61;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call61;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call61;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call61;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call61;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call61;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call61;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call61;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call61;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call61;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call61;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call61;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call61;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call61;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call61;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call61;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call61;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call61;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call61;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call61;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call61;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call61;
reg    ap_block_pp0_stage0_11001_ignoreCallOp255;
wire   [15:0] grp_cmpy_fu_349_ap_return_0;
wire   [15:0] grp_cmpy_fu_349_ap_return_1;
reg    grp_cmpy_fu_349_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call74;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call74;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call74;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call74;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call74;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call74;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call74;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call74;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call74;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call74;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call74;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call74;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call74;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call74;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call74;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call74;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call74;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call74;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call74;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call74;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call74;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call74;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call74;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call74;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call74;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call74;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call74;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call74;
reg    ap_block_pp0_stage0_11001_ignoreCallOp256;
wire   [15:0] grp_cmpy_fu_357_ap_return_0;
wire   [15:0] grp_cmpy_fu_357_ap_return_1;
reg    grp_cmpy_fu_357_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call87;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call87;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call87;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call87;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call87;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call87;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call87;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call87;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call87;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call87;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call87;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call87;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call87;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call87;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call87;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call87;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call87;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call87;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call87;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call87;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call87;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call87;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call87;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call87;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call87;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call87;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call87;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call87;
reg    ap_block_pp0_stage0_11001_ignoreCallOp257;
wire   [15:0] grp_cmpy_fu_365_ap_return_0;
wire   [15:0] grp_cmpy_fu_365_ap_return_1;
reg    grp_cmpy_fu_365_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call100;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call100;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call100;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call100;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call100;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call100;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call100;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call100;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call100;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call100;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call100;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call100;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call100;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call100;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call100;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call100;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call100;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call100;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call100;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call100;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call100;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call100;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call100;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call100;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call100;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call100;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call100;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call100;
reg    ap_block_pp0_stage0_11001_ignoreCallOp258;
wire   [15:0] grp_cmpy_fu_373_ap_return_0;
wire   [15:0] grp_cmpy_fu_373_ap_return_1;
reg    grp_cmpy_fu_373_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call113;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call113;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call113;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call113;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call113;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call113;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call113;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call113;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call113;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call113;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call113;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call113;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call113;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call113;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call113;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call113;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call113;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call113;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call113;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call113;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call113;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call113;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call113;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call113;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call113;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call113;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call113;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call113;
reg    ap_block_pp0_stage0_11001_ignoreCallOp259;
wire   [15:0] grp_cmpy_fu_381_ap_return_0;
wire   [15:0] grp_cmpy_fu_381_ap_return_1;
reg    grp_cmpy_fu_381_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call126;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call126;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call126;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call126;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call126;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call126;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call126;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call126;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call126;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call126;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call126;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call126;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call126;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call126;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call126;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call126;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call126;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call126;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call126;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call126;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call126;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call126;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call126;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call126;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call126;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call126;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call126;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call126;
reg    ap_block_pp0_stage0_11001_ignoreCallOp260;
wire   [15:0] grp_cmpy_fu_389_ap_return_0;
wire   [15:0] grp_cmpy_fu_389_ap_return_1;
reg    grp_cmpy_fu_389_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call139;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call139;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call139;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call139;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call139;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call139;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call139;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call139;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call139;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call139;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call139;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call139;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call139;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call139;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call139;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call139;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call139;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call139;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call139;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call139;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call139;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call139;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call139;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call139;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call139;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call139;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call139;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call139;
reg    ap_block_pp0_stage0_11001_ignoreCallOp261;
wire   [15:0] grp_cmpy_fu_397_ap_return_0;
wire   [15:0] grp_cmpy_fu_397_ap_return_1;
reg    grp_cmpy_fu_397_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call152;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call152;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call152;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call152;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call152;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call152;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call152;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call152;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call152;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call152;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call152;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call152;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call152;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call152;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call152;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call152;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call152;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call152;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call152;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call152;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call152;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call152;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call152;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call152;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call152;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call152;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call152;
reg    ap_block_state28_pp0_stage0_iter27_ignore_call152;
reg    ap_block_pp0_stage0_11001_ignoreCallOp262;
reg    grp_phase_to_sincos_fu_269_ap_start_reg;
reg    grp_phase_to_sincos_fu_278_ap_start_reg;
reg    grp_phase_to_sincos_fu_287_ap_start_reg;
reg    grp_phase_to_sincos_fu_296_ap_start_reg;
reg    grp_phase_to_sincos_fu_305_ap_start_reg;
reg    grp_phase_to_sincos_fu_314_ap_start_reg;
reg    grp_phase_to_sincos_fu_323_ap_start_reg;
reg    grp_phase_to_sincos_fu_332_ap_start_reg;
wire   [63:0] zext_ln544_fu_577_p1;
wire  signed [63:0] sext_ln544_fu_752_p1;
wire   [7:0] add_ln214_fu_741_p2;
reg   [7:0] ap_sig_allocacmp_outtemp_user_V;
wire   [175:0] tmp_36_fu_1027_p9;
reg   [175:0] ap_sig_allocacmp_acc_phases_V_load;
reg    ap_block_pp0_stage0_01001;
wire   [8:0] zext_ln215_fu_584_p1;
wire   [21:0] shl_ln_fu_835_p3;
wire   [21:0] shl_ln703_1_fu_847_p3;
wire   [21:0] shl_ln703_2_fu_859_p3;
wire   [21:0] shl_ln703_3_fu_871_p3;
wire   [21:0] shl_ln703_4_fu_883_p3;
wire   [21:0] shl_ln703_5_fu_895_p3;
wire   [21:0] shl_ln703_6_fu_907_p3;
wire   [21:0] shl_ln703_7_fu_919_p3;
wire   [21:0] shl_ln703_8_fu_931_p3;
wire   [21:0] shl_ln703_9_fu_943_p3;
wire   [21:0] shl_ln703_s_fu_955_p3;
wire   [21:0] shl_ln703_10_fu_967_p3;
wire   [21:0] shl_ln703_11_fu_979_p3;
wire   [21:0] shl_ln703_12_fu_991_p3;
wire   [21:0] shl_ln703_13_fu_1003_p3;
wire   [21:0] shl_ln703_14_fu_1015_p3;
wire   [21:0] add_ln703_15_fu_1022_p2;
wire   [21:0] add_ln703_13_fu_998_p2;
wire   [21:0] add_ln703_11_fu_974_p2;
wire   [21:0] add_ln703_9_fu_950_p2;
wire   [21:0] add_ln703_7_fu_926_p2;
wire   [21:0] add_ln703_5_fu_902_p2;
wire   [21:0] add_ln703_3_fu_878_p2;
wire   [21:0] add_ln703_1_fu_854_p2;
reg   [0:0] ap_NS_fsm;
wire    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_reverse_res_in_data_iq_U_apdone_blk;
wire   [255:0] res_in_TDATA_int;
wire    res_in_TVALID_int;
reg    res_in_TREADY_int;
wire    regslice_reverse_res_in_data_iq_U_ack_in;
wire    regslice_reverse_res_in_last_V_U_apdone_blk;
wire   [0:0] res_in_TLAST_int;
wire    regslice_reverse_res_in_last_V_U_vld_out;
wire    regslice_reverse_res_in_last_V_U_ack_in;
wire    regslice_reverse_res_in_user_V_U_apdone_blk;
wire   [7:0] res_in_TUSER_int;
wire    regslice_reverse_res_in_user_V_U_vld_out;
wire    regslice_reverse_res_in_user_V_U_ack_in;
wire   [255:0] res_out_TDATA_int;
reg    res_out_TVALID_int;
wire    res_out_TREADY_int;
wire    regslice_forward_res_out_data_iq_U_vld_out;
wire    regslice_forward_res_out_last_V_U_apdone_blk;
wire   [0:0] res_out_TLAST_int;
wire    regslice_forward_res_out_last_V_U_ack_in_dummy;
wire    regslice_forward_res_out_last_V_U_vld_out;
wire    regslice_forward_res_out_user_V_U_apdone_blk;
wire    regslice_forward_res_out_user_V_U_ack_in_dummy;
wire    regslice_forward_res_out_user_V_U_vld_out;

// power-on initialization
initial begin
#0 group_V = 8'd0;
#0 acc_phases_V = 176'd0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 grp_phase_to_sincos_fu_269_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_fu_278_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_fu_287_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_fu_296_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_fu_305_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_fu_314_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_fu_323_ap_start_reg = 1'b0;
#0 grp_phase_to_sincos_fu_332_ap_start_reg = 1'b0;
end

resonator_dds_acchbi #(
    .DataWidth( 176 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
accumulator_phases_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(accumulator_phases_V_address0),
    .ce0(accumulator_phases_V_ce0),
    .q0(accumulator_phases_V_q0),
    .address1(accumulator_phases_V_address1),
    .ce1(accumulator_phases_V_ce1),
    .we1(accumulator_phases_V_we1),
    .d1(ap_sig_allocacmp_acc_phases_V_load)
);

resonator_dds_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
resonator_dds_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(s_axi_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .toneinc_V_address0(toneinc_V_address0),
    .toneinc_V_ce0(toneinc_V_ce0),
    .toneinc_V_q0(toneinc_V_q0),
    .phase0_V_address0(phase0_V_address0),
    .phase0_V_ce0(phase0_V_ce0),
    .phase0_V_q0(phase0_V_q0),
    .clk(ap_clk),
    .rst(ap_rst_n_s_axi_clk_inv)
);

phase_to_sincos grp_phase_to_sincos_fu_269(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_fu_269_ap_start),
    .ap_done(grp_phase_to_sincos_fu_269_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_269_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_269_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_269_ap_ce),
    .acc_V(add_ln703_reg_1465),
    .ap_return_0(grp_phase_to_sincos_fu_269_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_269_ap_return_1)
);

phase_to_sincos grp_phase_to_sincos_fu_278(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_fu_278_ap_start),
    .ap_done(grp_phase_to_sincos_fu_278_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_278_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_278_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_278_ap_ce),
    .acc_V(add_ln703_2_reg_1470),
    .ap_return_0(grp_phase_to_sincos_fu_278_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_278_ap_return_1)
);

phase_to_sincos grp_phase_to_sincos_fu_287(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_fu_287_ap_start),
    .ap_done(grp_phase_to_sincos_fu_287_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_287_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_287_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_287_ap_ce),
    .acc_V(add_ln703_4_reg_1475),
    .ap_return_0(grp_phase_to_sincos_fu_287_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_287_ap_return_1)
);

phase_to_sincos grp_phase_to_sincos_fu_296(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_fu_296_ap_start),
    .ap_done(grp_phase_to_sincos_fu_296_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_296_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_296_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_296_ap_ce),
    .acc_V(add_ln703_6_reg_1480),
    .ap_return_0(grp_phase_to_sincos_fu_296_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_296_ap_return_1)
);

phase_to_sincos grp_phase_to_sincos_fu_305(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_fu_305_ap_start),
    .ap_done(grp_phase_to_sincos_fu_305_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_305_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_305_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_305_ap_ce),
    .acc_V(add_ln703_8_reg_1485),
    .ap_return_0(grp_phase_to_sincos_fu_305_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_305_ap_return_1)
);

phase_to_sincos grp_phase_to_sincos_fu_314(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_fu_314_ap_start),
    .ap_done(grp_phase_to_sincos_fu_314_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_314_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_314_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_314_ap_ce),
    .acc_V(add_ln703_10_reg_1490),
    .ap_return_0(grp_phase_to_sincos_fu_314_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_314_ap_return_1)
);

phase_to_sincos grp_phase_to_sincos_fu_323(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_fu_323_ap_start),
    .ap_done(grp_phase_to_sincos_fu_323_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_323_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_323_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_323_ap_ce),
    .acc_V(add_ln703_12_reg_1495),
    .ap_return_0(grp_phase_to_sincos_fu_323_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_323_ap_return_1)
);

phase_to_sincos grp_phase_to_sincos_fu_332(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_phase_to_sincos_fu_332_ap_start),
    .ap_done(grp_phase_to_sincos_fu_332_ap_done),
    .ap_idle(grp_phase_to_sincos_fu_332_ap_idle),
    .ap_ready(grp_phase_to_sincos_fu_332_ap_ready),
    .ap_ce(grp_phase_to_sincos_fu_332_ap_ce),
    .acc_V(add_ln703_14_reg_1500),
    .ap_return_0(grp_phase_to_sincos_fu_332_ap_return_0),
    .ap_return_1(grp_phase_to_sincos_fu_332_ap_return_1)
);

cmpy grp_cmpy_fu_341(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a_i_V(trunc_ln203_reg_1224_pp0_iter17_reg),
    .a_q_V(tmp_1_reg_1229_pp0_iter17_reg),
    .b_i_V(p_s_reg_1505),
    .b_q_V(p_1_reg_1510),
    .ap_return_0(grp_cmpy_fu_341_ap_return_0),
    .ap_return_1(grp_cmpy_fu_341_ap_return_1),
    .ap_ce(grp_cmpy_fu_341_ap_ce)
);

cmpy grp_cmpy_fu_349(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a_i_V(tmp_2_reg_1234_pp0_iter17_reg),
    .a_q_V(tmp_3_reg_1239_pp0_iter17_reg),
    .b_i_V(p_04_0_1_reg_1515),
    .b_q_V(p_15_0_1_reg_1520),
    .ap_return_0(grp_cmpy_fu_349_ap_return_0),
    .ap_return_1(grp_cmpy_fu_349_ap_return_1),
    .ap_ce(grp_cmpy_fu_349_ap_ce)
);

cmpy grp_cmpy_fu_357(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a_i_V(tmp_4_reg_1244_pp0_iter17_reg),
    .a_q_V(tmp_5_reg_1249_pp0_iter17_reg),
    .b_i_V(p_04_0_2_reg_1525),
    .b_q_V(p_15_0_2_reg_1530),
    .ap_return_0(grp_cmpy_fu_357_ap_return_0),
    .ap_return_1(grp_cmpy_fu_357_ap_return_1),
    .ap_ce(grp_cmpy_fu_357_ap_ce)
);

cmpy grp_cmpy_fu_365(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a_i_V(tmp_6_reg_1254_pp0_iter17_reg),
    .a_q_V(tmp_7_reg_1259_pp0_iter17_reg),
    .b_i_V(p_04_0_3_reg_1535),
    .b_q_V(p_15_0_3_reg_1540),
    .ap_return_0(grp_cmpy_fu_365_ap_return_0),
    .ap_return_1(grp_cmpy_fu_365_ap_return_1),
    .ap_ce(grp_cmpy_fu_365_ap_ce)
);

cmpy grp_cmpy_fu_373(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a_i_V(tmp_8_reg_1264_pp0_iter17_reg),
    .a_q_V(tmp_9_reg_1269_pp0_iter17_reg),
    .b_i_V(p_04_0_4_reg_1545),
    .b_q_V(p_15_0_4_reg_1550),
    .ap_return_0(grp_cmpy_fu_373_ap_return_0),
    .ap_return_1(grp_cmpy_fu_373_ap_return_1),
    .ap_ce(grp_cmpy_fu_373_ap_ce)
);

cmpy grp_cmpy_fu_381(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a_i_V(tmp_s_reg_1274_pp0_iter17_reg),
    .a_q_V(tmp_10_reg_1279_pp0_iter17_reg),
    .b_i_V(p_04_0_5_reg_1555),
    .b_q_V(p_15_0_5_reg_1560),
    .ap_return_0(grp_cmpy_fu_381_ap_return_0),
    .ap_return_1(grp_cmpy_fu_381_ap_return_1),
    .ap_ce(grp_cmpy_fu_381_ap_ce)
);

cmpy grp_cmpy_fu_389(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a_i_V(tmp_11_reg_1284_pp0_iter17_reg),
    .a_q_V(tmp_12_reg_1289_pp0_iter17_reg),
    .b_i_V(p_04_0_6_reg_1565),
    .b_q_V(p_15_0_6_reg_1570),
    .ap_return_0(grp_cmpy_fu_389_ap_return_0),
    .ap_return_1(grp_cmpy_fu_389_ap_return_1),
    .ap_ce(grp_cmpy_fu_389_ap_ce)
);

cmpy grp_cmpy_fu_397(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .a_i_V(tmp_13_reg_1294_pp0_iter17_reg),
    .a_q_V(tmp_14_reg_1299_pp0_iter17_reg),
    .b_i_V(p_04_0_7_reg_1575),
    .b_q_V(p_15_0_7_reg_1580),
    .ap_return_0(grp_cmpy_fu_397_ap_return_0),
    .ap_return_1(grp_cmpy_fu_397_ap_return_1),
    .ap_ce(grp_cmpy_fu_397_ap_ce)
);

regslice_reverse #(
    .DataWidth( 256 ))
regslice_reverse_res_in_data_iq_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_in_TDATA),
    .vld_in(res_in_TVALID),
    .ack_in(regslice_reverse_res_in_data_iq_U_ack_in),
    .data_out(res_in_TDATA_int),
    .vld_out(res_in_TVALID_int),
    .ack_out(res_in_TREADY_int),
    .apdone_blk(regslice_reverse_res_in_data_iq_U_apdone_blk)
);

regslice_reverse #(
    .DataWidth( 1 ))
regslice_reverse_res_in_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_in_TLAST),
    .vld_in(res_in_TVALID),
    .ack_in(regslice_reverse_res_in_last_V_U_ack_in),
    .data_out(res_in_TLAST_int),
    .vld_out(regslice_reverse_res_in_last_V_U_vld_out),
    .ack_out(res_in_TREADY_int),
    .apdone_blk(regslice_reverse_res_in_last_V_U_apdone_blk)
);

regslice_reverse #(
    .DataWidth( 8 ))
regslice_reverse_res_in_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_in_TUSER),
    .vld_in(res_in_TVALID),
    .ack_in(regslice_reverse_res_in_user_V_U_ack_in),
    .data_out(res_in_TUSER_int),
    .vld_out(regslice_reverse_res_in_user_V_U_vld_out),
    .ack_out(res_in_TREADY_int),
    .apdone_blk(regslice_reverse_res_in_user_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 256 ))
regslice_forward_res_out_data_iq_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_out_TDATA_int),
    .vld_in(res_out_TVALID_int),
    .ack_in(res_out_TREADY_int),
    .data_out(res_out_TDATA),
    .vld_out(regslice_forward_res_out_data_iq_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_forward_res_out_data_iq_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 1 ))
regslice_forward_res_out_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(res_out_TLAST_int),
    .vld_in(res_out_TVALID_int),
    .ack_in(regslice_forward_res_out_last_V_U_ack_in_dummy),
    .data_out(res_out_TLAST),
    .vld_out(regslice_forward_res_out_last_V_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_forward_res_out_last_V_U_apdone_blk)
);

regslice_forward #(
    .DataWidth( 8 ))
regslice_forward_res_out_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(outtemp_user_V_reg_1304_pp0_iter25_reg),
    .vld_in(res_out_TVALID_int),
    .ack_in(regslice_forward_res_out_user_V_U_ack_in_dummy),
    .data_out(res_out_TUSER),
    .vld_out(regslice_forward_res_out_user_V_U_vld_out),
    .ack_out(res_out_TREADY),
    .apdone_blk(regslice_forward_res_out_user_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_fu_269_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_fu_269_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_fu_269_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_fu_269_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_fu_278_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_fu_278_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_fu_278_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_fu_278_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_fu_287_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_fu_287_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_fu_287_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_fu_287_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_fu_296_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_fu_296_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_fu_296_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_fu_296_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_fu_305_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_fu_305_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_fu_305_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_fu_305_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_fu_314_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_fu_314_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_fu_314_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_fu_314_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_fu_323_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_fu_323_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_fu_323_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_fu_323_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_phase_to_sincos_fu_332_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_phase_to_sincos_fu_332_ap_start_reg <= 1'b1;
        end else if ((grp_phase_to_sincos_fu_332_ap_ready == 1'b1)) begin
            grp_phase_to_sincos_fu_332_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_phases_V <= tmp_36_fu_1027_p9;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln703_10_reg_1490 <= add_ln703_10_fu_962_p2;
        add_ln703_12_reg_1495 <= add_ln703_12_fu_986_p2;
        add_ln703_14_reg_1500 <= add_ln703_14_fu_1010_p2;
        add_ln703_2_reg_1470 <= add_ln703_2_fu_866_p2;
        add_ln703_4_reg_1475 <= add_ln703_4_fu_890_p2;
        add_ln703_6_reg_1480 <= add_ln703_6_fu_914_p2;
        add_ln703_8_reg_1485 <= add_ln703_8_fu_938_p2;
        add_ln703_reg_1465 <= add_ln703_fu_842_p2;
        out_of_sync_reg_1312_pp0_iter10_reg <= out_of_sync_reg_1312_pp0_iter9_reg;
        out_of_sync_reg_1312_pp0_iter11_reg <= out_of_sync_reg_1312_pp0_iter10_reg;
        out_of_sync_reg_1312_pp0_iter12_reg <= out_of_sync_reg_1312_pp0_iter11_reg;
        out_of_sync_reg_1312_pp0_iter13_reg <= out_of_sync_reg_1312_pp0_iter12_reg;
        out_of_sync_reg_1312_pp0_iter14_reg <= out_of_sync_reg_1312_pp0_iter13_reg;
        out_of_sync_reg_1312_pp0_iter15_reg <= out_of_sync_reg_1312_pp0_iter14_reg;
        out_of_sync_reg_1312_pp0_iter16_reg <= out_of_sync_reg_1312_pp0_iter15_reg;
        out_of_sync_reg_1312_pp0_iter17_reg <= out_of_sync_reg_1312_pp0_iter16_reg;
        out_of_sync_reg_1312_pp0_iter18_reg <= out_of_sync_reg_1312_pp0_iter17_reg;
        out_of_sync_reg_1312_pp0_iter19_reg <= out_of_sync_reg_1312_pp0_iter18_reg;
        out_of_sync_reg_1312_pp0_iter20_reg <= out_of_sync_reg_1312_pp0_iter19_reg;
        out_of_sync_reg_1312_pp0_iter21_reg <= out_of_sync_reg_1312_pp0_iter20_reg;
        out_of_sync_reg_1312_pp0_iter22_reg <= out_of_sync_reg_1312_pp0_iter21_reg;
        out_of_sync_reg_1312_pp0_iter23_reg <= out_of_sync_reg_1312_pp0_iter22_reg;
        out_of_sync_reg_1312_pp0_iter24_reg <= out_of_sync_reg_1312_pp0_iter23_reg;
        out_of_sync_reg_1312_pp0_iter25_reg <= out_of_sync_reg_1312_pp0_iter24_reg;
        out_of_sync_reg_1312_pp0_iter26_reg <= out_of_sync_reg_1312_pp0_iter25_reg;
        out_of_sync_reg_1312_pp0_iter2_reg <= out_of_sync_reg_1312_pp0_iter1_reg;
        out_of_sync_reg_1312_pp0_iter3_reg <= out_of_sync_reg_1312_pp0_iter2_reg;
        out_of_sync_reg_1312_pp0_iter4_reg <= out_of_sync_reg_1312_pp0_iter3_reg;
        out_of_sync_reg_1312_pp0_iter5_reg <= out_of_sync_reg_1312_pp0_iter4_reg;
        out_of_sync_reg_1312_pp0_iter6_reg <= out_of_sync_reg_1312_pp0_iter5_reg;
        out_of_sync_reg_1312_pp0_iter7_reg <= out_of_sync_reg_1312_pp0_iter6_reg;
        out_of_sync_reg_1312_pp0_iter8_reg <= out_of_sync_reg_1312_pp0_iter7_reg;
        out_of_sync_reg_1312_pp0_iter9_reg <= out_of_sync_reg_1312_pp0_iter8_reg;
        outtemp_user_V_reg_1304_pp0_iter10_reg <= outtemp_user_V_reg_1304_pp0_iter9_reg;
        outtemp_user_V_reg_1304_pp0_iter11_reg <= outtemp_user_V_reg_1304_pp0_iter10_reg;
        outtemp_user_V_reg_1304_pp0_iter12_reg <= outtemp_user_V_reg_1304_pp0_iter11_reg;
        outtemp_user_V_reg_1304_pp0_iter13_reg <= outtemp_user_V_reg_1304_pp0_iter12_reg;
        outtemp_user_V_reg_1304_pp0_iter14_reg <= outtemp_user_V_reg_1304_pp0_iter13_reg;
        outtemp_user_V_reg_1304_pp0_iter15_reg <= outtemp_user_V_reg_1304_pp0_iter14_reg;
        outtemp_user_V_reg_1304_pp0_iter16_reg <= outtemp_user_V_reg_1304_pp0_iter15_reg;
        outtemp_user_V_reg_1304_pp0_iter17_reg <= outtemp_user_V_reg_1304_pp0_iter16_reg;
        outtemp_user_V_reg_1304_pp0_iter18_reg <= outtemp_user_V_reg_1304_pp0_iter17_reg;
        outtemp_user_V_reg_1304_pp0_iter19_reg <= outtemp_user_V_reg_1304_pp0_iter18_reg;
        outtemp_user_V_reg_1304_pp0_iter20_reg <= outtemp_user_V_reg_1304_pp0_iter19_reg;
        outtemp_user_V_reg_1304_pp0_iter21_reg <= outtemp_user_V_reg_1304_pp0_iter20_reg;
        outtemp_user_V_reg_1304_pp0_iter22_reg <= outtemp_user_V_reg_1304_pp0_iter21_reg;
        outtemp_user_V_reg_1304_pp0_iter23_reg <= outtemp_user_V_reg_1304_pp0_iter22_reg;
        outtemp_user_V_reg_1304_pp0_iter24_reg <= outtemp_user_V_reg_1304_pp0_iter23_reg;
        outtemp_user_V_reg_1304_pp0_iter25_reg <= outtemp_user_V_reg_1304_pp0_iter24_reg;
        outtemp_user_V_reg_1304_pp0_iter2_reg <= outtemp_user_V_reg_1304_pp0_iter1_reg;
        outtemp_user_V_reg_1304_pp0_iter3_reg <= outtemp_user_V_reg_1304_pp0_iter2_reg;
        outtemp_user_V_reg_1304_pp0_iter4_reg <= outtemp_user_V_reg_1304_pp0_iter3_reg;
        outtemp_user_V_reg_1304_pp0_iter5_reg <= outtemp_user_V_reg_1304_pp0_iter4_reg;
        outtemp_user_V_reg_1304_pp0_iter6_reg <= outtemp_user_V_reg_1304_pp0_iter5_reg;
        outtemp_user_V_reg_1304_pp0_iter7_reg <= outtemp_user_V_reg_1304_pp0_iter6_reg;
        outtemp_user_V_reg_1304_pp0_iter8_reg <= outtemp_user_V_reg_1304_pp0_iter7_reg;
        outtemp_user_V_reg_1304_pp0_iter9_reg <= outtemp_user_V_reg_1304_pp0_iter8_reg;
        p_04_0_1_reg_1515 <= grp_phase_to_sincos_fu_278_ap_return_0;
        p_04_0_2_reg_1525 <= grp_phase_to_sincos_fu_287_ap_return_0;
        p_04_0_3_reg_1535 <= grp_phase_to_sincos_fu_296_ap_return_0;
        p_04_0_4_reg_1545 <= grp_phase_to_sincos_fu_305_ap_return_0;
        p_04_0_5_reg_1555 <= grp_phase_to_sincos_fu_314_ap_return_0;
        p_04_0_6_reg_1565 <= grp_phase_to_sincos_fu_323_ap_return_0;
        p_04_0_7_reg_1575 <= grp_phase_to_sincos_fu_332_ap_return_0;
        p_15_0_1_reg_1520 <= grp_phase_to_sincos_fu_278_ap_return_1;
        p_15_0_2_reg_1530 <= grp_phase_to_sincos_fu_287_ap_return_1;
        p_15_0_3_reg_1540 <= grp_phase_to_sincos_fu_296_ap_return_1;
        p_15_0_4_reg_1550 <= grp_phase_to_sincos_fu_305_ap_return_1;
        p_15_0_5_reg_1560 <= grp_phase_to_sincos_fu_314_ap_return_1;
        p_15_0_6_reg_1570 <= grp_phase_to_sincos_fu_323_ap_return_1;
        p_15_0_7_reg_1580 <= grp_phase_to_sincos_fu_332_ap_return_1;
        p_1_reg_1510 <= grp_phase_to_sincos_fu_269_ap_return_1;
        p_s_reg_1505 <= grp_phase_to_sincos_fu_269_ap_return_0;
        tmp_10_reg_1279_pp0_iter10_reg <= tmp_10_reg_1279_pp0_iter9_reg;
        tmp_10_reg_1279_pp0_iter11_reg <= tmp_10_reg_1279_pp0_iter10_reg;
        tmp_10_reg_1279_pp0_iter12_reg <= tmp_10_reg_1279_pp0_iter11_reg;
        tmp_10_reg_1279_pp0_iter13_reg <= tmp_10_reg_1279_pp0_iter12_reg;
        tmp_10_reg_1279_pp0_iter14_reg <= tmp_10_reg_1279_pp0_iter13_reg;
        tmp_10_reg_1279_pp0_iter15_reg <= tmp_10_reg_1279_pp0_iter14_reg;
        tmp_10_reg_1279_pp0_iter16_reg <= tmp_10_reg_1279_pp0_iter15_reg;
        tmp_10_reg_1279_pp0_iter17_reg <= tmp_10_reg_1279_pp0_iter16_reg;
        tmp_10_reg_1279_pp0_iter2_reg <= tmp_10_reg_1279_pp0_iter1_reg;
        tmp_10_reg_1279_pp0_iter3_reg <= tmp_10_reg_1279_pp0_iter2_reg;
        tmp_10_reg_1279_pp0_iter4_reg <= tmp_10_reg_1279_pp0_iter3_reg;
        tmp_10_reg_1279_pp0_iter5_reg <= tmp_10_reg_1279_pp0_iter4_reg;
        tmp_10_reg_1279_pp0_iter6_reg <= tmp_10_reg_1279_pp0_iter5_reg;
        tmp_10_reg_1279_pp0_iter7_reg <= tmp_10_reg_1279_pp0_iter6_reg;
        tmp_10_reg_1279_pp0_iter8_reg <= tmp_10_reg_1279_pp0_iter7_reg;
        tmp_10_reg_1279_pp0_iter9_reg <= tmp_10_reg_1279_pp0_iter8_reg;
        tmp_11_reg_1284_pp0_iter10_reg <= tmp_11_reg_1284_pp0_iter9_reg;
        tmp_11_reg_1284_pp0_iter11_reg <= tmp_11_reg_1284_pp0_iter10_reg;
        tmp_11_reg_1284_pp0_iter12_reg <= tmp_11_reg_1284_pp0_iter11_reg;
        tmp_11_reg_1284_pp0_iter13_reg <= tmp_11_reg_1284_pp0_iter12_reg;
        tmp_11_reg_1284_pp0_iter14_reg <= tmp_11_reg_1284_pp0_iter13_reg;
        tmp_11_reg_1284_pp0_iter15_reg <= tmp_11_reg_1284_pp0_iter14_reg;
        tmp_11_reg_1284_pp0_iter16_reg <= tmp_11_reg_1284_pp0_iter15_reg;
        tmp_11_reg_1284_pp0_iter17_reg <= tmp_11_reg_1284_pp0_iter16_reg;
        tmp_11_reg_1284_pp0_iter2_reg <= tmp_11_reg_1284_pp0_iter1_reg;
        tmp_11_reg_1284_pp0_iter3_reg <= tmp_11_reg_1284_pp0_iter2_reg;
        tmp_11_reg_1284_pp0_iter4_reg <= tmp_11_reg_1284_pp0_iter3_reg;
        tmp_11_reg_1284_pp0_iter5_reg <= tmp_11_reg_1284_pp0_iter4_reg;
        tmp_11_reg_1284_pp0_iter6_reg <= tmp_11_reg_1284_pp0_iter5_reg;
        tmp_11_reg_1284_pp0_iter7_reg <= tmp_11_reg_1284_pp0_iter6_reg;
        tmp_11_reg_1284_pp0_iter8_reg <= tmp_11_reg_1284_pp0_iter7_reg;
        tmp_11_reg_1284_pp0_iter9_reg <= tmp_11_reg_1284_pp0_iter8_reg;
        tmp_12_reg_1289_pp0_iter10_reg <= tmp_12_reg_1289_pp0_iter9_reg;
        tmp_12_reg_1289_pp0_iter11_reg <= tmp_12_reg_1289_pp0_iter10_reg;
        tmp_12_reg_1289_pp0_iter12_reg <= tmp_12_reg_1289_pp0_iter11_reg;
        tmp_12_reg_1289_pp0_iter13_reg <= tmp_12_reg_1289_pp0_iter12_reg;
        tmp_12_reg_1289_pp0_iter14_reg <= tmp_12_reg_1289_pp0_iter13_reg;
        tmp_12_reg_1289_pp0_iter15_reg <= tmp_12_reg_1289_pp0_iter14_reg;
        tmp_12_reg_1289_pp0_iter16_reg <= tmp_12_reg_1289_pp0_iter15_reg;
        tmp_12_reg_1289_pp0_iter17_reg <= tmp_12_reg_1289_pp0_iter16_reg;
        tmp_12_reg_1289_pp0_iter2_reg <= tmp_12_reg_1289_pp0_iter1_reg;
        tmp_12_reg_1289_pp0_iter3_reg <= tmp_12_reg_1289_pp0_iter2_reg;
        tmp_12_reg_1289_pp0_iter4_reg <= tmp_12_reg_1289_pp0_iter3_reg;
        tmp_12_reg_1289_pp0_iter5_reg <= tmp_12_reg_1289_pp0_iter4_reg;
        tmp_12_reg_1289_pp0_iter6_reg <= tmp_12_reg_1289_pp0_iter5_reg;
        tmp_12_reg_1289_pp0_iter7_reg <= tmp_12_reg_1289_pp0_iter6_reg;
        tmp_12_reg_1289_pp0_iter8_reg <= tmp_12_reg_1289_pp0_iter7_reg;
        tmp_12_reg_1289_pp0_iter9_reg <= tmp_12_reg_1289_pp0_iter8_reg;
        tmp_13_reg_1294_pp0_iter10_reg <= tmp_13_reg_1294_pp0_iter9_reg;
        tmp_13_reg_1294_pp0_iter11_reg <= tmp_13_reg_1294_pp0_iter10_reg;
        tmp_13_reg_1294_pp0_iter12_reg <= tmp_13_reg_1294_pp0_iter11_reg;
        tmp_13_reg_1294_pp0_iter13_reg <= tmp_13_reg_1294_pp0_iter12_reg;
        tmp_13_reg_1294_pp0_iter14_reg <= tmp_13_reg_1294_pp0_iter13_reg;
        tmp_13_reg_1294_pp0_iter15_reg <= tmp_13_reg_1294_pp0_iter14_reg;
        tmp_13_reg_1294_pp0_iter16_reg <= tmp_13_reg_1294_pp0_iter15_reg;
        tmp_13_reg_1294_pp0_iter17_reg <= tmp_13_reg_1294_pp0_iter16_reg;
        tmp_13_reg_1294_pp0_iter2_reg <= tmp_13_reg_1294_pp0_iter1_reg;
        tmp_13_reg_1294_pp0_iter3_reg <= tmp_13_reg_1294_pp0_iter2_reg;
        tmp_13_reg_1294_pp0_iter4_reg <= tmp_13_reg_1294_pp0_iter3_reg;
        tmp_13_reg_1294_pp0_iter5_reg <= tmp_13_reg_1294_pp0_iter4_reg;
        tmp_13_reg_1294_pp0_iter6_reg <= tmp_13_reg_1294_pp0_iter5_reg;
        tmp_13_reg_1294_pp0_iter7_reg <= tmp_13_reg_1294_pp0_iter6_reg;
        tmp_13_reg_1294_pp0_iter8_reg <= tmp_13_reg_1294_pp0_iter7_reg;
        tmp_13_reg_1294_pp0_iter9_reg <= tmp_13_reg_1294_pp0_iter8_reg;
        tmp_14_reg_1299_pp0_iter10_reg <= tmp_14_reg_1299_pp0_iter9_reg;
        tmp_14_reg_1299_pp0_iter11_reg <= tmp_14_reg_1299_pp0_iter10_reg;
        tmp_14_reg_1299_pp0_iter12_reg <= tmp_14_reg_1299_pp0_iter11_reg;
        tmp_14_reg_1299_pp0_iter13_reg <= tmp_14_reg_1299_pp0_iter12_reg;
        tmp_14_reg_1299_pp0_iter14_reg <= tmp_14_reg_1299_pp0_iter13_reg;
        tmp_14_reg_1299_pp0_iter15_reg <= tmp_14_reg_1299_pp0_iter14_reg;
        tmp_14_reg_1299_pp0_iter16_reg <= tmp_14_reg_1299_pp0_iter15_reg;
        tmp_14_reg_1299_pp0_iter17_reg <= tmp_14_reg_1299_pp0_iter16_reg;
        tmp_14_reg_1299_pp0_iter2_reg <= tmp_14_reg_1299_pp0_iter1_reg;
        tmp_14_reg_1299_pp0_iter3_reg <= tmp_14_reg_1299_pp0_iter2_reg;
        tmp_14_reg_1299_pp0_iter4_reg <= tmp_14_reg_1299_pp0_iter3_reg;
        tmp_14_reg_1299_pp0_iter5_reg <= tmp_14_reg_1299_pp0_iter4_reg;
        tmp_14_reg_1299_pp0_iter6_reg <= tmp_14_reg_1299_pp0_iter5_reg;
        tmp_14_reg_1299_pp0_iter7_reg <= tmp_14_reg_1299_pp0_iter6_reg;
        tmp_14_reg_1299_pp0_iter8_reg <= tmp_14_reg_1299_pp0_iter7_reg;
        tmp_14_reg_1299_pp0_iter9_reg <= tmp_14_reg_1299_pp0_iter8_reg;
        tmp_15_reg_1423 <= {{accumulator_phases_V_q0[43:22]}};
        tmp_16_reg_1347_pp0_iter2_reg <= tmp_16_reg_1347;
        tmp_17_reg_1352_pp0_iter2_reg <= tmp_17_reg_1352;
        tmp_18_reg_1429 <= {{accumulator_phases_V_q0[65:44]}};
        tmp_19_reg_1357_pp0_iter2_reg <= tmp_19_reg_1357;
        tmp_1_reg_1229_pp0_iter10_reg <= tmp_1_reg_1229_pp0_iter9_reg;
        tmp_1_reg_1229_pp0_iter11_reg <= tmp_1_reg_1229_pp0_iter10_reg;
        tmp_1_reg_1229_pp0_iter12_reg <= tmp_1_reg_1229_pp0_iter11_reg;
        tmp_1_reg_1229_pp0_iter13_reg <= tmp_1_reg_1229_pp0_iter12_reg;
        tmp_1_reg_1229_pp0_iter14_reg <= tmp_1_reg_1229_pp0_iter13_reg;
        tmp_1_reg_1229_pp0_iter15_reg <= tmp_1_reg_1229_pp0_iter14_reg;
        tmp_1_reg_1229_pp0_iter16_reg <= tmp_1_reg_1229_pp0_iter15_reg;
        tmp_1_reg_1229_pp0_iter17_reg <= tmp_1_reg_1229_pp0_iter16_reg;
        tmp_1_reg_1229_pp0_iter2_reg <= tmp_1_reg_1229_pp0_iter1_reg;
        tmp_1_reg_1229_pp0_iter3_reg <= tmp_1_reg_1229_pp0_iter2_reg;
        tmp_1_reg_1229_pp0_iter4_reg <= tmp_1_reg_1229_pp0_iter3_reg;
        tmp_1_reg_1229_pp0_iter5_reg <= tmp_1_reg_1229_pp0_iter4_reg;
        tmp_1_reg_1229_pp0_iter6_reg <= tmp_1_reg_1229_pp0_iter5_reg;
        tmp_1_reg_1229_pp0_iter7_reg <= tmp_1_reg_1229_pp0_iter6_reg;
        tmp_1_reg_1229_pp0_iter8_reg <= tmp_1_reg_1229_pp0_iter7_reg;
        tmp_1_reg_1229_pp0_iter9_reg <= tmp_1_reg_1229_pp0_iter8_reg;
        tmp_20_reg_1362_pp0_iter2_reg <= tmp_20_reg_1362;
        tmp_21_reg_1435 <= {{accumulator_phases_V_q0[87:66]}};
        tmp_22_reg_1367_pp0_iter2_reg <= tmp_22_reg_1367;
        tmp_23_reg_1372_pp0_iter2_reg <= tmp_23_reg_1372;
        tmp_24_reg_1441 <= {{accumulator_phases_V_q0[109:88]}};
        tmp_25_reg_1377_pp0_iter2_reg <= tmp_25_reg_1377;
        tmp_26_reg_1382_pp0_iter2_reg <= tmp_26_reg_1382;
        tmp_27_reg_1447 <= {{accumulator_phases_V_q0[131:110]}};
        tmp_28_reg_1387_pp0_iter2_reg <= tmp_28_reg_1387;
        tmp_29_reg_1392_pp0_iter2_reg <= tmp_29_reg_1392;
        tmp_2_reg_1234_pp0_iter10_reg <= tmp_2_reg_1234_pp0_iter9_reg;
        tmp_2_reg_1234_pp0_iter11_reg <= tmp_2_reg_1234_pp0_iter10_reg;
        tmp_2_reg_1234_pp0_iter12_reg <= tmp_2_reg_1234_pp0_iter11_reg;
        tmp_2_reg_1234_pp0_iter13_reg <= tmp_2_reg_1234_pp0_iter12_reg;
        tmp_2_reg_1234_pp0_iter14_reg <= tmp_2_reg_1234_pp0_iter13_reg;
        tmp_2_reg_1234_pp0_iter15_reg <= tmp_2_reg_1234_pp0_iter14_reg;
        tmp_2_reg_1234_pp0_iter16_reg <= tmp_2_reg_1234_pp0_iter15_reg;
        tmp_2_reg_1234_pp0_iter17_reg <= tmp_2_reg_1234_pp0_iter16_reg;
        tmp_2_reg_1234_pp0_iter2_reg <= tmp_2_reg_1234_pp0_iter1_reg;
        tmp_2_reg_1234_pp0_iter3_reg <= tmp_2_reg_1234_pp0_iter2_reg;
        tmp_2_reg_1234_pp0_iter4_reg <= tmp_2_reg_1234_pp0_iter3_reg;
        tmp_2_reg_1234_pp0_iter5_reg <= tmp_2_reg_1234_pp0_iter4_reg;
        tmp_2_reg_1234_pp0_iter6_reg <= tmp_2_reg_1234_pp0_iter5_reg;
        tmp_2_reg_1234_pp0_iter7_reg <= tmp_2_reg_1234_pp0_iter6_reg;
        tmp_2_reg_1234_pp0_iter8_reg <= tmp_2_reg_1234_pp0_iter7_reg;
        tmp_2_reg_1234_pp0_iter9_reg <= tmp_2_reg_1234_pp0_iter8_reg;
        tmp_30_reg_1453 <= {{accumulator_phases_V_q0[153:132]}};
        tmp_31_reg_1397_pp0_iter2_reg <= tmp_31_reg_1397;
        tmp_32_reg_1402_pp0_iter2_reg <= tmp_32_reg_1402;
        tmp_33_reg_1459 <= {{accumulator_phases_V_q0[175:154]}};
        tmp_34_reg_1407_pp0_iter2_reg <= tmp_34_reg_1407;
        tmp_35_reg_1412_pp0_iter2_reg <= tmp_35_reg_1412;
        tmp_3_reg_1239_pp0_iter10_reg <= tmp_3_reg_1239_pp0_iter9_reg;
        tmp_3_reg_1239_pp0_iter11_reg <= tmp_3_reg_1239_pp0_iter10_reg;
        tmp_3_reg_1239_pp0_iter12_reg <= tmp_3_reg_1239_pp0_iter11_reg;
        tmp_3_reg_1239_pp0_iter13_reg <= tmp_3_reg_1239_pp0_iter12_reg;
        tmp_3_reg_1239_pp0_iter14_reg <= tmp_3_reg_1239_pp0_iter13_reg;
        tmp_3_reg_1239_pp0_iter15_reg <= tmp_3_reg_1239_pp0_iter14_reg;
        tmp_3_reg_1239_pp0_iter16_reg <= tmp_3_reg_1239_pp0_iter15_reg;
        tmp_3_reg_1239_pp0_iter17_reg <= tmp_3_reg_1239_pp0_iter16_reg;
        tmp_3_reg_1239_pp0_iter2_reg <= tmp_3_reg_1239_pp0_iter1_reg;
        tmp_3_reg_1239_pp0_iter3_reg <= tmp_3_reg_1239_pp0_iter2_reg;
        tmp_3_reg_1239_pp0_iter4_reg <= tmp_3_reg_1239_pp0_iter3_reg;
        tmp_3_reg_1239_pp0_iter5_reg <= tmp_3_reg_1239_pp0_iter4_reg;
        tmp_3_reg_1239_pp0_iter6_reg <= tmp_3_reg_1239_pp0_iter5_reg;
        tmp_3_reg_1239_pp0_iter7_reg <= tmp_3_reg_1239_pp0_iter6_reg;
        tmp_3_reg_1239_pp0_iter8_reg <= tmp_3_reg_1239_pp0_iter7_reg;
        tmp_3_reg_1239_pp0_iter9_reg <= tmp_3_reg_1239_pp0_iter8_reg;
        tmp_4_reg_1244_pp0_iter10_reg <= tmp_4_reg_1244_pp0_iter9_reg;
        tmp_4_reg_1244_pp0_iter11_reg <= tmp_4_reg_1244_pp0_iter10_reg;
        tmp_4_reg_1244_pp0_iter12_reg <= tmp_4_reg_1244_pp0_iter11_reg;
        tmp_4_reg_1244_pp0_iter13_reg <= tmp_4_reg_1244_pp0_iter12_reg;
        tmp_4_reg_1244_pp0_iter14_reg <= tmp_4_reg_1244_pp0_iter13_reg;
        tmp_4_reg_1244_pp0_iter15_reg <= tmp_4_reg_1244_pp0_iter14_reg;
        tmp_4_reg_1244_pp0_iter16_reg <= tmp_4_reg_1244_pp0_iter15_reg;
        tmp_4_reg_1244_pp0_iter17_reg <= tmp_4_reg_1244_pp0_iter16_reg;
        tmp_4_reg_1244_pp0_iter2_reg <= tmp_4_reg_1244_pp0_iter1_reg;
        tmp_4_reg_1244_pp0_iter3_reg <= tmp_4_reg_1244_pp0_iter2_reg;
        tmp_4_reg_1244_pp0_iter4_reg <= tmp_4_reg_1244_pp0_iter3_reg;
        tmp_4_reg_1244_pp0_iter5_reg <= tmp_4_reg_1244_pp0_iter4_reg;
        tmp_4_reg_1244_pp0_iter6_reg <= tmp_4_reg_1244_pp0_iter5_reg;
        tmp_4_reg_1244_pp0_iter7_reg <= tmp_4_reg_1244_pp0_iter6_reg;
        tmp_4_reg_1244_pp0_iter8_reg <= tmp_4_reg_1244_pp0_iter7_reg;
        tmp_4_reg_1244_pp0_iter9_reg <= tmp_4_reg_1244_pp0_iter8_reg;
        tmp_5_reg_1249_pp0_iter10_reg <= tmp_5_reg_1249_pp0_iter9_reg;
        tmp_5_reg_1249_pp0_iter11_reg <= tmp_5_reg_1249_pp0_iter10_reg;
        tmp_5_reg_1249_pp0_iter12_reg <= tmp_5_reg_1249_pp0_iter11_reg;
        tmp_5_reg_1249_pp0_iter13_reg <= tmp_5_reg_1249_pp0_iter12_reg;
        tmp_5_reg_1249_pp0_iter14_reg <= tmp_5_reg_1249_pp0_iter13_reg;
        tmp_5_reg_1249_pp0_iter15_reg <= tmp_5_reg_1249_pp0_iter14_reg;
        tmp_5_reg_1249_pp0_iter16_reg <= tmp_5_reg_1249_pp0_iter15_reg;
        tmp_5_reg_1249_pp0_iter17_reg <= tmp_5_reg_1249_pp0_iter16_reg;
        tmp_5_reg_1249_pp0_iter2_reg <= tmp_5_reg_1249_pp0_iter1_reg;
        tmp_5_reg_1249_pp0_iter3_reg <= tmp_5_reg_1249_pp0_iter2_reg;
        tmp_5_reg_1249_pp0_iter4_reg <= tmp_5_reg_1249_pp0_iter3_reg;
        tmp_5_reg_1249_pp0_iter5_reg <= tmp_5_reg_1249_pp0_iter4_reg;
        tmp_5_reg_1249_pp0_iter6_reg <= tmp_5_reg_1249_pp0_iter5_reg;
        tmp_5_reg_1249_pp0_iter7_reg <= tmp_5_reg_1249_pp0_iter6_reg;
        tmp_5_reg_1249_pp0_iter8_reg <= tmp_5_reg_1249_pp0_iter7_reg;
        tmp_5_reg_1249_pp0_iter9_reg <= tmp_5_reg_1249_pp0_iter8_reg;
        tmp_6_reg_1254_pp0_iter10_reg <= tmp_6_reg_1254_pp0_iter9_reg;
        tmp_6_reg_1254_pp0_iter11_reg <= tmp_6_reg_1254_pp0_iter10_reg;
        tmp_6_reg_1254_pp0_iter12_reg <= tmp_6_reg_1254_pp0_iter11_reg;
        tmp_6_reg_1254_pp0_iter13_reg <= tmp_6_reg_1254_pp0_iter12_reg;
        tmp_6_reg_1254_pp0_iter14_reg <= tmp_6_reg_1254_pp0_iter13_reg;
        tmp_6_reg_1254_pp0_iter15_reg <= tmp_6_reg_1254_pp0_iter14_reg;
        tmp_6_reg_1254_pp0_iter16_reg <= tmp_6_reg_1254_pp0_iter15_reg;
        tmp_6_reg_1254_pp0_iter17_reg <= tmp_6_reg_1254_pp0_iter16_reg;
        tmp_6_reg_1254_pp0_iter2_reg <= tmp_6_reg_1254_pp0_iter1_reg;
        tmp_6_reg_1254_pp0_iter3_reg <= tmp_6_reg_1254_pp0_iter2_reg;
        tmp_6_reg_1254_pp0_iter4_reg <= tmp_6_reg_1254_pp0_iter3_reg;
        tmp_6_reg_1254_pp0_iter5_reg <= tmp_6_reg_1254_pp0_iter4_reg;
        tmp_6_reg_1254_pp0_iter6_reg <= tmp_6_reg_1254_pp0_iter5_reg;
        tmp_6_reg_1254_pp0_iter7_reg <= tmp_6_reg_1254_pp0_iter6_reg;
        tmp_6_reg_1254_pp0_iter8_reg <= tmp_6_reg_1254_pp0_iter7_reg;
        tmp_6_reg_1254_pp0_iter9_reg <= tmp_6_reg_1254_pp0_iter8_reg;
        tmp_7_reg_1259_pp0_iter10_reg <= tmp_7_reg_1259_pp0_iter9_reg;
        tmp_7_reg_1259_pp0_iter11_reg <= tmp_7_reg_1259_pp0_iter10_reg;
        tmp_7_reg_1259_pp0_iter12_reg <= tmp_7_reg_1259_pp0_iter11_reg;
        tmp_7_reg_1259_pp0_iter13_reg <= tmp_7_reg_1259_pp0_iter12_reg;
        tmp_7_reg_1259_pp0_iter14_reg <= tmp_7_reg_1259_pp0_iter13_reg;
        tmp_7_reg_1259_pp0_iter15_reg <= tmp_7_reg_1259_pp0_iter14_reg;
        tmp_7_reg_1259_pp0_iter16_reg <= tmp_7_reg_1259_pp0_iter15_reg;
        tmp_7_reg_1259_pp0_iter17_reg <= tmp_7_reg_1259_pp0_iter16_reg;
        tmp_7_reg_1259_pp0_iter2_reg <= tmp_7_reg_1259_pp0_iter1_reg;
        tmp_7_reg_1259_pp0_iter3_reg <= tmp_7_reg_1259_pp0_iter2_reg;
        tmp_7_reg_1259_pp0_iter4_reg <= tmp_7_reg_1259_pp0_iter3_reg;
        tmp_7_reg_1259_pp0_iter5_reg <= tmp_7_reg_1259_pp0_iter4_reg;
        tmp_7_reg_1259_pp0_iter6_reg <= tmp_7_reg_1259_pp0_iter5_reg;
        tmp_7_reg_1259_pp0_iter7_reg <= tmp_7_reg_1259_pp0_iter6_reg;
        tmp_7_reg_1259_pp0_iter8_reg <= tmp_7_reg_1259_pp0_iter7_reg;
        tmp_7_reg_1259_pp0_iter9_reg <= tmp_7_reg_1259_pp0_iter8_reg;
        tmp_8_reg_1264_pp0_iter10_reg <= tmp_8_reg_1264_pp0_iter9_reg;
        tmp_8_reg_1264_pp0_iter11_reg <= tmp_8_reg_1264_pp0_iter10_reg;
        tmp_8_reg_1264_pp0_iter12_reg <= tmp_8_reg_1264_pp0_iter11_reg;
        tmp_8_reg_1264_pp0_iter13_reg <= tmp_8_reg_1264_pp0_iter12_reg;
        tmp_8_reg_1264_pp0_iter14_reg <= tmp_8_reg_1264_pp0_iter13_reg;
        tmp_8_reg_1264_pp0_iter15_reg <= tmp_8_reg_1264_pp0_iter14_reg;
        tmp_8_reg_1264_pp0_iter16_reg <= tmp_8_reg_1264_pp0_iter15_reg;
        tmp_8_reg_1264_pp0_iter17_reg <= tmp_8_reg_1264_pp0_iter16_reg;
        tmp_8_reg_1264_pp0_iter2_reg <= tmp_8_reg_1264_pp0_iter1_reg;
        tmp_8_reg_1264_pp0_iter3_reg <= tmp_8_reg_1264_pp0_iter2_reg;
        tmp_8_reg_1264_pp0_iter4_reg <= tmp_8_reg_1264_pp0_iter3_reg;
        tmp_8_reg_1264_pp0_iter5_reg <= tmp_8_reg_1264_pp0_iter4_reg;
        tmp_8_reg_1264_pp0_iter6_reg <= tmp_8_reg_1264_pp0_iter5_reg;
        tmp_8_reg_1264_pp0_iter7_reg <= tmp_8_reg_1264_pp0_iter6_reg;
        tmp_8_reg_1264_pp0_iter8_reg <= tmp_8_reg_1264_pp0_iter7_reg;
        tmp_8_reg_1264_pp0_iter9_reg <= tmp_8_reg_1264_pp0_iter8_reg;
        tmp_9_reg_1269_pp0_iter10_reg <= tmp_9_reg_1269_pp0_iter9_reg;
        tmp_9_reg_1269_pp0_iter11_reg <= tmp_9_reg_1269_pp0_iter10_reg;
        tmp_9_reg_1269_pp0_iter12_reg <= tmp_9_reg_1269_pp0_iter11_reg;
        tmp_9_reg_1269_pp0_iter13_reg <= tmp_9_reg_1269_pp0_iter12_reg;
        tmp_9_reg_1269_pp0_iter14_reg <= tmp_9_reg_1269_pp0_iter13_reg;
        tmp_9_reg_1269_pp0_iter15_reg <= tmp_9_reg_1269_pp0_iter14_reg;
        tmp_9_reg_1269_pp0_iter16_reg <= tmp_9_reg_1269_pp0_iter15_reg;
        tmp_9_reg_1269_pp0_iter17_reg <= tmp_9_reg_1269_pp0_iter16_reg;
        tmp_9_reg_1269_pp0_iter2_reg <= tmp_9_reg_1269_pp0_iter1_reg;
        tmp_9_reg_1269_pp0_iter3_reg <= tmp_9_reg_1269_pp0_iter2_reg;
        tmp_9_reg_1269_pp0_iter4_reg <= tmp_9_reg_1269_pp0_iter3_reg;
        tmp_9_reg_1269_pp0_iter5_reg <= tmp_9_reg_1269_pp0_iter4_reg;
        tmp_9_reg_1269_pp0_iter6_reg <= tmp_9_reg_1269_pp0_iter5_reg;
        tmp_9_reg_1269_pp0_iter7_reg <= tmp_9_reg_1269_pp0_iter6_reg;
        tmp_9_reg_1269_pp0_iter8_reg <= tmp_9_reg_1269_pp0_iter7_reg;
        tmp_9_reg_1269_pp0_iter9_reg <= tmp_9_reg_1269_pp0_iter8_reg;
        tmp_s_reg_1274_pp0_iter10_reg <= tmp_s_reg_1274_pp0_iter9_reg;
        tmp_s_reg_1274_pp0_iter11_reg <= tmp_s_reg_1274_pp0_iter10_reg;
        tmp_s_reg_1274_pp0_iter12_reg <= tmp_s_reg_1274_pp0_iter11_reg;
        tmp_s_reg_1274_pp0_iter13_reg <= tmp_s_reg_1274_pp0_iter12_reg;
        tmp_s_reg_1274_pp0_iter14_reg <= tmp_s_reg_1274_pp0_iter13_reg;
        tmp_s_reg_1274_pp0_iter15_reg <= tmp_s_reg_1274_pp0_iter14_reg;
        tmp_s_reg_1274_pp0_iter16_reg <= tmp_s_reg_1274_pp0_iter15_reg;
        tmp_s_reg_1274_pp0_iter17_reg <= tmp_s_reg_1274_pp0_iter16_reg;
        tmp_s_reg_1274_pp0_iter2_reg <= tmp_s_reg_1274_pp0_iter1_reg;
        tmp_s_reg_1274_pp0_iter3_reg <= tmp_s_reg_1274_pp0_iter2_reg;
        tmp_s_reg_1274_pp0_iter4_reg <= tmp_s_reg_1274_pp0_iter3_reg;
        tmp_s_reg_1274_pp0_iter5_reg <= tmp_s_reg_1274_pp0_iter4_reg;
        tmp_s_reg_1274_pp0_iter6_reg <= tmp_s_reg_1274_pp0_iter5_reg;
        tmp_s_reg_1274_pp0_iter7_reg <= tmp_s_reg_1274_pp0_iter6_reg;
        tmp_s_reg_1274_pp0_iter8_reg <= tmp_s_reg_1274_pp0_iter7_reg;
        tmp_s_reg_1274_pp0_iter9_reg <= tmp_s_reg_1274_pp0_iter8_reg;
        trunc_ln1265_reg_1417 <= trunc_ln1265_fu_761_p1;
        trunc_ln203_reg_1224_pp0_iter10_reg <= trunc_ln203_reg_1224_pp0_iter9_reg;
        trunc_ln203_reg_1224_pp0_iter11_reg <= trunc_ln203_reg_1224_pp0_iter10_reg;
        trunc_ln203_reg_1224_pp0_iter12_reg <= trunc_ln203_reg_1224_pp0_iter11_reg;
        trunc_ln203_reg_1224_pp0_iter13_reg <= trunc_ln203_reg_1224_pp0_iter12_reg;
        trunc_ln203_reg_1224_pp0_iter14_reg <= trunc_ln203_reg_1224_pp0_iter13_reg;
        trunc_ln203_reg_1224_pp0_iter15_reg <= trunc_ln203_reg_1224_pp0_iter14_reg;
        trunc_ln203_reg_1224_pp0_iter16_reg <= trunc_ln203_reg_1224_pp0_iter15_reg;
        trunc_ln203_reg_1224_pp0_iter17_reg <= trunc_ln203_reg_1224_pp0_iter16_reg;
        trunc_ln203_reg_1224_pp0_iter2_reg <= trunc_ln203_reg_1224_pp0_iter1_reg;
        trunc_ln203_reg_1224_pp0_iter3_reg <= trunc_ln203_reg_1224_pp0_iter2_reg;
        trunc_ln203_reg_1224_pp0_iter4_reg <= trunc_ln203_reg_1224_pp0_iter3_reg;
        trunc_ln203_reg_1224_pp0_iter5_reg <= trunc_ln203_reg_1224_pp0_iter4_reg;
        trunc_ln203_reg_1224_pp0_iter6_reg <= trunc_ln203_reg_1224_pp0_iter5_reg;
        trunc_ln203_reg_1224_pp0_iter7_reg <= trunc_ln203_reg_1224_pp0_iter6_reg;
        trunc_ln203_reg_1224_pp0_iter8_reg <= trunc_ln203_reg_1224_pp0_iter7_reg;
        trunc_ln203_reg_1224_pp0_iter9_reg <= trunc_ln203_reg_1224_pp0_iter8_reg;
        trunc_ln703_1_reg_1342_pp0_iter2_reg <= trunc_ln703_1_reg_1342;
        trunc_ln703_reg_1337_pp0_iter2_reg <= trunc_ln703_reg_1337;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        group_V <= add_ln214_fu_741_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_of_sync_reg_1312 <= out_of_sync_fu_571_p2;
        out_of_sync_reg_1312_pp0_iter1_reg <= out_of_sync_reg_1312;
        outtemp_user_V_reg_1304 <= ap_sig_allocacmp_outtemp_user_V;
        outtemp_user_V_reg_1304_pp0_iter1_reg <= outtemp_user_V_reg_1304;
        ret_V_reg_1332 <= ret_V_fu_587_p2;
        tmp_10_reg_1279 <= {{res_in_TDATA_int[223:208]}};
        tmp_10_reg_1279_pp0_iter1_reg <= tmp_10_reg_1279;
        tmp_11_reg_1284 <= {{res_in_TDATA_int[111:96]}};
        tmp_11_reg_1284_pp0_iter1_reg <= tmp_11_reg_1284;
        tmp_12_reg_1289 <= {{res_in_TDATA_int[239:224]}};
        tmp_12_reg_1289_pp0_iter1_reg <= tmp_12_reg_1289;
        tmp_13_reg_1294 <= {{res_in_TDATA_int[127:112]}};
        tmp_13_reg_1294_pp0_iter1_reg <= tmp_13_reg_1294;
        tmp_14_reg_1299 <= {{res_in_TDATA_int[255:240]}};
        tmp_14_reg_1299_pp0_iter1_reg <= tmp_14_reg_1299;
        tmp_16_reg_1347 <= {{phase0_V_q0[31:16]}};
        tmp_17_reg_1352 <= {{toneinc_V_q0[31:16]}};
        tmp_19_reg_1357 <= {{phase0_V_q0[47:32]}};
        tmp_1_reg_1229 <= {{res_in_TDATA_int[143:128]}};
        tmp_1_reg_1229_pp0_iter1_reg <= tmp_1_reg_1229;
        tmp_20_reg_1362 <= {{toneinc_V_q0[47:32]}};
        tmp_22_reg_1367 <= {{phase0_V_q0[63:48]}};
        tmp_23_reg_1372 <= {{toneinc_V_q0[63:48]}};
        tmp_25_reg_1377 <= {{phase0_V_q0[79:64]}};
        tmp_26_reg_1382 <= {{toneinc_V_q0[79:64]}};
        tmp_28_reg_1387 <= {{phase0_V_q0[95:80]}};
        tmp_29_reg_1392 <= {{toneinc_V_q0[95:80]}};
        tmp_2_reg_1234 <= {{res_in_TDATA_int[31:16]}};
        tmp_2_reg_1234_pp0_iter1_reg <= tmp_2_reg_1234;
        tmp_31_reg_1397 <= {{phase0_V_q0[111:96]}};
        tmp_32_reg_1402 <= {{toneinc_V_q0[111:96]}};
        tmp_34_reg_1407 <= {{phase0_V_q0[127:112]}};
        tmp_35_reg_1412 <= {{toneinc_V_q0[127:112]}};
        tmp_3_reg_1239 <= {{res_in_TDATA_int[159:144]}};
        tmp_3_reg_1239_pp0_iter1_reg <= tmp_3_reg_1239;
        tmp_4_reg_1244 <= {{res_in_TDATA_int[47:32]}};
        tmp_4_reg_1244_pp0_iter1_reg <= tmp_4_reg_1244;
        tmp_5_reg_1249 <= {{res_in_TDATA_int[175:160]}};
        tmp_5_reg_1249_pp0_iter1_reg <= tmp_5_reg_1249;
        tmp_6_reg_1254 <= {{res_in_TDATA_int[63:48]}};
        tmp_6_reg_1254_pp0_iter1_reg <= tmp_6_reg_1254;
        tmp_7_reg_1259 <= {{res_in_TDATA_int[191:176]}};
        tmp_7_reg_1259_pp0_iter1_reg <= tmp_7_reg_1259;
        tmp_8_reg_1264 <= {{res_in_TDATA_int[79:64]}};
        tmp_8_reg_1264_pp0_iter1_reg <= tmp_8_reg_1264;
        tmp_9_reg_1269 <= {{res_in_TDATA_int[207:192]}};
        tmp_9_reg_1269_pp0_iter1_reg <= tmp_9_reg_1269;
        tmp_s_reg_1274 <= {{res_in_TDATA_int[95:80]}};
        tmp_s_reg_1274_pp0_iter1_reg <= tmp_s_reg_1274;
        trunc_ln203_reg_1224 <= trunc_ln203_fu_413_p1;
        trunc_ln203_reg_1224_pp0_iter1_reg <= trunc_ln203_reg_1224;
        trunc_ln703_1_reg_1342 <= trunc_ln703_1_fu_597_p1;
        trunc_ln703_reg_1337 <= trunc_ln703_fu_593_p1;
    end
end

always @ (*) begin
    if ((((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        accumulator_phases_V_ce0 = 1'b1;
    end else begin
        accumulator_phases_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accumulator_phases_V_ce1 = 1'b1;
    end else begin
        accumulator_phases_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        accumulator_phases_V_we1 = 1'b1;
    end else begin
        accumulator_phases_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (1'b1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

assign ap_reset_idle_pp0 = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_sig_allocacmp_acc_phases_V_load = tmp_36_fu_1027_p9;
    end else begin
        ap_sig_allocacmp_acc_phases_V_load = acc_phases_V;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_outtemp_user_V = add_ln214_fu_741_p2;
    end else begin
        ap_sig_allocacmp_outtemp_user_V = group_V;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp255))) begin
        grp_cmpy_fu_341_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_341_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp256))) begin
        grp_cmpy_fu_349_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_349_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp257))) begin
        grp_cmpy_fu_357_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_357_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp258))) begin
        grp_cmpy_fu_365_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_365_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp259))) begin
        grp_cmpy_fu_373_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_373_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp260))) begin
        grp_cmpy_fu_381_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_381_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp261))) begin
        grp_cmpy_fu_389_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_389_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp262))) begin
        grp_cmpy_fu_397_ap_ce = 1'b1;
    end else begin
        grp_cmpy_fu_397_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp127))) begin
        grp_phase_to_sincos_fu_269_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_269_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp128))) begin
        grp_phase_to_sincos_fu_278_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_278_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp129))) begin
        grp_phase_to_sincos_fu_287_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_287_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp130))) begin
        grp_phase_to_sincos_fu_296_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_296_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp131))) begin
        grp_phase_to_sincos_fu_305_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_305_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp132))) begin
        grp_phase_to_sincos_fu_314_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_314_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp133))) begin
        grp_phase_to_sincos_fu_323_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_323_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp134))) begin
        grp_phase_to_sincos_fu_332_ap_ce = 1'b1;
    end else begin
        grp_phase_to_sincos_fu_332_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phase0_V_ce0 = 1'b1;
    end else begin
        phase0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        res_in_TDATA_blk_n = res_in_TVALID_int;
    end else begin
        res_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_in_TVALID == 1'b1) & (regslice_reverse_res_in_data_iq_U_ack_in == 1'b1))) begin
        res_in_TREADY = 1'b1;
    end else begin
        res_in_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        res_in_TREADY_int = 1'b1;
    end else begin
        res_in_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter27 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter26 == 1'b1)))) begin
        res_out_TDATA_blk_n = res_out_TREADY_int;
    end else begin
        res_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        res_out_TVALID_int = 1'b1;
    end else begin
        res_out_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        toneinc_V_ce0 = 1'b1;
    end else begin
        toneinc_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign accumulator_phases_V_address0 = zext_ln544_fu_577_p1;

assign accumulator_phases_V_address1 = sext_ln544_fu_752_p1;

assign add_ln214_fu_741_p2 = (8'd1 + outtemp_user_V_reg_1304);

assign add_ln703_10_fu_962_p2 = (shl_ln703_s_fu_955_p3 + tmp_27_reg_1447);

assign add_ln703_11_fu_974_p2 = (shl_ln703_10_fu_967_p3 + tmp_27_reg_1447);

assign add_ln703_12_fu_986_p2 = (shl_ln703_11_fu_979_p3 + tmp_30_reg_1453);

assign add_ln703_13_fu_998_p2 = (shl_ln703_12_fu_991_p3 + tmp_30_reg_1453);

assign add_ln703_14_fu_1010_p2 = (shl_ln703_13_fu_1003_p3 + tmp_33_reg_1459);

assign add_ln703_15_fu_1022_p2 = (shl_ln703_14_fu_1015_p3 + tmp_33_reg_1459);

assign add_ln703_1_fu_854_p2 = (shl_ln703_1_fu_847_p3 + trunc_ln1265_reg_1417);

assign add_ln703_2_fu_866_p2 = (shl_ln703_2_fu_859_p3 + tmp_15_reg_1423);

assign add_ln703_3_fu_878_p2 = (shl_ln703_3_fu_871_p3 + tmp_15_reg_1423);

assign add_ln703_4_fu_890_p2 = (shl_ln703_4_fu_883_p3 + tmp_18_reg_1429);

assign add_ln703_5_fu_902_p2 = (shl_ln703_5_fu_895_p3 + tmp_18_reg_1429);

assign add_ln703_6_fu_914_p2 = (shl_ln703_6_fu_907_p3 + tmp_21_reg_1435);

assign add_ln703_7_fu_926_p2 = (shl_ln703_7_fu_919_p3 + tmp_21_reg_1435);

assign add_ln703_8_fu_938_p2 = (shl_ln703_8_fu_931_p3 + tmp_24_reg_1441);

assign add_ln703_9_fu_950_p2 = (shl_ln703_9_fu_943_p3 + tmp_24_reg_1441);

assign add_ln703_fu_842_p2 = (shl_ln_fu_835_p3 + trunc_ln1265_reg_1417);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter27 == 1'b1) & (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp127 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp128 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp129 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp130 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp131 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp132 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp133 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp134 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp255 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp256 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp257 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp258 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp259 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp260 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp261 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp262 = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter27 == 1'b1) & ((res_out_TREADY_int == 1'b0) | (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1))) | ((res_out_TREADY_int == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b1)) | ((res_in_TVALID_int == 1'b0) & (1'b1 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call97 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call100 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call110 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call113 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call123 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call126 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call136 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call139 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call149 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call152 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call58 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call61 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call71 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call74 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call84 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call87 = (res_in_TVALID_int == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call97 = (res_in_TVALID_int == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call97 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call100 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call110 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call113 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call123 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call126 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call136 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call139 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call149 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call152 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call58 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call61 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call71 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call74 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call84 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call87 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_block_state28_pp0_stage0_iter27_ignore_call97 = (regslice_forward_res_out_data_iq_U_apdone_blk == 1'b1);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call113 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call123 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call136 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call139 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call149 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call61 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call87 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

always @ (*) begin
    ap_rst_n_s_axi_clk_inv = ~ap_rst_n_s_axi_clk;
end

assign event_group_misalign = out_of_sync_reg_1312_pp0_iter26_reg;

assign grp_phase_to_sincos_fu_269_ap_start = grp_phase_to_sincos_fu_269_ap_start_reg;

assign grp_phase_to_sincos_fu_278_ap_start = grp_phase_to_sincos_fu_278_ap_start_reg;

assign grp_phase_to_sincos_fu_287_ap_start = grp_phase_to_sincos_fu_287_ap_start_reg;

assign grp_phase_to_sincos_fu_296_ap_start = grp_phase_to_sincos_fu_296_ap_start_reg;

assign grp_phase_to_sincos_fu_305_ap_start = grp_phase_to_sincos_fu_305_ap_start_reg;

assign grp_phase_to_sincos_fu_314_ap_start = grp_phase_to_sincos_fu_314_ap_start_reg;

assign grp_phase_to_sincos_fu_323_ap_start = grp_phase_to_sincos_fu_323_ap_start_reg;

assign grp_phase_to_sincos_fu_332_ap_start = grp_phase_to_sincos_fu_332_ap_start_reg;

assign out_of_sync_fu_571_p2 = ((ap_sig_allocacmp_outtemp_user_V != res_in_TUSER_int) ? 1'b1 : 1'b0);

assign phase0_V_address0 = zext_ln544_fu_577_p1;

assign res_out_TDATA_int = {{{{{{{{{{{{{{{{grp_cmpy_fu_397_ap_return_1}, {grp_cmpy_fu_389_ap_return_1}}, {grp_cmpy_fu_381_ap_return_1}}, {grp_cmpy_fu_373_ap_return_1}}, {grp_cmpy_fu_365_ap_return_1}}, {grp_cmpy_fu_357_ap_return_1}}, {grp_cmpy_fu_349_ap_return_1}}, {grp_cmpy_fu_341_ap_return_1}}, {grp_cmpy_fu_397_ap_return_0}}, {grp_cmpy_fu_389_ap_return_0}}, {grp_cmpy_fu_381_ap_return_0}}, {grp_cmpy_fu_373_ap_return_0}}, {grp_cmpy_fu_365_ap_return_0}}, {grp_cmpy_fu_357_ap_return_0}}, {grp_cmpy_fu_349_ap_return_0}}, {grp_cmpy_fu_341_ap_return_0}};

assign res_out_TLAST_int = ((outtemp_user_V_reg_1304_pp0_iter25_reg == 8'd255) ? 1'b1 : 1'b0);

assign res_out_TVALID = regslice_forward_res_out_data_iq_U_vld_out;

assign ret_V_fu_587_p2 = ($signed(9'd511) + $signed(zext_ln215_fu_584_p1));

assign sext_ln544_fu_752_p1 = $signed(ret_V_reg_1332);

assign shl_ln703_10_fu_967_p3 = {{tmp_29_reg_1392_pp0_iter2_reg}, {6'd0}};

assign shl_ln703_11_fu_979_p3 = {{tmp_31_reg_1397_pp0_iter2_reg}, {6'd0}};

assign shl_ln703_12_fu_991_p3 = {{tmp_32_reg_1402_pp0_iter2_reg}, {6'd0}};

assign shl_ln703_13_fu_1003_p3 = {{tmp_34_reg_1407_pp0_iter2_reg}, {6'd0}};

assign shl_ln703_14_fu_1015_p3 = {{tmp_35_reg_1412_pp0_iter2_reg}, {6'd0}};

assign shl_ln703_1_fu_847_p3 = {{trunc_ln703_1_reg_1342_pp0_iter2_reg}, {6'd0}};

assign shl_ln703_2_fu_859_p3 = {{tmp_16_reg_1347_pp0_iter2_reg}, {6'd0}};

assign shl_ln703_3_fu_871_p3 = {{tmp_17_reg_1352_pp0_iter2_reg}, {6'd0}};

assign shl_ln703_4_fu_883_p3 = {{tmp_19_reg_1357_pp0_iter2_reg}, {6'd0}};

assign shl_ln703_5_fu_895_p3 = {{tmp_20_reg_1362_pp0_iter2_reg}, {6'd0}};

assign shl_ln703_6_fu_907_p3 = {{tmp_22_reg_1367_pp0_iter2_reg}, {6'd0}};

assign shl_ln703_7_fu_919_p3 = {{tmp_23_reg_1372_pp0_iter2_reg}, {6'd0}};

assign shl_ln703_8_fu_931_p3 = {{tmp_25_reg_1377_pp0_iter2_reg}, {6'd0}};

assign shl_ln703_9_fu_943_p3 = {{tmp_26_reg_1382_pp0_iter2_reg}, {6'd0}};

assign shl_ln703_s_fu_955_p3 = {{tmp_28_reg_1387_pp0_iter2_reg}, {6'd0}};

assign shl_ln_fu_835_p3 = {{trunc_ln703_reg_1337_pp0_iter2_reg}, {6'd0}};

assign tmp_36_fu_1027_p9 = {{{{{{{{add_ln703_15_fu_1022_p2}, {add_ln703_13_fu_998_p2}}, {add_ln703_11_fu_974_p2}}, {add_ln703_9_fu_950_p2}}, {add_ln703_7_fu_926_p2}}, {add_ln703_5_fu_902_p2}}, {add_ln703_3_fu_878_p2}}, {add_ln703_1_fu_854_p2}};

assign toneinc_V_address0 = zext_ln544_fu_577_p1;

assign trunc_ln1265_fu_761_p1 = accumulator_phases_V_q0[21:0];

assign trunc_ln203_fu_413_p1 = res_in_TDATA_int[15:0];

assign trunc_ln703_1_fu_597_p1 = toneinc_V_q0[15:0];

assign trunc_ln703_fu_593_p1 = phase0_V_q0[15:0];

assign zext_ln215_fu_584_p1 = outtemp_user_V_reg_1304;

assign zext_ln544_fu_577_p1 = ap_sig_allocacmp_outtemp_user_V;

endmodule //resonator_dds
