15:22:45 DEBUG : Logs will be stored at '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/IDE.log'.
15:22:45 INFO  : Registering command handlers for Vitis TCF services
15:22:45 INFO  : Successfully done query RDI_DATADIR 
15:22:45 INFO  : Platform repository initialization has completed.
15:22:46 INFO  : plnx-install-location is set to ''
15:23:05 INFO  : Platform 'rsa_project_wrapper' is added to custom repositories.
15:23:28 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:23:48 DEBUG : Logs will be stored at '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/IDE.log'.
15:23:48 INFO  : Launching XSCT server: xsct -n  -interactive /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/temp_xsdb_launch_script.tcl
15:23:50 INFO  : XSCT server has started successfully.
15:23:50 INFO  : plnx-install-location is set to ''
15:23:50 INFO  : Successfully done setting XSCT server connection channel  
15:23:50 INFO  : Successfully done setting workspace for the tool. 
15:23:56 INFO  : Registering command handlers for Vitis TCF services
15:23:56 INFO  : Platform repository initialization has completed.
15:23:56 INFO  : Successfully done query RDI_DATADIR 
15:24:24 INFO  : Result from executing command 'getProjects': rsa_project_wrapper
15:24:24 INFO  : Result from executing command 'getPlatforms': rsa_project_wrapper|/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/rsa_project_wrapper.xpfm;xilinx_zcu102_base_202310_1|/esat/micas-data/software/Xilinx/vitis_2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/esat/micas-data/software/Xilinx/vitis_2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/esat/micas-data/software/Xilinx/vitis_2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:24:27 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:25:16 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:23 INFO  : 'jtag frequency' command is executed.
15:26:23 INFO  : Context for 'APU' is selected.
15:26:23 INFO  : System reset is completed.
15:26:26 INFO  : 'after 3000' command is executed.
15:26:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:26:29 INFO  : Device configured successfully with "/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:26:29 INFO  : Context for 'APU' is selected.
15:26:29 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
15:26:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:29 INFO  : Context for 'APU' is selected.
15:26:29 INFO  : Sourcing of '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:26:29 INFO  : 'ps7_init' command is executed.
15:26:29 INFO  : 'ps7_post_config' command is executed.
15:26:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:29 INFO  : The application '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:29 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:29 INFO  : 'con' command is executed.
15:26:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:29 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:29:49 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:30:08 INFO  : Disconnected from the channel tcfchan#3.
15:30:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:30:10 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:30:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:14 INFO  : 'jtag frequency' command is executed.
15:30:14 INFO  : Context for 'APU' is selected.
15:30:14 INFO  : System reset is completed.
15:30:17 INFO  : 'after 3000' command is executed.
15:30:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:30:20 INFO  : Device configured successfully with "/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:30:20 INFO  : Context for 'APU' is selected.
15:30:20 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
15:30:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:20 INFO  : Context for 'APU' is selected.
15:30:20 INFO  : Sourcing of '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:30:20 INFO  : 'ps7_init' command is executed.
15:30:20 INFO  : 'ps7_post_config' command is executed.
15:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:20 INFO  : The application '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:20 INFO  : 'con' command is executed.
15:30:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:30:20 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:41:35 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:42:16 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:42:31 INFO  : Disconnected from the channel tcfchan#5.
15:42:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:33 INFO  : 'jtag frequency' command is executed.
15:42:33 INFO  : Context for 'APU' is selected.
15:42:33 INFO  : System reset is completed.
15:42:36 INFO  : 'after 3000' command is executed.
15:42:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:42:38 INFO  : Device configured successfully with "/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:42:38 INFO  : Context for 'APU' is selected.
15:42:38 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
15:42:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:38 INFO  : Context for 'APU' is selected.
15:42:38 INFO  : Sourcing of '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:42:38 INFO  : 'ps7_init' command is executed.
15:42:38 INFO  : 'ps7_post_config' command is executed.
15:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:38 INFO  : The application '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:39 INFO  : 'con' command is executed.
15:42:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:42:39 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:44:42 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:45:11 INFO  : Disconnected from the channel tcfchan#7.
15:45:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:45:14 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:45:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:45:18 INFO  : 'jtag frequency' command is executed.
15:45:18 INFO  : Context for 'APU' is selected.
15:45:18 INFO  : System reset is completed.
15:45:21 INFO  : 'after 3000' command is executed.
15:45:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:45:23 INFO  : Device configured successfully with "/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:45:23 INFO  : Context for 'APU' is selected.
15:45:23 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
15:45:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:23 INFO  : Context for 'APU' is selected.
15:45:23 INFO  : Sourcing of '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:45:23 INFO  : 'ps7_init' command is executed.
15:45:23 INFO  : 'ps7_post_config' command is executed.
15:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:24 INFO  : The application '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:24 INFO  : 'con' command is executed.
15:45:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:24 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:46:26 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:46:40 INFO  : Disconnected from the channel tcfchan#9.
15:46:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:46:50 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:03 INFO  : 'jtag frequency' command is executed.
15:47:03 INFO  : Context for 'APU' is selected.
15:47:03 INFO  : System reset is completed.
15:47:06 INFO  : 'after 3000' command is executed.
15:47:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:47:09 INFO  : Device configured successfully with "/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:47:09 INFO  : Context for 'APU' is selected.
15:47:09 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
15:47:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:09 INFO  : Context for 'APU' is selected.
15:47:09 INFO  : Sourcing of '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:47:09 INFO  : 'ps7_init' command is executed.
15:47:09 INFO  : 'ps7_post_config' command is executed.
15:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:09 INFO  : The application '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:09 INFO  : 'con' command is executed.
15:47:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:47:09 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:47:39 INFO  : Checking for BSP changes to sync application flags for project 'sw_design'...
15:48:03 INFO  : Disconnected from the channel tcfchan#11.
15:48:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:04 INFO  : 'jtag frequency' command is executed.
15:48:04 INFO  : Context for 'APU' is selected.
15:48:04 INFO  : System reset is completed.
15:48:07 INFO  : 'after 3000' command is executed.
15:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:48:10 INFO  : Device configured successfully with "/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit"
15:48:10 INFO  : Context for 'APU' is selected.
15:48:10 INFO  : Hardware design and registers information is loaded from '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa'.
15:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:10 INFO  : Context for 'APU' is selected.
15:48:10 INFO  : Sourcing of '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl' is done.
15:48:10 INFO  : 'ps7_init' command is executed.
15:48:10 INFO  : 'ps7_post_config' command is executed.
15:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:10 INFO  : The application '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/bitstream/rsa_project_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/rsa_project_wrapper/export/rsa_project_wrapper/hw/rsa_project_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design/Debug/sw_design.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:10 INFO  : 'con' command is executed.
15:48:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:48:10 INFO  : Launch script is exported to file '/users/students/r0792566/Documents/DDP/SW_package/sw_project/project_sw/sw_design_system/_ide/scripts/debugger_sw_design-default.tcl'
15:51:31 INFO  : Disconnected from the channel tcfchan#13.
