-- all messages logged in file C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/impl1/reveal_error.log
-- Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/impl1/reveal_workspace/tmpreveal/Streamer_reveal_coretop.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Structures.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v' (VERI-1482)
C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v(24): INFO: compiling module 'Streamer' (VERI-1018)
C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Structures.v(25): INFO: elaborating module 'Structures' (VERI-9000)
C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v(1): INFO: elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_counter_v' (VERI-9000)
C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v(1): INFO: elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_uart_packets_v' (VERI-9000)
C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v(1): INFO: elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_controller_v' (VERI-9000)
C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v(1): INFO: elaborating module '$unit_c__users_reeve_git_uct_fpga_course_2022_projects_counter_registers_v' (VERI-9000)
C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Counter.v(105): INFO: elaborating module 'Streamer' (VERI-9000)
C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART_Packets.v(209): INFO: elaborating module 'UART_Packets_uniq_1' (VERI-9000)
C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Controller.v(124): INFO: elaborating module 'Controller_uniq_1' (VERI-9000)
C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/Registers.v(49): INFO: elaborating module 'Registers_uniq_1' (VERI-9000)
C:/Users/reeve/git/UCT-FPGA-Course-2022/Projects/Counter/UART.v(152): INFO: elaborating module 'UART_uniq_1' (VERI-9000)
ERROR: Failed to link signal 'UART_RxData:7': trace promoted but not in database 'UART_RxData'.
ERROR: Core Linker Failed.
