
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 3.14

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.30 source latency state[0]$_DFFE_PN0P_/CLK ^
  -0.30 target latency bit_index[1]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: tx$_DFFE_PN1P_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net14 (net)
                  0.05    0.00    0.72 ^ input9/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.14    0.15    0.87 ^ input9/X (sky130_fd_sc_hd__clkbuf_1)
                                         net10 (net)
                  0.14    0.00    0.87 ^ tx$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.87   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.19    0.30 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.12    0.00    0.30 ^ tx$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.30   clock reconvergence pessimism
                          0.17    0.47   library removal time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.87   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: data_in[7] (input port clocked by core_clock)
Endpoint: data_reg[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ data_in[7] (in)
                                         data_in[7] (net)
                  0.00    0.00    0.20 ^ input8/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.06    0.26 ^ input8/X (sky130_fd_sc_hd__clkbuf_1)
                                         net9 (net)
                  0.04    0.00    0.26 ^ _161_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.37 ^ _161_/X (sky130_fd_sc_hd__mux2_1)
                                         _016_ (net)
                  0.04    0.00    0.37 ^ data_reg[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.37   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.12    0.19    0.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.12    0.00    0.30 ^ data_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.02    0.28   library hold time
                                  0.28   data required time
-----------------------------------------------------------------------------
                                  0.28   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net14 (net)
                  0.05    0.00    0.72 ^ input9/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.14    0.15    0.87 ^ input9/X (sky130_fd_sc_hd__clkbuf_1)
                                         net10 (net)
                  0.14    0.00    0.87 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    21    0.10    0.16    0.21    1.08 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.16    0.01    1.09 ^ state[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.09   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.12    0.19    5.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.12    0.00    5.30 ^ state[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.30   clock reconvergence pessimism
                          0.21    5.51   library recovery time
                                  5.51   data required time
-----------------------------------------------------------------------------
                                  5.51   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  4.42   slack (MET)


Startpoint: clk_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.12    0.19    0.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.12    0.00    0.30 ^ clk_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     6    0.02    0.11    0.45    0.75 v clk_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_counter[0] (net)
                  0.11    0.00    0.75 v _182_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.21    0.97 v _182_/COUT (sky130_fd_sc_hd__ha_1)
                                         _090_ (net)
                  0.04    0.00    0.97 v _098_/D (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.47    0.36    1.33 ^ _098_/Y (sky130_fd_sc_hd__nor4_1)
                                         _055_ (net)
                  0.47    0.00    1.33 ^ _099_/B (sky130_fd_sc_hd__or2_0)
     3    0.01    0.15    0.23    1.56 ^ _099_/X (sky130_fd_sc_hd__or2_0)
                                         _056_ (net)
                  0.15    0.00    1.56 ^ _109_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.23    1.80 ^ _109_/X (sky130_fd_sc_hd__buf_2)
                                         _065_ (net)
                  0.17    0.00    1.80 ^ _140_/B1 (sky130_fd_sc_hd__o21ai_0)
     2    0.00    0.09    0.13    1.93 v _140_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _028_ (net)
                  0.09    0.00    1.93 v _148_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.12    0.16    2.09 ^ _148_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _007_ (net)
                  0.12    0.00    2.09 ^ clk_counter[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.09   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.19    5.30 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.12    0.00    5.30 ^ clk_counter[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.30   clock reconvergence pessimism
                         -0.07    5.24   library setup time
                                  5.24   data required time
-----------------------------------------------------------------------------
                                  5.24   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  3.14   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net14 (net)
                  0.05    0.00    0.72 ^ input9/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.14    0.15    0.87 ^ input9/X (sky130_fd_sc_hd__clkbuf_1)
                                         net10 (net)
                  0.14    0.00    0.87 ^ hold1/A (sky130_fd_sc_hd__buf_8)
    21    0.10    0.16    0.21    1.08 ^ hold1/X (sky130_fd_sc_hd__buf_8)
                                         net1 (net)
                  0.16    0.01    1.09 ^ state[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  1.09   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.12    0.19    5.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.12    0.00    5.30 ^ state[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
                          0.00    5.30   clock reconvergence pessimism
                          0.21    5.51   library recovery time
                                  5.51   data required time
-----------------------------------------------------------------------------
                                  5.51   data required time
                                 -1.09   data arrival time
-----------------------------------------------------------------------------
                                  4.42   slack (MET)


Startpoint: clk_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    0.11 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    13    0.04    0.12    0.19    0.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_0__leaf_clk (net)
                  0.12    0.00    0.30 ^ clk_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     6    0.02    0.11    0.45    0.75 v clk_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_counter[0] (net)
                  0.11    0.00    0.75 v _182_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.04    0.21    0.97 v _182_/COUT (sky130_fd_sc_hd__ha_1)
                                         _090_ (net)
                  0.04    0.00    0.97 v _098_/D (sky130_fd_sc_hd__nor4_1)
     3    0.01    0.47    0.36    1.33 ^ _098_/Y (sky130_fd_sc_hd__nor4_1)
                                         _055_ (net)
                  0.47    0.00    1.33 ^ _099_/B (sky130_fd_sc_hd__or2_0)
     3    0.01    0.15    0.23    1.56 ^ _099_/X (sky130_fd_sc_hd__or2_0)
                                         _056_ (net)
                  0.15    0.00    1.56 ^ _109_/A (sky130_fd_sc_hd__buf_2)
    10    0.03    0.17    0.23    1.80 ^ _109_/X (sky130_fd_sc_hd__buf_2)
                                         _065_ (net)
                  0.17    0.00    1.80 ^ _140_/B1 (sky130_fd_sc_hd__o21ai_0)
     2    0.00    0.09    0.13    1.93 v _140_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _028_ (net)
                  0.09    0.00    1.93 v _148_/A1 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.12    0.16    2.09 ^ _148_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _007_ (net)
                  0.12    0.00    2.09 ^ clk_counter[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.09   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_4)
     2    0.01    0.04    0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_0_clk (net)
                  0.04    0.00    5.11 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.12    0.19    5.30 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
                                         clknet_1_1__leaf_clk (net)
                  0.12    0.00    5.30 ^ clk_counter[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.30   clock reconvergence pessimism
                         -0.07    5.24   library setup time
                                  5.24   data required time
-----------------------------------------------------------------------------
                                  5.24   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                  3.14   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.0143241882324219

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6825

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.018120177090168

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8601

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_counter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: clk_counter[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.19    0.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.30 ^ clk_counter[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.45    0.75 v clk_counter[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.21    0.97 v _182_/COUT (sky130_fd_sc_hd__ha_1)
   0.36    1.33 ^ _098_/Y (sky130_fd_sc_hd__nor4_1)
   0.23    1.56 ^ _099_/X (sky130_fd_sc_hd__or2_0)
   0.23    1.80 ^ _109_/X (sky130_fd_sc_hd__buf_2)
   0.13    1.93 v _140_/Y (sky130_fd_sc_hd__o21ai_0)
   0.16    2.09 ^ _148_/Y (sky130_fd_sc_hd__o21ai_0)
   0.00    2.09 ^ clk_counter[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.09   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.11    5.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.19    5.30 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    5.30 ^ clk_counter[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.30   clock reconvergence pessimism
  -0.07    5.24   library setup time
           5.24   data required time
---------------------------------------------------------
           5.24   data required time
          -2.09   data arrival time
---------------------------------------------------------
           3.14   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: data_reg[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_reg[3]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.19    0.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.30 ^ data_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.36    0.66 ^ data_reg[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.77 ^ _157_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.77 ^ data_reg[3]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.77   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.11    0.11 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.19    0.30 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_4)
   0.00    0.30 ^ data_reg[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.30   clock reconvergence pessimism
  -0.02    0.28   library hold time
           0.28   data required time
---------------------------------------------------------
           0.28   data required time
          -0.77   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3004

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3027

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.0913

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
3.1447

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
150.370583

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.63e-04   6.59e-05   2.66e-10   3.29e-04  43.5%
Combinational          1.49e-04   1.45e-04   2.68e-10   2.94e-04  38.9%
Clock                  8.10e-05   5.30e-05   2.79e-11   1.34e-04  17.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.93e-04   2.64e-04   5.62e-10   7.57e-04 100.0%
                          65.1%      34.9%       0.0%
