module electric_machinery(strart,clk,pwm,turn);
input start,clk,turn;	//启动信号，时钟信号，转弯信号
output reg pwm;	//控制电机的pwm波

reg [2:0]count;

always@(posedge clk)
begin
	if(!start)
	begin	
		pwm<=0;
	end
	else if(turn)	//转弯时占空比调到25
	begin
		if(count==3)
		begin
			pwm<=1;
			count<=count+1;
		end
		else if(count==4)
		begin
			pwm<=0;
			count<=0;
		end
		else
		begin
			count<=count+1
		end
	end
	else		//不转弯，占空比50%
	begin
		begin
		if(count==1)
		begin
			pwm<=1;
			count<=count+1;
		end
		else if(count==2)
		begin
			pwm<=0;
			count<=0;
		end
		else
		begin
			count<=count+1
		end
	end