// Seed: 2505990172
`define pp_8 0
module module_0 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5,
    input logic id_6,
    output logic id_7
);
  type_14(
      1'b0, 1
  );
  assign id_7 = 1;
endmodule
