#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Aug 29 14:44:20 2023
# Process ID: 5740
# Current directory: C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/TCL
# Command line: vivado.exe -mode batch -source C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_00\DAC_Controller\DAC_Controller.tcl
# Log file: C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/TCL/vivado.log
# Journal file: C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/TCL\vivado.jou
#-----------------------------------------------------------
source {C:\Jeonghyun\GIT\RFSoC\RFSoC_Design_V1_1\IP_File_00\DAC_Controller\DAC_Controller.tcl}
# set project_name "DAC_Controller"
# set project_dir "C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller"
# create_project ${project_name} ${project_dir}/${project_name} -part xczu28dr-ffvg1517-2-e
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/DAC_Controller'
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/AXI2FIFO.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/DAC_Controller.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/GPO_Core.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/RFDC_Controller.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/RFDC_DDS.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/RTO_Core.sv}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_0/dds_compiler_0.xci}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_0/dds_compiler_0_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_0/dds_compiler_0_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_0/dds_compiler_0.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_0/dds_compiler_0_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_0/dds_compiler_0_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_0/dds_compiler_0.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_1/dds_compiler_1.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_1/dds_compiler_1_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_1/dds_compiler_1_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_1/dds_compiler_1.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_1/dds_compiler_1_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_1/dds_compiler_1_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_1/dds_compiler_1.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_10/dds_compiler_10.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_10/dds_compiler_10_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_10/dds_compiler_10_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_10/dds_compiler_10.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_10/dds_compiler_10_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_10/dds_compiler_10_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_10/dds_compiler_10.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_11/dds_compiler_11.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_11/dds_compiler_11_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_11/dds_compiler_11_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_11/dds_compiler_11.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_11/dds_compiler_11_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_11/dds_compiler_11_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_11/dds_compiler_11.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_12/dds_compiler_12.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_12/dds_compiler_12_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_12/dds_compiler_12_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_12/dds_compiler_12.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_12/dds_compiler_12_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_12/dds_compiler_12_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_12/dds_compiler_12.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_13/dds_compiler_13.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_13/dds_compiler_13_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_13/dds_compiler_13_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_13/dds_compiler_13.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_13/dds_compiler_13_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_13/dds_compiler_13_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_13/dds_compiler_13.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_14/dds_compiler_14.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_14/dds_compiler_14_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_14/dds_compiler_14_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_14/dds_compiler_14.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_14/dds_compiler_14_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_14/dds_compiler_14_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_14/dds_compiler_14.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_15/dds_compiler_15.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_15/dds_compiler_15_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_15/dds_compiler_15_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_15/dds_compiler_15.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_15/dds_compiler_15_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_15/dds_compiler_15_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_15/dds_compiler_15.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_2/dds_compiler_2.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_2/dds_compiler_2_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_2/dds_compiler_2_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_2/dds_compiler_2.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_2/dds_compiler_2_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_2/dds_compiler_2_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_2/dds_compiler_2.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_3/dds_compiler_3.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_3/dds_compiler_3_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_3/dds_compiler_3_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_3/dds_compiler_3.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_3/dds_compiler_3_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_3/dds_compiler_3_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_3/dds_compiler_3.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_4/dds_compiler_4.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_4/dds_compiler_4_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_4/dds_compiler_4_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_4/dds_compiler_4.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_4/dds_compiler_4_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_4/dds_compiler_4_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_4/dds_compiler_4.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_5/dds_compiler_5.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_5/dds_compiler_5_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_5/dds_compiler_5_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_5/dds_compiler_5.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_5/dds_compiler_5_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_5/dds_compiler_5_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_5/dds_compiler_5.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_6/dds_compiler_6.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_6/dds_compiler_6_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_6/dds_compiler_6_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_6/dds_compiler_6.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_6/dds_compiler_6_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_6/dds_compiler_6_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_6/dds_compiler_6.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_7/dds_compiler_7.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_7/dds_compiler_7_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_7/dds_compiler_7_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_7/dds_compiler_7.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_7/dds_compiler_7_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_7/dds_compiler_7_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_7/dds_compiler_7.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_8/dds_compiler_8.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_8/dds_compiler_8_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_8/dds_compiler_8_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_8/dds_compiler_8.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
CRITICAL WARNING: [Vivado 12-3645] Please note that adding or importing multiple files, one at a time, can be performance intensive.  Both add_files and import_files commands accept multiple files as input, and passing a collection of multiple files to a single add_files or import_files commands can offer significant performance improvement.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_8/dds_compiler_8_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_8/dds_compiler_8_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_8/dds_compiler_8.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_9/dds_compiler_9.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_9/dds_compiler_9_sim_netlist.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_9/dds_compiler_9_sim_netlist.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_9/dds_compiler_9.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_9/dds_compiler_9_stub.v}
CRITICAL WARNING: [filemgmt 20-1440] File 'c:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_9/dds_compiler_9_stub.v' already exists in the project as a part of sub-design file 'C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/dds_compiler_9/dds_compiler_9.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/fifo_generator_0/fifo_generator_0.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/fifo_generator_1/fifo_generator_1.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/fifo_generator_2/fifo_generator_2.xci}
# add_files -norecurse {C:/Jeonghyun/GIT/RFSoC/RFSoC_Design_V1_1/IP_File_00/DAC_Controller/fifo_generator_3/fifo_generator_3.xci}
# set boardpath {C:/Xilinx/Vivado/2020.2/data/boards/board_files}
# set_param board.repoPaths [list $boardpath]
# set_property BOARD_PART xilinx.com:zcu111:part0:1.4 [current_project]
INFO: [Common 17-206] Exiting Vivado at Tue Aug 29 14:44:32 2023...
