# FPGA Digital Logic Development

This repository documents a series of FPGA projects demonstrating combinational and sequential circuit design using Verilog.

## Overview
- Completed as part of the Digital Logic Design Laboratory at Rutgers University.
- Implemented and verified digital subsystems on FPGA hardware.

## Circuits Implemented
- SR Latch and D Flip-Flop  
- 4-bit ALU  
- Gray Encoder/Decoder  
- Traffic Light Finite State Machine (FSM)

## Tools and Hardware
- Xilinx Vivado for simulation and synthesis  
- Nexys A7 FPGA development board  
- 74LS-series ICs for discrete hardware verification

## Results
- Synthesized Verilog designs and validated logic timing.
- Observed accurate functional behavior on FPGA with LED output mapping.

## Documentation
Circuit photos, waveform screenshots, and lab notes:  
- [Analysis and Synthesis of Combinational Circuits](https://drive.google.com/drive/folders/1IcLtRo4pKcjmB5rWJbaThALg33e3iViB?usp=sharing)
- [Combinational MSI Circuits](https://drive.google.com/drive/folders/1yJc5sxev6Z9WxgeBPwBjirGUBuwn75bn?usp=sharing)
- [A Simple 4-bit Arithmetic Logic Unit (ALU)](https://drive.google.com/drive/folders/1BboA7vqmc9PLh8ULmRHdiN9DzwVyweiC?usp=sharing)
- [Sequential Circuits](https://drive.google.com/drive/folders/1lTAlExlYkUNkJvYEUS6vx6oOv6aQy52C?usp=sharing)
- [Traffic Signal State Machine](https://drive.google.com/drive/folders/1G8MRgur5YV49ZL5u6zJo3qWZNcEfOXZ2?usp=sharing)

## Author
Created by **Seth Caskey** â€” 2024.
