// Seed: 2806031404
program module_0 (
    input  tri  id_0,
    output tri0 id_1
);
  assign id_1 = 1;
endprogram
module module_1 #(
    parameter id_14 = 32'd4
) (
    input uwire id_0,
    output tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    output logic id_4,
    input tri0 id_5,
    input tri id_6,
    input tri0 id_7,
    output tri id_8,
    input wor id_9,
    input tri0 id_10,
    input supply1 id_11
    , id_21, id_22, id_23,
    input tri0 id_12,
    input wire id_13,
    input tri0 _id_14,
    output wire id_15,
    input wor id_16,
    input wire id_17,
    output tri1 id_18,
    output logic id_19
);
  assign id_21[-1] = 1 ? id_17 : 1;
  always id_4 = -1 && id_21;
  logic [7:0][id_14 : -1] id_24;
  reg id_25, id_26;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_0 = 0;
  initial
    foreach (id_27)
      if (1);
      else id_19 <= -1;
  assign id_4 = id_5;
  always id_25 <= 1;
endmodule
