[{"DBLP title": "A self-consistent model to estimate NBTI degradation and a comprehensive on-line system lifetime enhancement technique.", "DBLP authors": ["Georgios Karakonstantis", "Charles Augustine", "Kaushik Roy"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560240", "OA papers": [{"PaperId": "https://openalex.org/W2168429160", "PaperTitle": "A self-consistent model to estimate NBTI degradation and a comprehensive on-line system lifetime enhancement technique", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Georgios Karakonstantis", "Charles Augustine", "Kaushik Roy"]}]}, {"DBLP title": "Predictive error detection by on-line aging monitoring.", "DBLP authors": ["Julio C\u00e9sar V\u00e1zquez", "V\u00edctor H. Champac", "Adriel Ziesemer", "Ricardo Reis", "Jorge Semi\u00e3o", "Isabel C. Teixeira", "Marcelino B. Santos", "Jo\u00e3o Paulo Teixeira"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560241", "OA papers": [{"PaperId": "https://openalex.org/W2171805009", "PaperTitle": "Predictive error detection by on-line aging monitoring", "Year": 2010, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"National Institute of Astrophysics, Optics and Electronics": 1.5, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 4.5, "Federal University of Rio Grande do Sul": 1.5, "University of Algarve": 0.5}, "Authors": ["J. G. Panduro Vazquez", "Victor Champac", "Adriel Ziesemer", "Rui L. Reis", "Jorge Semi\u00e3o", "Isabel C. Teixeira", "Maria Jos\u00e9 Santos", "Jos\u00e9 A. Teixeira"]}]}, {"DBLP title": "Temperature dependence of NBTI induced delay.", "DBLP authors": ["Seyab Khan", "Said Hamdioui"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560238", "OA papers": [{"PaperId": "https://openalex.org/W2081382200", "PaperTitle": "Temperature dependence of NBTI induced delay", "Year": 2010, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Delft University of Technology": 2.0}, "Authors": ["Seyab Khan", "Said Hamdioui"]}]}, {"DBLP title": "Aging test strategy and adaptive test scheduling for SoC failure prediction.", "DBLP authors": ["Hyunbean Yi", "Tomokazu Yoneda", "Michiko Inoue", "Yasuo Sato", "Seiji Kajihara", "Hideo Fujiwara"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560239", "OA papers": [{"PaperId": "https://openalex.org/W2021392744", "PaperTitle": "Aging test strategy and adaptive test scheduling for SoC failure prediction", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Nara Institute of Science and Technology": 4.0, "Kyusyu Institute of Technology (KIT), Iizuka, Japan": 2.0}, "Authors": ["Hyunbean Yi", "Tomokazu Yoneda", "Michiko Inoue", "Yasuo Sato", "Seiji Kajihara", "Hideo Fujiwara"]}]}, {"DBLP title": "Analysis of root causes of alpha sensitivity variations on microprocessors manufactured using different cell layouts.", "DBLP authors": ["Paolo Rech", "Michelangelo Grosso", "Fabio Melchiori", "Domenico Loparco", "Davide Appello", "Luigi Dilillo", "Alessandro Paccagnella", "Matteo Sonza Reorda"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560236", "OA papers": [{"PaperId": "https://openalex.org/W2125669129", "PaperTitle": "Analysis of root causes of alpha sensitivity variations on microprocessors manufactured using different cell layouts", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0, "Polytechnic University of Turin": 2.0, "STMicroelectronics (Italy)": 3.0, "University of Padua": 1.0}, "Authors": ["Paolo Rech", "Maurizio Grosso", "Fabio Melchiori", "D. Loparco", "D. Appello", "Luigi Dilillo", "Alessandro Paccagnella", "M. Sonza Reorda"]}]}, {"DBLP title": "Evaluating transient-fault effects on traditional C-element's implementations.", "DBLP authors": ["Rodrigo Possamai Bastos", "Gilles Sicard", "Fernanda Lima Kastensmidt", "Marc Renaudin", "Ricardo Reis"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560237", "OA papers": [{"PaperId": "https://openalex.org/W2071454715", "PaperTitle": "Evaluating transient-fault effects on traditional C-element's implementations", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Federal University of Rio Grande do Sul": 2.333333333333333, "Grenoble Institute of Technology": 0.8333333333333333, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 0.8333333333333333, "ProbaYes (France)": 1.0}, "Authors": ["Rodrigo Possamai Bastos", "Gilles Sicard", "Fernanda Lima Kastensmidt", "Marc Renaudin", "Ricardo Reis"]}]}, {"DBLP title": "Probabilistic methods for the impact of an SET in combinational logic.", "DBLP authors": ["Sreenivas Gangadhar", "Spyros Tragoudas"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560234", "OA papers": [{"PaperId": "https://openalex.org/W2155918749", "PaperTitle": "Probabilistic methods for the impact of an SET in combinational logic", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Sreenivas Gangadhar", "Spyros Tragoudas"]}]}, {"DBLP title": "Analysis of on-line self-testing policies for real-time embedded multiprocessors in DSM technologies.", "DBLP authors": ["Olivier H\u00e9ron", "Julien Guilhemsang", "Nicolas Ventroux", "Alain Giulieri"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560235", "OA papers": [{"PaperId": "https://openalex.org/W2121690606", "PaperTitle": "Analysis of on-line self-testing policies for real-time embedded multiprocessors in DSM technologies", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"CEA LIST": 3.0, "Universit\u00e9 C\u00f4te d'Azur": 1.0}, "Authors": ["Olivier Heron", "Julien Guilhemsang", "Nicolas Ventroux", "Alain Giulieri"]}]}, {"DBLP title": "Distributed online software monitoring of manycore architectures.", "DBLP authors": ["Etienne Faure", "Mounir Benabdenbi", "Fran\u00e7ois P\u00eacheux"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560232", "OA papers": [{"PaperId": "https://openalex.org/W2048658790", "PaperTitle": "Distributed online software monitoring of manycore architectures", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Sorbonne University": 2.0, "Grenoble Institute of Technology": 1.0}, "Authors": ["Etienne Faure", "Mounir Benabdenbi", "Fran\u00e7ois P\u00eacheux"]}]}, {"DBLP title": "SBST for on-line detection of hard faults in multiprocessor applications under energy constraints.", "DBLP authors": ["Andreas Merentitis", "Dionisis Margaris", "Nektarios Kranitis", "Antonis M. Paschalis", "Dimitris Gizopoulos"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560233", "OA papers": [{"PaperId": "https://openalex.org/W2021719727", "PaperTitle": "SBST for on-line detection of hard faults in multiprocessor applications under energy constraints", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National and Kapodistrian University of Athens": 4.0, "University of Piraeus": 1.0}, "Authors": ["Andreas Merentitis", "Dionisis Margaris", "N. Kranitis", "Antonis Paschalis", "Dimitris Gizopoulos"]}]}, {"DBLP title": "An analog VLSI multilayer perceptron and its application towards built-in self-test in analog circuits.", "DBLP authors": ["Dzmitry Maliuk", "Haralampos-G. D. Stratigopoulos", "Yiorgos Makris"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560230", "OA papers": [{"PaperId": "https://openalex.org/W2018166235", "PaperTitle": "An analog VLSI multilayer perceptron and its application towards built-in self-test in analog circuits", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Yale University": 2.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 0.5, "Grenoble Institute of Technology": 0.5}, "Authors": ["Dzmitry Maliuk", "Haralampos-G. Stratigopoulos", "Yiorgos Makris"]}]}, {"DBLP title": "Built-in performance monitoring of mixed-signal/RF front ends using real-time parameter estimation.", "DBLP authors": ["Shyam Kumar Devarakond", "Shreyas Sen", "Aritra Banerjee", "Vishwanath Natarajan", "Abhijit Chatterjee"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560231", "OA papers": [{"PaperId": "https://openalex.org/W2171462217", "PaperTitle": "Built-in performance monitoring of mixed-signal/RF front ends using real-time parameter estimation", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["Shyam Kumar Devarakond", "Shreyas Sen", "Aritra Banerjee", "V. Natarajan", "Abhijit Chatterjee"]}]}, {"DBLP title": "Wavelet analysis of measurements for on-line testing analog & mixed-signal circuits.", "DBLP authors": ["Michael G. Dimopoulos", "Alexios Spyronasios", "Alkis A. Hatzopoulos"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560228", "OA papers": [{"PaperId": "https://openalex.org/W2113231297", "PaperTitle": "Wavelet analysis of measurements for on-line testing analog &amp; mixed-signal circuits", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Alexander Technological Educational Institute of Thessaloniki": 1.0, "Aristotle University of Thessaloniki": 2.0}, "Authors": ["Michael G. Dimopoulos", "A.D. Spyronasios", "Alkis A. Hatzopoulos"]}]}, {"DBLP title": "A framework to support the design of COTS-based reliable space computers for on-board data handling.", "DBLP authors": ["Salvatore Campagna", "Massimo Violante"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560229", "OA papers": [{"PaperId": "https://openalex.org/W2152713935", "PaperTitle": "A framework to support the design of COTS-based reliable space computers for on-board data handling", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic University of Turin": 2.0}, "Authors": ["Sebastiano Campagna", "Massimo Violante"]}]}, {"DBLP title": "Checkpointing virtual machines against transient errors.", "DBLP authors": ["Long Wang", "Zbigniew Kalbarczyk", "Ravishankar K. Iyer", "Arun Iyengar"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560226", "OA papers": [{"PaperId": "https://openalex.org/W1990827342", "PaperTitle": "Checkpointing virtual machines against transient errors", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "IBM (United States)": 1.0}, "Authors": ["Long Wang", "Zbigniew Kalbarczyk", "Ravishankar K. Iyer", "Arun Iyengar"]}]}, {"DBLP title": "Qualification and relifing testing for space applications applied to the agilent G-Link components.", "DBLP authors": ["Michel Pignol", "Florence Malou", "Corinne Aicardi"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560227", "OA papers": [{"PaperId": "https://openalex.org/W2150587548", "PaperTitle": "Qualification and relifing testing for space applications applied to the agilent G-Link components", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Centre National d'\u00c9tudes Spatiales": 3.0}, "Authors": ["Michel Pignol", "Florence Malou", "Corinne Aicardi"]}]}, {"DBLP title": "Configurable serial fault-tolerant link for communication in 3D integrated systems.", "DBLP authors": ["Vladimir Pasca", "Lorena Anghel", "Claudia Rusu", "Mounir Benabdenbi"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560225", "OA papers": [{"PaperId": "https://openalex.org/W1996816854", "PaperTitle": "Configurable serial fault-tolerant link for communication in 3D integrated systems", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 4.0}, "Authors": ["Vladimir Pasca", "Lorena Anghel", "Claudia Rusu", "Mounir Benabdenbi"]}]}, {"DBLP title": "RILM: Reconfigurable inter-layer routing mechanism for 3D multi-layer networks-on-chip.", "DBLP authors": ["Claudia Rusu", "Lorena Anghel", "Dimiter Avresky"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560222", "OA papers": [{"PaperId": "https://openalex.org/W2157403738", "PaperTitle": "RILM: Reconfigurable inter-layer routing mechanism for 3D multi-layer networks-on-chip", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 2.0, "Boston University": 1.0}, "Authors": ["Claudia Rusu", "Lorena Anghel", "Dimiter R. Avresky"]}]}, {"DBLP title": "An FPGA-based fail-soft system with adaptive reconfiguration.", "DBLP authors": ["Ryoji Noji", "Satoshi Fujie", "Yuki Yoshikawa", "Hideyuki Ichihara", "Tomoo Inoue"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560223", "OA papers": [{"PaperId": "https://openalex.org/W2061384194", "PaperTitle": "An FPGA-based fail-soft system with adaptive reconfiguration", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Hiroshima City University": 4.5, "Hitachi (Japan)": 0.5}, "Authors": ["Ryoji Noji", "Satoshi Fujie", "Yuki Yoshikawa", "Hideyuki Ichihara", "Tomoo Inoue"]}]}, {"DBLP title": "Cross-BIC architecture for single and multiple SEU detection enhancement in SRAM memories.", "DBLP authors": ["Sebasti\u00e0 A. Bota", "Gabriel Torrens", "Bartomeu Alorda", "Jaume Verd", "Jaume Segura"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560219", "OA papers": [{"PaperId": "https://openalex.org/W2084136997", "PaperTitle": "Cross-BIC architecture for single and multiple SEU detection enhancement in SRAM memories", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of the Balearic Islands": 5.0}, "Authors": ["Simona Bota", "G. Torrens", "Bartomeu Alorda", "Jaume Verd", "Julian Segura"]}]}, {"DBLP title": "Programmable restricted SEC codes to mask permanent faults in semiconductor memories.", "DBLP authors": ["Samuel Evain", "Yannick Bonhomme", "Valentin Gherman"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560216", "OA papers": [{"PaperId": "https://openalex.org/W1984719648", "PaperTitle": "Programmable restricted SEC codes to mask permanent faults in semiconductor memories", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"CEA LIST": 3.0}, "Authors": ["Samuel Evain", "Yannick Bonhomme", "Valentin Gherman"]}]}, {"DBLP title": "A bit level area aware cache-based architecture for memory repairs.", "DBLP authors": ["Nicholas Axelos", "Kiamal Z. Pekmestzi"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560217", "OA papers": [{"PaperId": "https://openalex.org/W2074814690", "PaperTitle": "A bit level area aware cache-based architecture for memory repairs", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Technical University of Athens": 2.0}, "Authors": ["Nicholas Axelos", "Kiamal Pekmestzi"]}]}, {"DBLP title": "A software-based self-test methodology for in-system testing of processor cache tag arrays.", "DBLP authors": ["George Theodorou", "Nektarios Kranitis", "Antonis M. Paschalis", "Dimitris Gizopoulos"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560214", "OA papers": [{"PaperId": "https://openalex.org/W2084098575", "PaperTitle": "A software-based self-test methodology for in-system testing of processor cache tag arrays", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National and Kapodistrian University of Athens": 3.0, "University of Piraeus": 1.0}, "Authors": ["George Theodorou", "N. Kranitis", "Antonis Paschalis", "Dimitris Gizopoulos"]}]}, {"DBLP title": "An on-line fault detection technique based on embedded debug features.", "DBLP authors": ["Michelangelo Grosso", "Matteo Sonza Reorda", "Marta Portela-Garc\u00eda", "Mario Garc\u00eda-Valderas", "Celia L\u00f3pez-Ongil", "Luis Entrena"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560215", "OA papers": [{"PaperId": "https://openalex.org/W1964365815", "PaperTitle": "An on-line fault detection technique based on embedded debug features", "Year": 2010, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Polytechnic University of Turin": 2.0, "Carlos III University of Madrid": 4.0}, "Authors": ["Maurizio Grosso", "M. Sonza Reorda", "Marta Portela-Garcia", "Mario Garcia-Valderas", "Celia Lopez-Ongil", "Luis Entrena"]}]}, {"DBLP title": "A partitioning approach to improve reconfigurable neuron-inspired online BIST.", "DBLP authors": ["Ali Shahabi", "S. Behdad Hosseini", "Hasan Sohofi", "Zainalabedin Navabi"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560212", "OA papers": [{"PaperId": "https://openalex.org/W2120546423", "PaperTitle": "A partitioning approach to improve reconfigurable neuron-inspired online BIST", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Tehran": 4.0}, "Authors": ["Ali Shahabi", "S. Behdad Hosseini", "Hassan Sohofi", "Zainalabedin Navabi"]}]}, {"DBLP title": "Selecting state variables for improved on-line testability through output response comparison of identical circuits.", "DBLP authors": ["Irith Pomeranz", "Sudhakar M. Reddy"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560213", "OA papers": [{"PaperId": "https://openalex.org/W2102151108", "PaperTitle": "Selecting state variables for improved on-line testability through output response comparison of identical circuits", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 1.0, "University of Iowa": 1.0}, "Authors": ["Irith Pomeranz", "Sudhakar M. Reddy"]}]}, {"DBLP title": "Evaluation of concurrent error detection techniques on the advanced encryption standard.", "DBLP authors": ["Kaouthar Bousselam", "Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560196", "OA papers": [{"PaperId": "https://openalex.org/W2045353765", "PaperTitle": "Evaluation of concurrent error detection techniques on the advanced encryption standard", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Montpellier": 2.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.0}, "Authors": ["Kaouthar Bousselam", "Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"]}]}, {"DBLP title": "Key randomization using a power analysis resistant deterministic random bit generator.", "DBLP authors": ["Paul Duplys", "Eberhard B\u00f6hl", "Wolfgang Rosenstiel"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560197", "OA papers": [{"PaperId": "https://openalex.org/W1998483137", "PaperTitle": "Key randomization using a power analysis resistant deterministic random bit generator", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Robert Bosch (Germany)": 2.0}, "Authors": ["Paul Duplys", "Eberhard B\u00f6hl", "Wolfgang Rosenstiel"]}]}, {"DBLP title": "How to flip a bit?", "DBLP authors": ["Michel Agoyan", "Jean-Max Dutertre", "Amir-Pasha Mirbaha", "David Naccache", "Anne-Lise Ribotta", "Assia Tria"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560194", "OA papers": [{"PaperId": "https://openalex.org/W2108857396", "PaperTitle": "How to flip a bit?", "Year": 2010, "CitationCount": 61, "EstimatedCitation": 61, "Affiliations": {"CEA LETI": 2.0, "Mines Saint-\u00c9tienne": 3.0, "\u00c9cole Normale Sup\u00e9rieure - PSL": 1.0}, "Authors": ["Michel Agoyan", "Jean-Max Dutertre", "Amir-Pasha Mirbaha", "David Naccache", "Anne-Lise Ribotta", "Assia Tria"]}]}, {"DBLP title": "Robust FSMs for cryptographic devices resilient to strong fault injection attacks.", "DBLP authors": ["Zhen Wang", "Mark G. Karpovsky"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560195", "OA papers": [{"PaperId": "https://openalex.org/W1980613330", "PaperTitle": "Robust FSMs for cryptographic devices resilient to strong fault injection attacks", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Boston University": 2.0}, "Authors": ["Zhen Wang", "Mark G. Karpovsky"]}]}, {"DBLP title": "On-line detection of random voltage perturbations in buses with multiple-threshold receivers.", "DBLP authors": ["Michael N. Skoufis", "Spyros Tragoudas"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560192", "OA papers": [{"PaperId": "https://openalex.org/W1964874775", "PaperTitle": "On-line detection of random voltage perturbations in buses with multiple-threshold receivers", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Raytheon Technologies (United States)": 1.0, "Southern Illinois University Carbondale": 1.0}, "Authors": ["Michael N. Skoufis", "Spyros Tragoudas"]}]}, {"DBLP title": "Design of embedded constant weight code checkers based on averaging operations.", "DBLP authors": ["Steffen Tarnick"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560193", "OA papers": [{"PaperId": "https://openalex.org/W2009227407", "PaperTitle": "Design of embedded constant weight code checkers based on averaging operations", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"FBE-ASIC GmbH, Berlin, Germany": 1.0}, "Authors": ["Steffen Tarnick"]}]}, {"DBLP title": "On-line testing of bundled-data asynchronous handshake protocols.", "DBLP authors": ["Steffen Zeidler", "Alexandre V. Bystrov", "Milos Krstic", "Rolf Kraemer"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560190", "OA papers": [{"PaperId": "https://openalex.org/W2164924646", "PaperTitle": "On-line testing of bundled-data asynchronous handshake protocols", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Innovations for High Performance Microelectronics": 3.0, "Newcastle University": 1.0}, "Authors": ["Steffen Zeidler", "Alex Bystrov", "Milos Krstica", "Rolf Kraemer"]}]}, {"DBLP title": "Reducing the area overhead of TMR-systems by protecting specific signals.", "DBLP authors": ["Michael Augustin", "Michael G\u00f6ssel", "Rolf Kraemer"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560191", "OA papers": [{"PaperId": "https://openalex.org/W2000379092", "PaperTitle": "Reducing the area overhead of TMR-systems by protecting specific signals", "Year": 2010, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 1.0, "University of Potsdam": 1.0, "Innovations for High Performance Microelectronics": 1.0}, "Authors": ["M. Augustin", "Michael G\u00f6ssel", "Rolf Kraemer"]}]}, {"DBLP title": "Robust detection of soft errors using delayed capture methodology.", "DBLP authors": ["V. Prasanth", "Virendra Singh", "Rubin A. Parekhji"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560188", "OA papers": [{"PaperId": "https://openalex.org/W1999076355", "PaperTitle": "Robust detection of soft errors using delayed capture methodology", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Indian Institute of Science Bangalore": 1.5, "Texas Instruments (India)": 1.5}, "Authors": ["V Prasanth", "Virendra Singh", "Rubin A. Parekhji"]}]}, {"DBLP title": "Timing error tolerance in nanometer ICs.", "DBLP authors": ["Stefanos Valadimas", "Yiorgos Tsiatouhas", "Angela Arapoyanni"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560189", "OA papers": [{"PaperId": "https://openalex.org/W2001611266", "PaperTitle": "Timing error tolerance in nanometer ICs", "Year": 2010, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National and Kapodistrian University of Athens": 2.0, "University of Ioannina": 1.0}, "Authors": ["Stefanos Valadimas", "Yiorgos Tsiatouhas", "A. Arapoyanni"]}]}, {"DBLP title": "Error resilient video encoding using Block-Frame Checksums.", "DBLP authors": ["Joshua W. Wells", "Jayaram Natarajan", "Abhijit Chatterjee"], "year": 2010, "doi": "https://doi.org/10.1109/IOLTS.2010.5560186", "OA papers": [{"PaperId": "https://openalex.org/W2014939439", "PaperTitle": "Error resilient video encoding using Block-Frame Checksums", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Joshua J. Wells", "Jayaram Natarajan", "Abhijit Chatterjee"]}]}]