INFO: Applying HLS Y2K22 patch v1.2 for IP revision
@I [HLS-10] Running 'C:/Xilinx/Vivado_HLS/2015.4/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'dellc' on host 'huong' (Windows NT_amd64 version 6.2) on Thu Apr 10 14:34:37 +0700 2025
            in directory 'C:/HOC_TAP/System_C/mux_4to1'
@I [HLS-10] Opening project 'C:/HOC_TAP/System_C/mux_4to1/mux_4to1'.
@I [HLS-10] Adding design file 'mux_4to1.cpp' to the project
@I [HLS-10] Adding test bench file 'mux_4to1_tb.cpp' to the project
@I [HLS-10] Opening solution 'C:/HOC_TAP/System_C/mux_4to1/mux_4to1/solution1'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'mux_4to1.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 33.492 seconds; current memory usage: 93.3 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [SCA-201] Elaborating SystemC module 'mux_4to1'.
@I [SCA-201] Performing SystemC synthesis linting.
@I [SCA-201] Analyzing ports and processes.
@I [SCA-201] Process 'mux_4to1::process_mux' has no reset block.
@I [SCA-201] Module 'mux_4to1' has no clock port, it is a combinational module.
@I [HLS-10] Synthesizing SystemC module [ mux_4to1 ]
@I [HLS-10] Found SystemC process: 'mux_4to1_process_mux' 
@I [HLS-10] Synthesizing 'mux_4to1_process_mux' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'mux_4to1_process_mux' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 93.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'mux_4to1_process_mux' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 93.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'mux_4to1_process_mux' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'mux_4to1_process_mux'.
@I [HLS-111] Elapsed time: 0.022 seconds; current memory usage: 93.5 MB.
@I [HLS-10] Synthesizing 'mux_4to1' ...
@W [SYN-107] Renaming port name 'mux_4to1::mux_4to1/out' to 'mux_4to1::mux_4to1/out_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'mux_4to1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.064 seconds; current memory usage: 93.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'mux_4to1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.008 seconds; current memory usage: 93.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'mux_4to1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'mux_4to1/in0' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mux_4to1/in1' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mux_4to1/in2' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mux_4to1/in3' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mux_4to1/sel' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'mux_4to1/out_r' to 'ap_vld'.
@I [RTGEN-100] Finished creating RTL model for 'mux_4to1'.
@I [HLS-111] Elapsed time: 0.023 seconds; current memory usage: 93.9 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'mux_4to1'.
@I [WVHDL-304] Generating RTL VHDL for 'mux_4to1'.
@I [WVLOG-307] Generating RTL Verilog for 'mux_4to1'.
@I [HLS-112] Total elapsed time: 33.872 seconds; peak memory usage: 93.9 MB.
