 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Thu Nov 21 13:27:16 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0098    0.0056     0.5056 f                   
  tdi (net)                      6                 0.0000     0.5056 f                   
  U533/Z (BUFFD3BWP16P90CPD)             0.1318    0.0966 *   0.6022 f                   0.80
  dbg_datf_si[0] (net)           1                 0.0000     0.6022 f                   
  dbg_datf_si[0] (out)                   0.1318    0.0074 *   0.6096 f                   
  data arrival time                                           0.6096                     

  clock clock (rise edge)                          1.1880     1.1880                     
  clock network delay (ideal)                      0.0000     1.1880                     
  clock uncertainty                               -0.0700     1.1180                     
  output external delay                           -0.5000     0.6180                     
  data required time                                          0.6180                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6180                     
  data arrival time                                          -0.6096                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0084                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0057    0.0016     0.5016 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5016 f                   
  U301/ZN (AOI22D2BWP16P90CPDULVT)                      0.0087    0.0082 *   0.5098 r                   0.80
  n479 (net)                                    1                 0.0000     0.5098 r                   
  U295/ZN (ND2D2BWP16P90CPDULVT)                        0.0049    0.0053 *   0.5151 f                   0.80
  n256 (net)                                    1                 0.0000     0.5151 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0049    0.0001 *   0.5152 f                   0.80
  data arrival time                                                          0.5152                     

  clock clock (fall edge)                                         0.5940     0.5940                     
  clock network delay (ideal)                                     0.0000     0.5940                     
  clock uncertainty                                              -0.0700     0.5240                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5240 f                   
  library setup time                                             -0.0090     0.5150                     
  data required time                                                         0.5150                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5150                     
  data arrival time                                                         -0.5152                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0002                     


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5940     0.5940                     
  clock network delay (ideal)                                     0.0000     0.5940                     
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0400   0.0000   0.5940 f i           0.80
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0063   0.0390   0.6330 r               0.80
  n407 (net)                                    1                 0.0000     0.6330 r                   
  U294/Z (CKBD14BWP16P90CPDULVT)                        0.0215    0.0219 *   0.6550 r                   0.80
  tdo_enable (net)                              1                 0.0000     0.6550 r                   
  tdo_enable (out)                                      0.0225    0.0061 *   0.6611 r                   
  data arrival time                                                          0.6611                     

  clock clock (rise edge)                                         1.1880     1.1880                     
  clock network delay (ideal)                                     0.0000     1.1880                     
  clock uncertainty                                              -0.0700     1.1180                     
  output external delay                                          -0.5000     0.6180                     
  data required time                                                         0.6180                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6180                     
  data arrival time                                                         -0.6611                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0431                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0400   0.0000   0.0000 r i  0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0334   0.0844   0.0844 r 0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0844 r                  
  U300/ZN (INVD1BWP16P90CPD)                            0.0346    0.0354 *   0.1198 f                   0.80
  n392 (net)                                    8                 0.0000     0.1198 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0189    0.0225 *   0.1422 r                   0.80
  n219 (net)                                    3                 0.0000     0.1422 r                   
  U271/ZN (IND2D1BWP16P90CPD)                           0.0512    0.0409 *   0.1831 f                   0.80
  n217 (net)                                    7                 0.0000     0.1831 f                   
  U272/ZN (IND2D1BWP16P90CPD)                           0.0191    0.0216 *   0.2047 r                   0.80
  n141 (net)                                    2                 0.0000     0.2047 r                   
  U281/ZN (NR3SKPBD1BWP16P90CPD)                        0.0188    0.0203 *   0.2250 f                   0.80
  n143 (net)                                    1                 0.0000     0.2250 f                   
  U275/ZN (IAO21D1BWP16P90CPD)                          0.0239    0.0222 *   0.2472 r                   0.80
  n146 (net)                                    4                 0.0000     0.2472 r                   
  U274/Z (OA21D1BWP16P90CPD)                            0.0115    0.0293 *   0.2765 r                   0.80
  n459 (net)                                    1                 0.0000     0.2765 r                   
  U278/ZN (AOI21D2BWP16P90CPDULVT)                      0.0108    0.0071 *   0.2837 f                   0.80
  n458 (net)                                    1                 0.0000     0.2837 f                   
  U295/ZN (ND2D2BWP16P90CPDULVT)                        0.0051    0.0046 *   0.2883 r                   0.80
  n256 (net)                                    1                 0.0000     0.2883 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0051    0.0001 *   0.2884 r                   0.80
  data arrival time                                                          0.2884                     

  clock clock (fall edge)                                         0.5940     0.5940                     
  clock network delay (ideal)                                     0.0000     0.5940                     
  clock uncertainty                                              -0.0700     0.5240                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5240 f                   
  library setup time                                             -0.0049     0.5191                     
  data required time                                                         0.5191                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5191                     
  data arrival time                                                         -0.2884                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.2307                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 r                   
  tdi (in)                               0.0072    0.0042     0.5042 r                   
  tdi (net)                      6                 0.0000     0.5042 r                   
  U533/Z (BUFFD3BWP16P90CPD)             0.0976    0.0733 *   0.5775 r                   0.88
  dbg_datf_si[0] (net)           1                 0.0000     0.5775 r                   
  dbg_datf_si[0] (out)                   0.0976    0.0026 *   0.5801 r                   
  data arrival time                                           0.5801                     

  clock clock (rise edge)                          1.1880     1.1880                     
  clock network delay (ideal)                      0.0000     1.1880                     
  clock uncertainty                               -0.0100     1.1780                     
  output external delay                           -0.5000     0.6780                     
  data required time                                          0.6780                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6780                     
  data arrival time                                          -0.5801                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0979                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0041    0.0012     0.5012 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5012 f                   
  U301/ZN (AOI22D2BWP16P90CPDULVT)                      0.0068    0.0070 *   0.5083 r                   0.88
  n479 (net)                                    1                 0.0000     0.5083 r                   
  U295/ZN (ND2D2BWP16P90CPDULVT)                        0.0034    0.0039 *   0.5122 f                   0.88
  n256 (net)                                    1                 0.0000     0.5122 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0034    0.0000 *   0.5122 f                   0.88
  data arrival time                                                          0.5122                     

  clock clock (fall edge)                                         0.5940     0.5940                     
  clock network delay (ideal)                                     0.0000     0.5940                     
  clock uncertainty                                              -0.0100     0.5840                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5840 f                   
  library setup time                                             -0.0077     0.5763                     
  data required time                                                         0.5763                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5763                     
  data arrival time                                                         -0.5122                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0641                     


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5940     0.5940                     
  clock network delay (ideal)                                     0.0000     0.5940                     
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0600   0.0000   0.5940 f i           0.88
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0047   0.0325   0.6265 r               0.88
  n407 (net)                                    1                 0.0000     0.6265 r                   
  U294/Z (CKBD14BWP16P90CPDULVT)                        0.0176    0.0182 *   0.6447 r                   0.88
  tdo_enable (net)                              1                 0.0000     0.6447 r                   
  tdo_enable (out)                                      0.0176    0.0018 *   0.6464 r                   
  data arrival time                                                          0.6464                     

  clock clock (rise edge)                                         1.1880     1.1880                     
  clock network delay (ideal)                                     0.0000     1.1880                     
  clock uncertainty                                              -0.0100     1.1780                     
  output external delay                                          -0.5000     0.6780                     
  data required time                                                         0.6780                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6780                     
  data arrival time                                                         -0.6464                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0316                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0600   0.0000   0.0000 r i  0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0255   0.0695   0.0695 r 0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.0695 r                  
  U300/ZN (INVD1BWP16P90CPD)                            0.0239    0.0253 *   0.0948 f                   0.88
  n392 (net)                                    8                 0.0000     0.0948 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0135    0.0180 *   0.1128 r                   0.88
  n219 (net)                                    3                 0.0000     0.1128 r                   
  U271/ZN (IND2D1BWP16P90CPD)                           0.0328    0.0277 *   0.1405 f                   0.88
  n217 (net)                                    7                 0.0000     0.1405 f                   
  U272/ZN (IND2D1BWP16P90CPD)                           0.0131    0.0164 *   0.1569 r                   0.88
  n141 (net)                                    2                 0.0000     0.1569 r                   
  U281/ZN (NR3SKPBD1BWP16P90CPD)                        0.0137    0.0139 *   0.1709 f                   0.88
  n143 (net)                                    1                 0.0000     0.1709 f                   
  U275/ZN (IAO21D1BWP16P90CPD)                          0.0178    0.0175 *   0.1883 r                   0.88
  n146 (net)                                    4                 0.0000     0.1883 r                   
  U274/Z (OA21D1BWP16P90CPD)                            0.0088    0.0215 *   0.2098 r                   0.88
  n459 (net)                                    1                 0.0000     0.2098 r                   
  U278/ZN (AOI21D2BWP16P90CPDULVT)                      0.0075    0.0053 *   0.2152 f                   0.88
  n458 (net)                                    1                 0.0000     0.2152 f                   
  U295/ZN (ND2D2BWP16P90CPDULVT)                        0.0038    0.0039 *   0.2191 r                   0.88
  n256 (net)                                    1                 0.0000     0.2191 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0038    0.0000 *   0.2191 r                   0.88
  data arrival time                                                          0.2191                     

  clock clock (fall edge)                                         0.5940     0.5940                     
  clock network delay (ideal)                                     0.0000     0.5940                     
  clock uncertainty                                              -0.0100     0.5840                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5840 f                   
  library setup time                                             -0.0019     0.5821                     
  data required time                                                         0.5821                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5821                     
  data arrival time                                                         -0.2191                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.3630                     


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------
  clock clock (rise edge)                          0.0000     0.0000                     
  clock network delay (ideal)                      0.0000     0.0000                     
  input external delay                             0.5000     0.5000 f                   
  tdi (in)                               0.0137    0.0078     0.5078 f                   
  tdi (net)                      6                 0.0000     0.5078 f                   
  U533/Z (BUFFD3BWP16P90CPD)             0.1803    0.1339 *   0.6417 f                   0.72
  dbg_datf_si[0] (net)           1                 0.0000     0.6417 f                   
  dbg_datf_si[0] (out)                   0.1803    0.0137 *   0.6554 f                   
  data arrival time                                           0.6554                     

  clock clock (rise edge)                          1.1880     1.1880                     
  clock network delay (ideal)                      0.0000     1.1880                     
  clock uncertainty                               -0.0100     1.1780                     
  output external delay                           -0.5000     0.6780                     
  data required time                                          0.6780                     
  ----------------------------------------------------------------------------------------------------
  data required time                                          0.6780                     
  data arrival time                                          -0.6554                     
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                 0.0226                     


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  input external delay                                            0.5000     0.5000 f                   
  dbg_datm_so[0] (in)                                   0.0080    0.0023     0.5023 f                   
  dbg_datm_so[0] (net)                          1                 0.0000     0.5023 f                   
  U301/ZN (AOI22D2BWP16P90CPDULVT)                      0.0109    0.0106 *   0.5129 r                   0.72
  n479 (net)                                    1                 0.0000     0.5129 r                   
  U295/ZN (ND2D2BWP16P90CPDULVT)                        0.0063    0.0069 *   0.5197 f                   0.72
  n256 (net)                                    1                 0.0000     0.5197 f                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0063    0.0001 *   0.5198 f                   0.72
  data arrival time                                                          0.5198                     

  clock clock (fall edge)                                         0.5940     0.5940                     
  clock network delay (ideal)                                     0.0000     0.5940                     
  clock uncertainty                                              -0.0100     0.5840                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5840 f                   
  library setup time                                             -0.0121     0.5719                     
  data required time                                                         0.5719                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5719                     
  data arrival time                                                         -0.5198                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.0521                     


  Startpoint: i_img2_jtag_tap_tdo_enable_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                         0.5940     0.5940                     
  clock network delay (ideal)                                     0.0000     0.5940                     
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)   0.0700   0.0000   0.5940 f i           0.72
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)   0.0080   0.0534   0.6474 r               0.72
  n407 (net)                                    1                 0.0000     0.6474 r                   
  U294/Z (CKBD14BWP16P90CPDULVT)                        0.0261    0.0273 *   0.6747 r                   0.72
  tdo_enable (net)                              1                 0.0000     0.6747 r                   
  tdo_enable (out)                                      0.0292    0.0120 *   0.6867 r                   
  data arrival time                                                          0.6867                     

  clock clock (rise edge)                                         1.1880     1.1880                     
  clock network delay (ideal)                                     0.0000     1.1880                     
  clock uncertainty                                              -0.0100     1.1780                     
  output external delay                                          -0.5000     0.6780                     
  data required time                                                         0.6780                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.6780                     
  data arrival time                                                         -0.6867                     
  -------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                          -0.0087                     


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                         0.0000     0.0000                     
  clock network delay (ideal)                                     0.0000     0.0000                     
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)   0.0700   0.0000   0.0000 r i  0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)   0.0473   0.1354   0.1354 r 0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)    11   0.0000   0.1354 r                  
  U300/ZN (INVD1BWP16P90CPD)                            0.0494    0.0530 *   0.1884 f                   0.72
  n392 (net)                                    8                 0.0000     0.1884 f                   
  U270/ZN (NR2D1BWP16P90CPD)                            0.0271    0.0350 *   0.2234 r                   0.72
  n219 (net)                                    3                 0.0000     0.2234 r                   
  U271/ZN (IND2D1BWP16P90CPD)                           0.0753    0.0618 *   0.2852 f                   0.72
  n217 (net)                                    7                 0.0000     0.2852 f                   
  U272/ZN (IND2D1BWP16P90CPD)                           0.0273    0.0347 *   0.3199 r                   0.72
  n141 (net)                                    2                 0.0000     0.3199 r                   
  U281/ZN (NR3SKPBD1BWP16P90CPD)                        0.0267    0.0317 *   0.3515 f                   0.72
  n143 (net)                                    1                 0.0000     0.3515 f                   
  U275/ZN (IAO21D1BWP16P90CPD)                          0.0353    0.0338 *   0.3853 r                   0.72
  n146 (net)                                    4                 0.0000     0.3853 r                   
  U274/Z (OA21D1BWP16P90CPD)                            0.0164    0.0457 *   0.4310 r                   0.72
  n459 (net)                                    1                 0.0000     0.4310 r                   
  U278/ZN (AOI21D2BWP16P90CPDULVT)                      0.0140    0.0096 *   0.4406 f                   0.72
  n458 (net)                                    1                 0.0000     0.4406 f                   
  U295/ZN (ND2D2BWP16P90CPDULVT)                        0.0062    0.0059 *   0.4465 r                   0.72
  n256 (net)                                    1                 0.0000     0.4465 r                   
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)   0.0062    0.0001 *   0.4466 r                   0.72
  data arrival time                                                          0.4466                     

  clock clock (fall edge)                                         0.5940     0.5940                     
  clock network delay (ideal)                                     0.0000     0.5940                     
  clock uncertainty                                              -0.0100     0.5840                     
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)           0.0000     0.5840 f                   
  library setup time                                             -0.0023     0.5817                     
  data required time                                                         0.5817                     
  -------------------------------------------------------------------------------------------------------------------
  data required time                                                         0.5817                     
  data arrival time                                                         -0.4466                     
  -------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                0.1350                     


1
