$date
	Sat Sep 28 15:05:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module sl2_tb $end
$var wire 16 ! y [15:0] $end
$var reg 16 " a [15:0] $end
$scope module uut $end
$var wire 16 # a [15:0] $end
$var wire 16 $ y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1111111111111100 $
b1111111111111111 #
b1111111111111111 "
b1111111111111100 !
$end
#1
b1010111100110100 !
b1010111100110100 $
b1010101111001101 "
b1010101111001101 #
#2
