#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec  4 21:54:57 2018
# Process ID: 15096
# Current directory: C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11044 C:\Users\luisg\Desktop\Fall 2018\PIDcontroller_Verilog\PID\PID.xpr
# Log file: C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID/vivado.log
# Journal file: C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID/PID.xpr}
update_compile_order -fileset sources_1
close_project
create_project PID_Stable {C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable} -part xc7a35tcpg236-1
set_property simulator_language Verilog [current_project]
add_files -norecurse {{C:/Users/luisg/Desktop/Fall 2018/PID-Controller_Hayden/Final_Project.srcs/sources_1/new/der.v} {C:/Users/luisg/Desktop/Fall 2018/PID-Controller_Hayden/Final_Project.srcs/sources_1/new/derivative.v} {C:/Users/luisg/Desktop/Fall 2018/PID-Controller_Hayden/Final_Project.srcs/sources_1/new/main.v} {C:/Users/luisg/Desktop/Fall 2018/PID-Controller_Hayden/Final_Project.srcs/sources_1/new/proportional.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_project {C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID/PID.xpr}
update_compile_order -fileset sources_1
current_project PID_Stable
current_project PID
current_project PID_Stable
current_project PID
launch_simulation
source I_module.tcl
current_project PID_Stable
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0 -dir {c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip}
set_property -dict [list CONFIG.PortAWidth {4} CONFIG.PortBWidth {8} CONFIG.OutputWidthHigh {11}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files {{c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci}}]
update_compile_order -fileset sources_1
generate_target all [get_files  {{c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci}}]
catch { config_ip_cache -export [get_ips -all mult_gen_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci}}]
launch_runs -jobs 8 mult_gen_0_synth_1
wait_on_run mult_gen_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci}}] -directory {C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.ip_user_files} -ipstatic_source_dir {C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.cache/compile_simlib/modelsim} {questa=C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.cache/compile_simlib/questa} {riviera=C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.cache/compile_simlib/riviera} {activehdl=C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project PID
current_project PID_Stable
current_project PID
current_project PID_Stable
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_0 -dir {c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip}
set_property -dict [list CONFIG.A_Width {8} CONFIG.B_Width {8} CONFIG.Out_Width {8} CONFIG.Latency {1} CONFIG.B_Value {00000000}] [get_ips c_addsub_0]
generate_target {instantiation_template} [get_files {{c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}]
generate_target all [get_files  {{c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}]
catch { config_ip_cache -export [get_ips -all c_addsub_0] }
export_ip_user_files -of_objects [get_files {{c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}]
launch_runs -jobs 8 c_addsub_0_synth_1
wait_on_run c_addsub_0_synth_1
export_simulation -of_objects [get_files {{c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/c_addsub_0/c_addsub_0.xci}}] -directory {C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.ip_user_files} -ipstatic_source_dir {C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.cache/compile_simlib/modelsim} {questa=C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.cache/compile_simlib/questa} {riviera=C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.cache/compile_simlib/riviera} {activehdl=C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project PID
current_project PID_Stable
launch_simulation
source main.tcl
add_force {/main/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/main/error} -radix hex {1 0ns}
run 10 us
run all
run all
relaunch_sim
current_project PID
current_sim simulation_1
close_sim
close_project
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name c_addsub_2 -dir {c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip}
set_property -dict [list CONFIG.Component_Name {c_addsub_2} CONFIG.A_Width {12} CONFIG.B_Width {12} CONFIG.Out_Width {12} CONFIG.Latency {1} CONFIG.B_Value {000000000000}] [get_ips c_addsub_2]
generate_target {instantiation_template} [get_files {{c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/c_addsub_2/c_addsub_2.xci}}]
generate_target all [get_files  {{c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/c_addsub_2/c_addsub_2.xci}}]
catch { config_ip_cache -export [get_ips -all c_addsub_2] }
export_ip_user_files -of_objects [get_files {{c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/c_addsub_2/c_addsub_2.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/c_addsub_2/c_addsub_2.xci}}]
launch_runs -jobs 8 c_addsub_2_synth_1
wait_on_run c_addsub_2_synth_1
export_simulation -of_objects [get_files {{c:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.srcs/sources_1/ip/c_addsub_2/c_addsub_2.xci}}] -directory {C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.ip_user_files} -ipstatic_source_dir {C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.cache/compile_simlib/modelsim} {questa=C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.cache/compile_simlib/questa} {riviera=C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.cache/compile_simlib/riviera} {activehdl=C:/Users/luisg/Desktop/Fall 2018/PIDcontroller_Verilog/PID_Stable/PID_Stable.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_bp {C:/Users/luisg/Desktop/Fall 2018/PID-Controller_Hayden/Final_Project.srcs/sources_1/new/main.v} 39
add_bp {C:/Users/luisg/Desktop/Fall 2018/PID-Controller_Hayden/Final_Project.srcs/sources_1/new/main.v} 40
remove_bps -file {C:/Users/luisg/Desktop/Fall 2018/PID-Controller_Hayden/Final_Project.srcs/sources_1/new/main.v} -line 40
add_bp {C:/Users/luisg/Desktop/Fall 2018/PID-Controller_Hayden/Final_Project.srcs/sources_1/new/main.v} 40
remove_bps -file {C:/Users/luisg/Desktop/Fall 2018/PID-Controller_Hayden/Final_Project.srcs/sources_1/new/main.v} -line 39
remove_bps -file {C:/Users/luisg/Desktop/Fall 2018/PID-Controller_Hayden/Final_Project.srcs/sources_1/new/main.v} -line 40
add_bp {C:/Users/luisg/Desktop/Fall 2018/PID-Controller_Hayden/Final_Project.srcs/sources_1/new/main.v} 39
add_bp {C:/Users/luisg/Desktop/Fall 2018/PID-Controller_Hayden/Final_Project.srcs/sources_1/new/main.v} 40
close_sim
launch_simulation
