/*
 * Copyright (c) 2015-2020 The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef _DT_BINDINGS_CLK_MSM_GCC_8953_H
#define _DT_BINDINGS_CLK_MSM_GCC_8953_H

#define APC0_DROOP_DETECTOR_CLK_SRC		0
#define APC1_DROOP_DETECTOR_CLK_SRC		1
#define APSS_AHB_CLK_SRC			2
#define BB_CLK1					3
#define BB_CLK1_A				4
#define BB_CLK1_A_PIN				5
#define BB_CLK1_PIN				6
#define BB_CLK2					7
#define BB_CLK2_A				8
#define BB_CLK2_A_PIN				9
#define BB_CLK2_PIN				10
#define BIMC_A_CLK				11
#define BIMC_CLK				12
#define BIMC_MSMBUS_A_CLK			13
#define BIMC_MSMBUS_CLK				14
#define BIMC_USB_A_CLK				15
#define BIMC_USB_CLK				16
#define BIMC_WCNSS_A_CLK			17
#define BLSP1_QUP1_I2C_APPS_CLK_SRC		18
#define BLSP1_QUP1_SPI_APPS_CLK_SRC		19
#define BLSP1_QUP2_I2C_APPS_CLK_SRC		20
#define BLSP1_QUP2_SPI_APPS_CLK_SRC		21
#define BLSP1_QUP3_I2C_APPS_CLK_SRC		22
#define BLSP1_QUP3_SPI_APPS_CLK_SRC		23
#define BLSP1_QUP4_I2C_APPS_CLK_SRC		24
#define BLSP1_QUP4_SPI_APPS_CLK_SRC		25
#define BLSP1_UART1_APPS_CLK_SRC		26
#define BLSP1_UART2_APPS_CLK_SRC		27
#define BLSP2_QUP1_I2C_APPS_CLK_SRC		28
#define BLSP2_QUP1_SPI_APPS_CLK_SRC		29
#define BLSP2_QUP2_I2C_APPS_CLK_SRC		30
#define BLSP2_QUP2_SPI_APPS_CLK_SRC		31
#define BLSP2_QUP3_I2C_APPS_CLK_SRC		32
#define BLSP2_QUP3_SPI_APPS_CLK_SRC		33
#define BLSP2_QUP4_I2C_APPS_CLK_SRC		34
#define BLSP2_QUP4_SPI_APPS_CLK_SRC		35
#define BLSP2_UART1_APPS_CLK_SRC		36
#define BLSP2_UART2_APPS_CLK_SRC		37
#define BYTE0_CLK_SRC				38
#define BYTE1_CLK_SRC				39
#define CAMSS_GP0_CLK_SRC			40
#define CAMSS_GP1_CLK_SRC			41
#define CAMSS_TOP_AHB_CLK_SRC			42
#define CCI_CLK_SRC				43
#define CPP_CLK_SRC				44
#define CRYPTO_CLK_SRC				45
#define CSI0PHYTIMER_CLK_SRC			46
#define CSI0P_CLK_SRC				47
#define CSI0_CLK_SRC				48
#define CSI1PHYTIMER_CLK_SRC			49
#define CSI1P_CLK_SRC				50
#define CSI1_CLK_SRC				51
#define CSI2PHYTIMER_CLK_SRC			52
#define CSI2P_CLK_SRC				53
#define CSI2_CLK_SRC				54
#define DIV_CLK2				55
#define DIV_CLK2_A				56
#define ESC0_CLK_SRC				57
#define ESC1_CLK_SRC				58
#define EXT_BYTE0_CLK_SRC			59
#define EXT_BYTE1_CLK_SRC			60
#define EXT_PCLK0_CLK_SRC			61
#define EXT_PCLK1_CLK_SRC			62
#define GCC_APC0_DROOP_DETECTOR_GPLL0_CLK	63
#define GCC_APC1_DROOP_DETECTOR_GPLL0_CLK	64
#define GCC_APSS_AHB_CLK			65
#define GCC_APSS_AXI_CLK			66
#define GCC_APSS_TCU_ASYNC_CLK			67
#define GCC_BIMC_GFX_CLK			68
#define GCC_BIMC_GPU_CLK			69
#define GCC_BLSP1_AHB_CLK			70
#define GCC_BLSP1_QUP1_I2C_APPS_CLK		71
#define GCC_BLSP1_QUP1_SPI_APPS_CLK		72
#define GCC_BLSP1_QUP2_I2C_APPS_CLK		73
#define GCC_BLSP1_QUP2_SPI_APPS_CLK		74
#define GCC_BLSP1_QUP3_I2C_APPS_CLK		75
#define GCC_BLSP1_QUP3_SPI_APPS_CLK		76
#define GCC_BLSP1_QUP4_I2C_APPS_CLK		77
#define GCC_BLSP1_QUP4_SPI_APPS_CLK		78
#define GCC_BLSP1_UART1_APPS_CLK		79
#define GCC_BLSP1_UART2_APPS_CLK		80
#define GCC_BLSP2_AHB_CLK			81
#define GCC_BLSP2_QUP1_I2C_APPS_CLK		82
#define GCC_BLSP2_QUP1_SPI_APPS_CLK		83
#define GCC_BLSP2_QUP2_I2C_APPS_CLK		84
#define GCC_BLSP2_QUP2_SPI_APPS_CLK		85
#define GCC_BLSP2_QUP3_I2C_APPS_CLK		86
#define GCC_BLSP2_QUP3_SPI_APPS_CLK		87
#define GCC_BLSP2_QUP4_I2C_APPS_CLK		88
#define GCC_BLSP2_QUP4_SPI_APPS_CLK		89
#define GCC_BLSP2_UART1_APPS_CLK		90
#define GCC_BLSP2_UART2_APPS_CLK		91
#define GCC_BOOT_ROM_AHB_CLK			92
#define GCC_CAMSS_AHB_CLK			93
#define GCC_CAMSS_CCI_AHB_CLK			94
#define GCC_CAMSS_CCI_CLK			95
#define GCC_CAMSS_CPP_AHB_CLK			96
#define GCC_CAMSS_CPP_AXI_CLK			97
#define GCC_CAMSS_CPP_CLK			98
#define GCC_CAMSS_CSI0PHYTIMER_CLK		99
#define GCC_CAMSS_CSI0PHY_CLK			100
#define GCC_CAMSS_CSI0PIX_CLK			101
#define GCC_CAMSS_CSI0RDI_CLK			102
#define GCC_CAMSS_CSI0_AHB_CLK			103
#define GCC_CAMSS_CSI0_CLK			104
#define GCC_CAMSS_CSI0_CSIPHY_3P_CLK		105
#define GCC_CAMSS_CSI1PHYTIMER_CLK		106
#define GCC_CAMSS_CSI1PHY_CLK			107
#define GCC_CAMSS_CSI1PIX_CLK			108
#define GCC_CAMSS_CSI1RDI_CLK			109
#define GCC_CAMSS_CSI1_AHB_CLK			110
#define GCC_CAMSS_CSI1_CLK			111
#define GCC_CAMSS_CSI1_CSIPHY_3P_CLK		112
#define GCC_CAMSS_CSI2PHYTIMER_CLK		113
#define GCC_CAMSS_CSI2PHY_CLK			114
#define GCC_CAMSS_CSI2PIX_CLK			115
#define GCC_CAMSS_CSI2RDI_CLK			116
#define GCC_CAMSS_CSI2_AHB_CLK			117
#define GCC_CAMSS_CSI2_CLK			118
#define GCC_CAMSS_CSI2_CSIPHY_3P_CLK		119
#define GCC_CAMSS_CSI_VFE0_CLK			120
#define GCC_CAMSS_CSI_VFE1_CLK			121
#define GCC_CAMSS_GP0_CLK			122
#define GCC_CAMSS_GP1_CLK			123
#define GCC_CAMSS_ISPIF_AHB_CLK			124
#define GCC_CAMSS_JPEG0_CLK			125
#define GCC_CAMSS_JPEG_AHB_CLK			126
#define GCC_CAMSS_JPEG_AXI_CLK			127
#define GCC_CAMSS_MCLK0_CLK			128
#define GCC_CAMSS_MCLK1_CLK			129
#define GCC_CAMSS_MCLK2_CLK			130
#define GCC_CAMSS_MCLK3_CLK			131
#define GCC_CAMSS_MICRO_AHB_CLK			132
#define GCC_CAMSS_TOP_AHB_CLK			133
#define GCC_CAMSS_VFE0_CLK			134
#define GCC_CAMSS_VFE1_AHB_CLK			135
#define GCC_CAMSS_VFE1_AXI_CLK			136
#define GCC_CAMSS_VFE1_CLK			137
#define GCC_CAMSS_VFE_AHB_CLK			138
#define GCC_CAMSS_VFE_AXI_CLK			139
#define GCC_CPP_TBU_CLK				140
#define GCC_CRYPTO_AHB_CLK			141
#define GCC_CRYPTO_AXI_CLK			142
#define GCC_CRYPTO_CLK				143
#define GCC_DCC_CLK				144
#define GCC_GP1_CLK				145
#define GCC_GP2_CLK				146
#define GCC_GP3_CLK				147
#define GCC_JPEG_TBU_CLK			148
#define GCC_MDP_TBU_CLK				149
#define GCC_MDSS_AHB_CLK			150
#define GCC_MDSS_AXI_CLK			151
#define GCC_MDSS_BYTE0_CLK			152
#define GCC_MDSS_BYTE1_CLK			153
#define GCC_MDSS_ESC0_CLK			154
#define GCC_MDSS_ESC1_CLK			155
#define GCC_MDSS_MDP_CLK			156
#define GCC_MDSS_PCLK0_CLK			157
#define GCC_MDSS_PCLK1_CLK			158
#define GCC_MDSS_VSYNC_CLK			159
#define GCC_MSS_CFG_AHB_CLK			160
#define GCC_MSS_Q6_BIMC_AXI_CLK			161
#define GCC_OXILI_AHB_CLK			162
#define GCC_OXILI_AON_CLK			163
#define GCC_OXILI_GFX3D_CLK			164
#define GCC_OXILI_TIMER_CLK			165
#define GCC_PCNOC_USB3_AXI_CLK			166
#define GCC_PDM2_CLK				167
#define GCC_PDM_AHB_CLK				168
#define GCC_PRNG_AHB_CLK			169
#define GCC_QDSS_DAP_CLK			170
#define GCC_QUSB_REF_CLK			172
#define GCC_RBCPR_GFX_CLK			173
#define GCC_SDCC1_AHB_CLK			174
#define GCC_SDCC1_APPS_CLK			175
#define GCC_SDCC1_ICE_CORE_CLK			176
#define GCC_SDCC2_AHB_CLK			177
#define GCC_SDCC2_APPS_CLK			178
#define GCC_SMMU_CFG_CLK			179
#define GCC_USB30_MASTER_CLK			180
#define GCC_USB30_MOCK_UTMI_CLK			181
#define GCC_USB30_SLEEP_CLK			182
#define GCC_USB3_AUX_CLK			184
#define GCC_USB3_PIPE_CLK			186
#define GCC_USB_PHY_CFG_AHB_CLK			187
#define GCC_USB_SS_REF_CLK			188
#define GCC_VENUS0_AHB_CLK			189
#define GCC_VENUS0_AXI_CLK			190
#define GCC_VENUS0_CORE0_VCODEC0_CLK		191
#define GCC_VENUS0_VCODEC0_CLK			192
#define GCC_VENUS_TBU_CLK			193
#define GCC_VFE1_TBU_CLK			194
#define GCC_VFE_TBU_CLK				195
#define GFX3D_CLK_SRC				196
#define GP1_CLK_SRC				197
#define GP2_CLK_SRC				198
#define GP3_CLK_SRC				199
#define GPLL0_AO_CLK_SRC			200
#define GPLL0_EARLY				201
#define GPLL0					202
#define GPLL0_MAIN_DIV2_CCI_CLK_SRC		203
#define GPLL0_MAIN_DIV2_CLK_SRC			204
#define GPLL0_MAIN_DIV2_MM_CLK_SRC		205
#define GPLL0_MAIN_DIV2_USB3_CLK_SRC		206
#define GPLL0_MAIN_MOCK_CLK_SRC			207
#define GPLL2_CLK_SRC				208
#define GPLL2_OUT_MAIN_CLK_SRC			209
#define GPLL2_VCODEC_CLK_SRC			210
#define GPLL3_CLK_SRC				211
#define GPLL4_CLK_SRC				212
#define GPLL6_AUX_CLK_SRC			213
#define GPLL6_CLK_SRC				214
#define GPLL6_MAIN_CLK_SRC			215
#define GPLL6_MAIN_DIV2_CLK_SRC			216
#define GPLL6_MAIN_DIV2_GFX_CLK_SRC		217
#define GPLL6_MAIN_GFX_CLK_SRC			218
#define GPLL6_OUT_AUX_CLK_SRC			219
#define IPA_A_CLK				220
#define IPA_CLK					221
#define JPEG0_CLK_SRC				222
#define MCLK0_CLK_SRC				223
#define MCLK1_CLK_SRC				224
#define MCLK2_CLK_SRC				225
#define MCLK3_CLK_SRC				226
#define MDP_CLK_SRC				227
#define MDSS_MDP_VOTE_CLK			228
#define MDSS_ROTATOR_VOTE_CLK			229
#define PCLK0_CLK_SRC				230
#define PCLK1_CLK_SRC				231
#define PCNOC_A_CLK				232
#define PCNOC_CLK				233
#define PCNOC_KEEPALIVE_A_CLK			234
#define PCNOC_MSMBUS_A_CLK			235
#define PCNOC_MSMBUS_CLK			236
#define PCNOC_USB_A_CLK				237
#define PCNOC_USB_CLK				238
#define PDM2_CLK_SRC				239
#define QDSS_A_CLK				240
#define QDSS_CLK				241
#define RBCPR_GFX_CLK_SRC			242
#define RF_CLK2					243
#define RF_CLK2_A				244
#define RF_CLK3					245
#define RF_CLK3_A				246
#define SDCC1_APPS_CLK_SRC			247
#define SDCC1_ICE_CORE_CLK_SRC			248
#define SDCC2_APPS_CLK_SRC			249
#define SNOC_A_CLK				250
#define SNOC_CLK				251
#define SNOC_MSMBUS_A_CLK			252
#define SNOC_MSMBUS_CLK				253
#define SNOC_USB_A_CLK				254
#define SNOC_USB_CLK				255
#define SNOC_WCNSS_A_CLK			256
#define SYSMMNOC_A_CLK				257
#define SYSMMNOC_CLK				258
#define SYSMMNOC_MSMBUS_A_CLK			259
#define SYSMMNOC_MSMBUS_CLK			260
#define USB30_MASTER_CLK_SRC			261
#define USB30_MOCK_UTMI_CLK_SRC			262
#define USB3_AUX_CLK_SRC			263
#define USB3_PIPE_CLK_SRC			264
#define VCODEC0_CLK_SRC				265
#define VFE0_CLK_SRC				266
#define VFE1_CLK_SRC				267
#define VSYNC_CLK_SRC				268
#define XO_A_CLK_SRC				269
#define XO_CLK_SRC				270
#define XO_DWC3_CLK				271
#define XO_LPM_CLK				272
#define XO_PIL_LPASS_CLK			273
#define XO_PIL_MSS_CLK				274
#define XO_PIL_PRONTO_CLK			275
#define XO_PIPE_CLK_SRC				276
#define XO_WLAN_CLK				277

/* clock_debug controlled clocks */

#define A53SSMUX_CCI				278
#define A53SSMUX_PERF				279
#define A53SSMUX_PWR				280
#define A53_CCI_CLK				281
#define A53_PERF_CLK				282
#define A53_PWR_CLK				283
#define APC0_M_CLK				284
#define APC1_M_CLK				285
#define APCS_C0_PLL				286
#define APCS_C1_PLL				287
#define APCS_CCI_PLL				288
#define APCS_HF_PLL				289
#define APCS_HF_PLL_MAIN			290
#define APSS_DEBUG_PRI_MUX			291
#define AUDIO_AP_CLK				292
#define AUDIO_AP_CLK2				293
#define AUDIO_PMI_CLK				294
#define CCISSMUX				295
#define CCI_CLK					296
#define CCI_CPUSSMUX				297
#define CCI_M_CLK				298
#define CPU_DEBUG_PRI_MUX			299
#define DEBUG_CPU_CLK				300
#define GCC_DEBUG_MUX				301
#define PERF_CLK				302
#define PERF_CPUSSMUX				303
#define PWR_CLK					304
#define PWR_CPUSSMUX				305
#define WCNSS_M_CLK				306

/* External multimedia clocks */

#define DSI0PLL_BYTE_CLK_MUX			307
#define DSI0PLL_BYTE_CLK_SRC			308
#define DSI0PLL_N2_DIV_CLK			309
#define DSI0PLL_PIXEL_CLK_MUX			310
#define DSI0PLL_PIXEL_CLK_SRC			311
#define DSI0PLL_POST_N1_DIV_CLK			312
#define DSI0PLL_SHADOW_BYTE_CLK_SRC		313
#define DSI0PLL_SHADOW_PIXEL_CLK_SRC		314
#define DSI0PLL_VCO_CLK				315
#define DSI1PLL_BYTE_CLK_MUX			316
#define DSI1PLL_BYTE_CLK_SRC			317
#define DSI1PLL_N2_DIV_CLK			318
#define DSI1PLL_PIXEL_CLK_MUX			319
#define DSI1PLL_PIXEL_CLK_SRC			320
#define DSI1PLL_POST_N1_DIV_CLK			321
#define DSI1PLL_SHADOW_BYTE_CLK_SRC		322
#define DSI1PLL_SHADOW_PIXEL_CLK_SR		323
#define DSI1PLL_VCO_CLK				324
#define MDSS_DSI1_VCO_CLK_SRC			325

/* GCC block resets */
#define GCC_QUSB2_PHY_BCR			0
#define GCC_USB3_PHY_BCR			1
#define GCC_USB3PHY_PHY_BCR			2
#define GCC_USB_30_BCR				3
#define GCC_CAMSS_MICRO_BCR			4

/* GDSCs */
#define USB30_GDSC				0

#endif /* _DT_BINDINGS_CLK_MSM_GCC_8953_H */
