

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Mon Jan 22 09:45:12 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       solution18
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    14.886|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10825|  10825|  10825|  10825|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |  10823|  10823|        34|         26|          1|   416|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 26, D = 34, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 36 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 2 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_12), !map !7"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_11), !map !15"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_10), !map !21"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_9), !map !27"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_8), !map !33"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_7), !map !39"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_6), !map !45"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_5), !map !51"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_4), !map !57"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_3), !map !63"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_2), !map !69"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_1), !map !75"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([416 x float]* %max_pool_1_out_0), !map !81"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1664 x float]* %conv_1_out_12), !map !87"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1664 x float]* %conv_1_out_11), !map !94"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1664 x float]* %conv_1_out_10), !map !100"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1664 x float]* %conv_1_out_9), !map !106"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1664 x float]* %conv_1_out_8), !map !112"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1664 x float]* %conv_1_out_7), !map !118"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1664 x float]* %conv_1_out_6), !map !124"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1664 x float]* %conv_1_out_5), !map !130"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1664 x float]* %conv_1_out_4), !map !136"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1664 x float]* %conv_1_out_3), !map !142"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1664 x float]* %conv_1_out_2), !map !148"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1664 x float]* %conv_1_out_1), !map !154"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1664 x float]* %conv_1_out_0), !map !160"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 63 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 64 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 14.8>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %add_ln10, %Row_Loop_end ]" [pool/pooling.cpp:10]   --->   Operation 65 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %select_ln28_53, %Row_Loop_end ]" [pool/pooling.cpp:28]   --->   Operation 66 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 67 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.66ns)   --->   "%icmp_ln10 = icmp eq i9 %indvar_flatten, -96" [pool/pooling.cpp:10]   --->   Operation 68 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.82ns)   --->   "%add_ln10 = add i9 %indvar_flatten, 1" [pool/pooling.cpp:10]   --->   Operation 69 'add' 'add_ln10' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Row_Loop_begin" [pool/pooling.cpp:10]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.82ns)   --->   "%f = add i6 1, %f_0" [pool/pooling.cpp:10]   --->   Operation 71 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [pool/pooling.cpp:13]   --->   Operation 72 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.02ns)   --->   "%select_ln28_52 = select i1 %icmp_ln13, i4 0, i4 %r_0" [pool/pooling.cpp:28]   --->   Operation 73 'select' 'select_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (1.18ns)   --->   "%select_ln28_53 = select i1 %icmp_ln13, i6 %f, i6 %f_0" [pool/pooling.cpp:28]   --->   Operation 74 'select' 'select_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:14]   --->   Operation 75 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln28_52, i1 false)" [pool/pooling.cpp:25]   --->   Operation 76 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 77 [9/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 13" [pool/pooling.cpp:28]   --->   Operation 77 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_201 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %select_ln28_52, i6 0)" [pool/pooling.cpp:28]   --->   Operation 78 'bitconcatenate' 'tmp_201' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i10 %tmp_201 to i11" [pool/pooling.cpp:28]   --->   Operation 79 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_202 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %select_ln28_52, i4 0)" [pool/pooling.cpp:28]   --->   Operation 80 'bitconcatenate' 'tmp_202' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i8 %tmp_202 to i11" [pool/pooling.cpp:28]   --->   Operation 81 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.73ns)   --->   "%add_ln28 = add i11 %zext_ln28_3, %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 82 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_203 = call i2 @_ssdm_op_PartSelect.i2.i11.i32.i32(i11 %add_ln28, i32 9, i32 10)" [pool/pooling.cpp:28]   --->   Operation 83 'partselect' 'tmp_203' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i2 %tmp_203 to i16" [pool/pooling.cpp:28]   --->   Operation 84 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (5.63ns)   --->   "%mul_ln28 = mul i16 832, %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 85 'mul' 'mul_ln28' <Predicate = (!icmp_ln10)> <Delay = 5.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i16 %mul_ln28 to i15" [pool/pooling.cpp:28]   --->   Operation 86 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i16 %mul_ln28 to i12" [pool/pooling.cpp:28]   --->   Operation 87 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_204 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %mul_ln28, i32 6, i32 15)" [pool/pooling.cpp:28]   --->   Operation 88 'partselect' 'tmp_204' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_205 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %tmp_204, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 89 'bitconcatenate' 'tmp_205' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %tmp_205 to i64" [pool/pooling.cpp:28]   --->   Operation 90 'sext' 'sext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 91 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.94ns)   --->   "%add_ln28_2 = add i15 64, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 92 'add' 'add_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_206 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_2, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 93 'partselect' 'tmp_206' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_207 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_206, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 94 'bitconcatenate' 'tmp_207' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i15 %tmp_207 to i64" [pool/pooling.cpp:28]   --->   Operation 95 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_4 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 96 'getelementptr' 'conv_1_out_0_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 97 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_4 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 98 'getelementptr' 'conv_1_out_1_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 99 'getelementptr' 'conv_1_out_2_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_4 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 100 'getelementptr' 'conv_1_out_2_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 101 'getelementptr' 'conv_1_out_3_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_4 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 102 'getelementptr' 'conv_1_out_3_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 103 'getelementptr' 'conv_1_out_4_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_4 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 104 'getelementptr' 'conv_1_out_4_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 105 'getelementptr' 'conv_1_out_5_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_4 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 106 'getelementptr' 'conv_1_out_5_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 107 'getelementptr' 'conv_1_out_6_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_4 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 108 'getelementptr' 'conv_1_out_6_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 109 'getelementptr' 'conv_1_out_7_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_4 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 110 'getelementptr' 'conv_1_out_7_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 111 'getelementptr' 'conv_1_out_8_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_4 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 112 'getelementptr' 'conv_1_out_8_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 113 'getelementptr' 'conv_1_out_9_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_4 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 114 'getelementptr' 'conv_1_out_9_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 115 'getelementptr' 'conv_1_out_10_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_4 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 116 'getelementptr' 'conv_1_out_10_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 117 'getelementptr' 'conv_1_out_11_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_4 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 118 'getelementptr' 'conv_1_out_11_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 119 'getelementptr' 'conv_1_out_12_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_4 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 120 'getelementptr' 'conv_1_out_12_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 121 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 122 [2/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 122 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 123 [2/2] (3.25ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 123 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 124 'load' 'conv_1_out_3_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 125 [2/2] (3.25ns)   --->   "%conv_1_out_4_load = load float* %conv_1_out_4_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 125 'load' 'conv_1_out_4_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 126 [2/2] (3.25ns)   --->   "%conv_1_out_5_load = load float* %conv_1_out_5_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 126 'load' 'conv_1_out_5_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 127 [2/2] (3.25ns)   --->   "%conv_1_out_6_load = load float* %conv_1_out_6_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 127 'load' 'conv_1_out_6_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 128 [2/2] (3.25ns)   --->   "%conv_1_out_7_load = load float* %conv_1_out_7_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 128 'load' 'conv_1_out_7_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 129 [2/2] (3.25ns)   --->   "%conv_1_out_8_load = load float* %conv_1_out_8_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 129 'load' 'conv_1_out_8_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 130 [2/2] (3.25ns)   --->   "%conv_1_out_9_load = load float* %conv_1_out_9_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 130 'load' 'conv_1_out_9_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 131 [2/2] (3.25ns)   --->   "%conv_1_out_10_load = load float* %conv_1_out_10_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 131 'load' 'conv_1_out_10_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 132 [2/2] (3.25ns)   --->   "%conv_1_out_11_load = load float* %conv_1_out_11_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 132 'load' 'conv_1_out_11_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 133 [2/2] (3.25ns)   --->   "%conv_1_out_12_load = load float* %conv_1_out_12_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 133 'load' 'conv_1_out_12_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln25 = or i5 %shl_ln, 1" [pool/pooling.cpp:25]   --->   Operation 134 'or' 'or_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_230 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %or_ln25, i5 0)" [pool/pooling.cpp:28]   --->   Operation 135 'bitconcatenate' 'tmp_230' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln28_17 = zext i10 %tmp_230 to i11" [pool/pooling.cpp:28]   --->   Operation 136 'zext' 'zext_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_231 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln25, i3 0)" [pool/pooling.cpp:28]   --->   Operation 137 'bitconcatenate' 'tmp_231' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln28_18 = zext i8 %tmp_231 to i11" [pool/pooling.cpp:28]   --->   Operation 138 'zext' 'zext_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.73ns)   --->   "%add_ln28_38 = add i11 %zext_ln28_18, %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 139 'add' 'add_ln28_38' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_232 = call i2 @_ssdm_op_PartSelect.i2.i11.i32.i32(i11 %add_ln28_38, i32 9, i32 10)" [pool/pooling.cpp:28]   --->   Operation 140 'partselect' 'tmp_232' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 141 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_4 = load float* %conv_1_out_0_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 141 'load' 'conv_1_out_0_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 142 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_4 = load float* %conv_1_out_1_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 142 'load' 'conv_1_out_1_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 143 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_4 = load float* %conv_1_out_2_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 143 'load' 'conv_1_out_2_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 144 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_4 = load float* %conv_1_out_3_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 144 'load' 'conv_1_out_3_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 145 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_4 = load float* %conv_1_out_4_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 145 'load' 'conv_1_out_4_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 146 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_4 = load float* %conv_1_out_5_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 146 'load' 'conv_1_out_5_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 147 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_4 = load float* %conv_1_out_6_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 147 'load' 'conv_1_out_6_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 148 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_4 = load float* %conv_1_out_7_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 148 'load' 'conv_1_out_7_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 149 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_4 = load float* %conv_1_out_8_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 149 'load' 'conv_1_out_8_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 150 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_4 = load float* %conv_1_out_9_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 150 'load' 'conv_1_out_9_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 151 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_4 = load float* %conv_1_out_10_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 151 'load' 'conv_1_out_10_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 152 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_4 = load float* %conv_1_out_11_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 152 'load' 'conv_1_out_11_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 153 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_4 = load float* %conv_1_out_12_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 153 'load' 'conv_1_out_12_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_2 : Operation 154 [1/1] (1.36ns)   --->   "switch i4 %select_ln28_52, label %branch12 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
  ]" [pool/pooling.cpp:35]   --->   Operation 154 'switch' <Predicate = (!icmp_ln10)> <Delay = 1.36>

State 3 <SV = 2> <Delay = 5.63>
ST_3 : Operation 155 [8/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 13" [pool/pooling.cpp:28]   --->   Operation 155 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (1.94ns)   --->   "%add_ln28_5 = add i15 128, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 156 'add' 'add_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_208 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_5, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 157 'partselect' 'tmp_208' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_209 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_208, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 158 'bitconcatenate' 'tmp_209' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i15 %tmp_209 to i64" [pool/pooling.cpp:28]   --->   Operation 159 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_8 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 160 'getelementptr' 'conv_1_out_0_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (1.94ns)   --->   "%add_ln28_8 = add i15 192, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 161 'add' 'add_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_210 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_8, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 162 'partselect' 'tmp_210' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_211 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_210, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 163 'bitconcatenate' 'tmp_211' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i15 %tmp_211 to i64" [pool/pooling.cpp:28]   --->   Operation 164 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_12 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 165 'getelementptr' 'conv_1_out_0_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_8 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 166 'getelementptr' 'conv_1_out_1_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_12 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 167 'getelementptr' 'conv_1_out_1_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_8 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 168 'getelementptr' 'conv_1_out_2_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_12 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 169 'getelementptr' 'conv_1_out_2_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_8 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 170 'getelementptr' 'conv_1_out_3_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_12 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 171 'getelementptr' 'conv_1_out_3_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_8 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 172 'getelementptr' 'conv_1_out_4_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_12 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 173 'getelementptr' 'conv_1_out_4_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_8 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 174 'getelementptr' 'conv_1_out_5_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_12 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 175 'getelementptr' 'conv_1_out_5_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_8 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 176 'getelementptr' 'conv_1_out_6_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_12 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 177 'getelementptr' 'conv_1_out_6_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_8 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 178 'getelementptr' 'conv_1_out_7_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_12 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 179 'getelementptr' 'conv_1_out_7_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_8 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 180 'getelementptr' 'conv_1_out_8_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_12 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 181 'getelementptr' 'conv_1_out_8_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_8 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 182 'getelementptr' 'conv_1_out_9_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_12 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 183 'getelementptr' 'conv_1_out_9_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_8 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 184 'getelementptr' 'conv_1_out_10_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_12 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 185 'getelementptr' 'conv_1_out_10_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_8 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 186 'getelementptr' 'conv_1_out_11_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_12 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 187 'getelementptr' 'conv_1_out_11_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_8 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 188 'getelementptr' 'conv_1_out_12_addr_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_12 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 189 'getelementptr' 'conv_1_out_12_addr_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 190 [1/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 190 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 191 [1/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 191 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 192 [1/2] (3.25ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 192 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 193 [1/2] (3.25ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 193 'load' 'conv_1_out_3_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 194 [1/2] (3.25ns)   --->   "%conv_1_out_4_load = load float* %conv_1_out_4_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 194 'load' 'conv_1_out_4_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 195 [1/2] (3.25ns)   --->   "%conv_1_out_5_load = load float* %conv_1_out_5_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 195 'load' 'conv_1_out_5_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 196 [1/2] (3.25ns)   --->   "%conv_1_out_6_load = load float* %conv_1_out_6_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 196 'load' 'conv_1_out_6_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 197 [1/2] (3.25ns)   --->   "%conv_1_out_7_load = load float* %conv_1_out_7_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 197 'load' 'conv_1_out_7_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 198 [1/2] (3.25ns)   --->   "%conv_1_out_8_load = load float* %conv_1_out_8_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 198 'load' 'conv_1_out_8_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 199 [1/2] (3.25ns)   --->   "%conv_1_out_9_load = load float* %conv_1_out_9_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 199 'load' 'conv_1_out_9_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 200 [1/2] (3.25ns)   --->   "%conv_1_out_10_load = load float* %conv_1_out_10_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 200 'load' 'conv_1_out_10_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 201 [1/2] (3.25ns)   --->   "%conv_1_out_11_load = load float* %conv_1_out_11_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 201 'load' 'conv_1_out_11_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 202 [1/2] (3.25ns)   --->   "%conv_1_out_12_load = load float* %conv_1_out_12_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 202 'load' 'conv_1_out_12_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln28_19 = zext i2 %tmp_232 to i16" [pool/pooling.cpp:28]   --->   Operation 203 'zext' 'zext_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (5.63ns)   --->   "%mul_ln28_1 = mul i16 832, %zext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 204 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 5.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i16 %mul_ln28_1 to i15" [pool/pooling.cpp:28]   --->   Operation 205 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i16 %mul_ln28_1 to i12" [pool/pooling.cpp:28]   --->   Operation 206 'trunc' 'trunc_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_233 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %mul_ln28_1, i32 6, i32 15)" [pool/pooling.cpp:28]   --->   Operation 207 'partselect' 'tmp_233' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 208 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_4 = load float* %conv_1_out_0_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 208 'load' 'conv_1_out_0_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 209 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_4 = load float* %conv_1_out_1_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 209 'load' 'conv_1_out_1_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 210 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_4 = load float* %conv_1_out_2_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 210 'load' 'conv_1_out_2_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 211 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_4 = load float* %conv_1_out_3_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 211 'load' 'conv_1_out_3_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 212 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_4 = load float* %conv_1_out_4_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 212 'load' 'conv_1_out_4_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 213 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_4 = load float* %conv_1_out_5_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 213 'load' 'conv_1_out_5_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 214 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_4 = load float* %conv_1_out_6_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 214 'load' 'conv_1_out_6_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 215 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_4 = load float* %conv_1_out_7_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 215 'load' 'conv_1_out_7_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 216 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_4 = load float* %conv_1_out_8_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 216 'load' 'conv_1_out_8_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 217 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_4 = load float* %conv_1_out_9_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 217 'load' 'conv_1_out_9_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 218 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_4 = load float* %conv_1_out_10_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 218 'load' 'conv_1_out_10_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 219 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_4 = load float* %conv_1_out_11_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 219 'load' 'conv_1_out_11_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 220 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_4 = load float* %conv_1_out_12_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 220 'load' 'conv_1_out_12_load_4' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 221 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_8 = load float* %conv_1_out_0_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 221 'load' 'conv_1_out_0_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 222 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_8 = load float* %conv_1_out_1_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 222 'load' 'conv_1_out_1_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 223 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_8 = load float* %conv_1_out_2_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 223 'load' 'conv_1_out_2_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 224 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_8 = load float* %conv_1_out_3_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 224 'load' 'conv_1_out_3_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 225 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_8 = load float* %conv_1_out_4_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 225 'load' 'conv_1_out_4_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 226 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_8 = load float* %conv_1_out_5_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 226 'load' 'conv_1_out_5_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 227 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_8 = load float* %conv_1_out_6_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 227 'load' 'conv_1_out_6_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 228 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_8 = load float* %conv_1_out_7_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 228 'load' 'conv_1_out_7_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 229 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_8 = load float* %conv_1_out_8_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 229 'load' 'conv_1_out_8_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 230 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_8 = load float* %conv_1_out_9_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 230 'load' 'conv_1_out_9_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 231 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_8 = load float* %conv_1_out_10_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 231 'load' 'conv_1_out_10_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 232 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_8 = load float* %conv_1_out_11_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 232 'load' 'conv_1_out_11_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 233 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_8 = load float* %conv_1_out_12_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 233 'load' 'conv_1_out_12_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 234 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_12 = load float* %conv_1_out_0_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 234 'load' 'conv_1_out_0_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 235 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_12 = load float* %conv_1_out_1_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 235 'load' 'conv_1_out_1_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 236 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_12 = load float* %conv_1_out_2_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 236 'load' 'conv_1_out_2_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 237 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_12 = load float* %conv_1_out_3_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 237 'load' 'conv_1_out_3_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 238 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_12 = load float* %conv_1_out_4_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 238 'load' 'conv_1_out_4_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 239 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_12 = load float* %conv_1_out_5_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 239 'load' 'conv_1_out_5_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 240 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_12 = load float* %conv_1_out_6_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 240 'load' 'conv_1_out_6_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 241 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_12 = load float* %conv_1_out_7_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 241 'load' 'conv_1_out_7_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 242 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_12 = load float* %conv_1_out_8_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 242 'load' 'conv_1_out_8_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 243 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_12 = load float* %conv_1_out_9_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 243 'load' 'conv_1_out_9_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 244 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_12 = load float* %conv_1_out_10_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 244 'load' 'conv_1_out_10_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 245 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_12 = load float* %conv_1_out_11_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 245 'load' 'conv_1_out_11_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_3 : Operation 246 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_12 = load float* %conv_1_out_12_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 246 'load' 'conv_1_out_12_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 4 <SV = 3> <Delay = 5.19>
ST_4 : Operation 247 [7/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 13" [pool/pooling.cpp:28]   --->   Operation 247 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (1.94ns)   --->   "%add_ln28_11 = add i15 256, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 248 'add' 'add_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_212 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_11, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 249 'partselect' 'tmp_212' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_213 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_212, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 250 'bitconcatenate' 'tmp_213' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i15 %tmp_213 to i64" [pool/pooling.cpp:28]   --->   Operation 251 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_16 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 252 'getelementptr' 'conv_1_out_0_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (1.94ns)   --->   "%add_ln28_14 = add i15 320, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 253 'add' 'add_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_214 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_14, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 254 'partselect' 'tmp_214' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_215 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_214, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 255 'bitconcatenate' 'tmp_215' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i15 %tmp_215 to i64" [pool/pooling.cpp:28]   --->   Operation 256 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_20 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 257 'getelementptr' 'conv_1_out_0_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_16 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 258 'getelementptr' 'conv_1_out_1_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_20 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 259 'getelementptr' 'conv_1_out_1_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_16 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 260 'getelementptr' 'conv_1_out_2_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_20 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 261 'getelementptr' 'conv_1_out_2_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_16 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 262 'getelementptr' 'conv_1_out_3_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_20 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 263 'getelementptr' 'conv_1_out_3_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_16 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 264 'getelementptr' 'conv_1_out_4_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_20 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 265 'getelementptr' 'conv_1_out_4_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_16 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 266 'getelementptr' 'conv_1_out_5_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_20 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 267 'getelementptr' 'conv_1_out_5_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_16 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 268 'getelementptr' 'conv_1_out_6_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_20 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 269 'getelementptr' 'conv_1_out_6_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_16 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 270 'getelementptr' 'conv_1_out_7_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_20 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 271 'getelementptr' 'conv_1_out_7_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_16 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 272 'getelementptr' 'conv_1_out_8_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_20 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 273 'getelementptr' 'conv_1_out_8_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_16 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 274 'getelementptr' 'conv_1_out_9_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_20 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 275 'getelementptr' 'conv_1_out_9_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_16 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 276 'getelementptr' 'conv_1_out_10_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_20 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 277 'getelementptr' 'conv_1_out_10_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_16 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 278 'getelementptr' 'conv_1_out_11_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_20 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 279 'getelementptr' 'conv_1_out_11_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_16 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 280 'getelementptr' 'conv_1_out_12_addr_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_20 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 281 'getelementptr' 'conv_1_out_12_addr_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 282 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_8 = load float* %conv_1_out_0_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 282 'load' 'conv_1_out_0_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 283 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_8 = load float* %conv_1_out_1_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 283 'load' 'conv_1_out_1_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 284 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_8 = load float* %conv_1_out_2_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 284 'load' 'conv_1_out_2_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 285 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_8 = load float* %conv_1_out_3_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 285 'load' 'conv_1_out_3_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 286 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_8 = load float* %conv_1_out_4_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 286 'load' 'conv_1_out_4_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 287 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_8 = load float* %conv_1_out_5_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 287 'load' 'conv_1_out_5_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 288 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_8 = load float* %conv_1_out_6_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 288 'load' 'conv_1_out_6_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 289 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_8 = load float* %conv_1_out_7_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 289 'load' 'conv_1_out_7_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 290 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_8 = load float* %conv_1_out_8_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 290 'load' 'conv_1_out_8_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 291 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_8 = load float* %conv_1_out_9_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 291 'load' 'conv_1_out_9_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 292 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_8 = load float* %conv_1_out_10_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 292 'load' 'conv_1_out_10_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 293 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_8 = load float* %conv_1_out_11_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 293 'load' 'conv_1_out_11_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 294 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_8 = load float* %conv_1_out_12_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 294 'load' 'conv_1_out_12_load_8' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 295 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_12 = load float* %conv_1_out_0_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 295 'load' 'conv_1_out_0_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 296 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_12 = load float* %conv_1_out_1_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 296 'load' 'conv_1_out_1_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 297 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_12 = load float* %conv_1_out_2_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 297 'load' 'conv_1_out_2_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 298 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_12 = load float* %conv_1_out_3_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 298 'load' 'conv_1_out_3_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 299 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_12 = load float* %conv_1_out_4_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 299 'load' 'conv_1_out_4_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 300 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_12 = load float* %conv_1_out_5_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 300 'load' 'conv_1_out_5_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 301 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_12 = load float* %conv_1_out_6_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 301 'load' 'conv_1_out_6_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 302 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_12 = load float* %conv_1_out_7_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 302 'load' 'conv_1_out_7_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 303 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_12 = load float* %conv_1_out_8_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 303 'load' 'conv_1_out_8_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 304 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_12 = load float* %conv_1_out_9_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 304 'load' 'conv_1_out_9_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 305 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_12 = load float* %conv_1_out_10_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 305 'load' 'conv_1_out_10_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 306 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_12 = load float* %conv_1_out_11_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 306 'load' 'conv_1_out_11_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 307 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_12 = load float* %conv_1_out_12_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 307 'load' 'conv_1_out_12_load_12' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 308 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_16 = load float* %conv_1_out_0_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 308 'load' 'conv_1_out_0_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 309 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_16 = load float* %conv_1_out_1_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 309 'load' 'conv_1_out_1_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 310 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_16 = load float* %conv_1_out_2_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 310 'load' 'conv_1_out_2_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 311 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_16 = load float* %conv_1_out_3_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 311 'load' 'conv_1_out_3_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 312 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_16 = load float* %conv_1_out_4_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 312 'load' 'conv_1_out_4_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 313 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_16 = load float* %conv_1_out_5_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 313 'load' 'conv_1_out_5_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 314 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_16 = load float* %conv_1_out_6_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 314 'load' 'conv_1_out_6_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 315 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_16 = load float* %conv_1_out_7_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 315 'load' 'conv_1_out_7_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 316 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_16 = load float* %conv_1_out_8_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 316 'load' 'conv_1_out_8_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 317 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_16 = load float* %conv_1_out_9_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 317 'load' 'conv_1_out_9_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 318 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_16 = load float* %conv_1_out_10_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 318 'load' 'conv_1_out_10_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 319 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_16 = load float* %conv_1_out_11_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 319 'load' 'conv_1_out_11_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 320 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_16 = load float* %conv_1_out_12_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 320 'load' 'conv_1_out_12_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 321 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_20 = load float* %conv_1_out_0_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 321 'load' 'conv_1_out_0_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 322 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_20 = load float* %conv_1_out_1_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 322 'load' 'conv_1_out_1_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 323 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_20 = load float* %conv_1_out_2_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 323 'load' 'conv_1_out_2_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 324 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_20 = load float* %conv_1_out_3_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 324 'load' 'conv_1_out_3_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 325 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_20 = load float* %conv_1_out_4_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 325 'load' 'conv_1_out_4_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 326 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_20 = load float* %conv_1_out_5_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 326 'load' 'conv_1_out_5_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 327 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_20 = load float* %conv_1_out_6_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 327 'load' 'conv_1_out_6_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 328 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_20 = load float* %conv_1_out_7_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 328 'load' 'conv_1_out_7_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 329 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_20 = load float* %conv_1_out_8_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 329 'load' 'conv_1_out_8_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 330 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_20 = load float* %conv_1_out_9_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 330 'load' 'conv_1_out_9_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 331 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_20 = load float* %conv_1_out_10_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 331 'load' 'conv_1_out_10_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 332 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_20 = load float* %conv_1_out_11_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 332 'load' 'conv_1_out_11_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_4 : Operation 333 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_20 = load float* %conv_1_out_12_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 333 'load' 'conv_1_out_12_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 5 <SV = 4> <Delay = 5.19>
ST_5 : Operation 334 [6/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 13" [pool/pooling.cpp:28]   --->   Operation 334 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 335 [1/1] (1.94ns)   --->   "%add_ln28_17 = add i15 384, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 335 'add' 'add_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_216 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_17, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 336 'partselect' 'tmp_216' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_217 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_216, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 337 'bitconcatenate' 'tmp_217' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i15 %tmp_217 to i64" [pool/pooling.cpp:28]   --->   Operation 338 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_24 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 339 'getelementptr' 'conv_1_out_0_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (1.94ns)   --->   "%add_ln28_20 = add i15 448, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 340 'add' 'add_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_218 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_20, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 341 'partselect' 'tmp_218' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_219 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_218, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 342 'bitconcatenate' 'tmp_219' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i15 %tmp_219 to i64" [pool/pooling.cpp:28]   --->   Operation 343 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_28 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 344 'getelementptr' 'conv_1_out_0_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_24 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 345 'getelementptr' 'conv_1_out_1_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_28 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 346 'getelementptr' 'conv_1_out_1_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_24 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 347 'getelementptr' 'conv_1_out_2_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_28 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 348 'getelementptr' 'conv_1_out_2_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_24 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 349 'getelementptr' 'conv_1_out_3_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_28 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 350 'getelementptr' 'conv_1_out_3_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_24 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 351 'getelementptr' 'conv_1_out_4_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_28 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 352 'getelementptr' 'conv_1_out_4_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_24 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 353 'getelementptr' 'conv_1_out_5_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_28 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 354 'getelementptr' 'conv_1_out_5_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_24 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 355 'getelementptr' 'conv_1_out_6_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_28 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 356 'getelementptr' 'conv_1_out_6_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_24 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 357 'getelementptr' 'conv_1_out_7_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_28 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 358 'getelementptr' 'conv_1_out_7_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_24 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 359 'getelementptr' 'conv_1_out_8_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_28 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 360 'getelementptr' 'conv_1_out_8_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_24 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 361 'getelementptr' 'conv_1_out_9_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_28 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 362 'getelementptr' 'conv_1_out_9_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_24 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 363 'getelementptr' 'conv_1_out_10_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_28 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 364 'getelementptr' 'conv_1_out_10_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_24 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 365 'getelementptr' 'conv_1_out_11_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_28 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 366 'getelementptr' 'conv_1_out_11_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_24 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 367 'getelementptr' 'conv_1_out_12_addr_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_28 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 368 'getelementptr' 'conv_1_out_12_addr_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 369 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_16 = load float* %conv_1_out_0_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 369 'load' 'conv_1_out_0_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 370 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_16 = load float* %conv_1_out_1_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 370 'load' 'conv_1_out_1_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 371 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_16 = load float* %conv_1_out_2_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 371 'load' 'conv_1_out_2_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 372 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_16 = load float* %conv_1_out_3_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 372 'load' 'conv_1_out_3_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 373 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_16 = load float* %conv_1_out_4_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 373 'load' 'conv_1_out_4_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 374 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_16 = load float* %conv_1_out_5_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 374 'load' 'conv_1_out_5_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 375 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_16 = load float* %conv_1_out_6_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 375 'load' 'conv_1_out_6_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 376 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_16 = load float* %conv_1_out_7_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 376 'load' 'conv_1_out_7_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 377 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_16 = load float* %conv_1_out_8_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 377 'load' 'conv_1_out_8_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 378 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_16 = load float* %conv_1_out_9_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 378 'load' 'conv_1_out_9_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 379 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_16 = load float* %conv_1_out_10_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 379 'load' 'conv_1_out_10_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 380 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_16 = load float* %conv_1_out_11_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 380 'load' 'conv_1_out_11_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 381 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_16 = load float* %conv_1_out_12_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 381 'load' 'conv_1_out_12_load_16' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 382 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_20 = load float* %conv_1_out_0_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 382 'load' 'conv_1_out_0_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 383 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_20 = load float* %conv_1_out_1_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 383 'load' 'conv_1_out_1_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 384 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_20 = load float* %conv_1_out_2_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 384 'load' 'conv_1_out_2_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 385 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_20 = load float* %conv_1_out_3_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 385 'load' 'conv_1_out_3_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 386 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_20 = load float* %conv_1_out_4_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 386 'load' 'conv_1_out_4_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 387 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_20 = load float* %conv_1_out_5_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 387 'load' 'conv_1_out_5_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 388 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_20 = load float* %conv_1_out_6_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 388 'load' 'conv_1_out_6_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 389 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_20 = load float* %conv_1_out_7_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 389 'load' 'conv_1_out_7_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 390 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_20 = load float* %conv_1_out_8_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 390 'load' 'conv_1_out_8_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 391 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_20 = load float* %conv_1_out_9_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 391 'load' 'conv_1_out_9_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 392 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_20 = load float* %conv_1_out_10_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 392 'load' 'conv_1_out_10_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 393 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_20 = load float* %conv_1_out_11_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 393 'load' 'conv_1_out_11_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 394 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_20 = load float* %conv_1_out_12_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 394 'load' 'conv_1_out_12_load_20' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 395 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_24 = load float* %conv_1_out_0_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 395 'load' 'conv_1_out_0_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 396 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_24 = load float* %conv_1_out_1_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 396 'load' 'conv_1_out_1_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 397 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_24 = load float* %conv_1_out_2_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 397 'load' 'conv_1_out_2_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 398 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_24 = load float* %conv_1_out_3_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 398 'load' 'conv_1_out_3_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 399 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_24 = load float* %conv_1_out_4_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 399 'load' 'conv_1_out_4_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 400 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_24 = load float* %conv_1_out_5_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 400 'load' 'conv_1_out_5_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 401 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_24 = load float* %conv_1_out_6_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 401 'load' 'conv_1_out_6_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 402 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_24 = load float* %conv_1_out_7_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 402 'load' 'conv_1_out_7_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 403 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_24 = load float* %conv_1_out_8_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 403 'load' 'conv_1_out_8_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 404 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_24 = load float* %conv_1_out_9_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 404 'load' 'conv_1_out_9_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 405 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_24 = load float* %conv_1_out_10_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 405 'load' 'conv_1_out_10_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 406 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_24 = load float* %conv_1_out_11_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 406 'load' 'conv_1_out_11_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 407 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_24 = load float* %conv_1_out_12_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 407 'load' 'conv_1_out_12_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 408 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_28 = load float* %conv_1_out_0_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 408 'load' 'conv_1_out_0_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 409 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_28 = load float* %conv_1_out_1_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 409 'load' 'conv_1_out_1_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 410 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_28 = load float* %conv_1_out_2_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 410 'load' 'conv_1_out_2_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 411 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_28 = load float* %conv_1_out_3_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 411 'load' 'conv_1_out_3_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 412 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_28 = load float* %conv_1_out_4_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 412 'load' 'conv_1_out_4_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 413 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_28 = load float* %conv_1_out_5_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 413 'load' 'conv_1_out_5_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 414 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_28 = load float* %conv_1_out_6_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 414 'load' 'conv_1_out_6_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 415 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_28 = load float* %conv_1_out_7_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 415 'load' 'conv_1_out_7_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 416 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_28 = load float* %conv_1_out_8_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 416 'load' 'conv_1_out_8_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 417 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_28 = load float* %conv_1_out_9_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 417 'load' 'conv_1_out_9_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 418 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_28 = load float* %conv_1_out_10_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 418 'load' 'conv_1_out_10_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 419 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_28 = load float* %conv_1_out_11_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 419 'load' 'conv_1_out_11_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_5 : Operation 420 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_28 = load float* %conv_1_out_12_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 420 'load' 'conv_1_out_12_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 6 <SV = 5> <Delay = 5.19>
ST_6 : Operation 421 [5/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 13" [pool/pooling.cpp:28]   --->   Operation 421 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 422 [1/1] (1.94ns)   --->   "%add_ln28_23 = add i15 512, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 422 'add' 'add_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_220 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_23, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 423 'partselect' 'tmp_220' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_221 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_220, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 424 'bitconcatenate' 'tmp_221' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i15 %tmp_221 to i64" [pool/pooling.cpp:28]   --->   Operation 425 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_32 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 426 'getelementptr' 'conv_1_out_0_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (1.94ns)   --->   "%add_ln28_26 = add i15 576, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 427 'add' 'add_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_222 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_26, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 428 'partselect' 'tmp_222' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_223 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_222, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 429 'bitconcatenate' 'tmp_223' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i15 %tmp_223 to i64" [pool/pooling.cpp:28]   --->   Operation 430 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 431 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_36 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 431 'getelementptr' 'conv_1_out_0_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 432 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_32 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 432 'getelementptr' 'conv_1_out_1_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_36 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 433 'getelementptr' 'conv_1_out_1_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 434 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_32 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 434 'getelementptr' 'conv_1_out_2_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 435 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_36 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 435 'getelementptr' 'conv_1_out_2_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_32 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 436 'getelementptr' 'conv_1_out_3_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_36 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 437 'getelementptr' 'conv_1_out_3_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 438 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_32 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 438 'getelementptr' 'conv_1_out_4_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 439 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_36 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 439 'getelementptr' 'conv_1_out_4_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 440 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_32 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 440 'getelementptr' 'conv_1_out_5_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 441 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_36 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 441 'getelementptr' 'conv_1_out_5_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 442 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_32 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 442 'getelementptr' 'conv_1_out_6_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 443 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_36 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 443 'getelementptr' 'conv_1_out_6_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 444 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_32 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 444 'getelementptr' 'conv_1_out_7_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 445 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_36 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 445 'getelementptr' 'conv_1_out_7_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 446 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_32 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 446 'getelementptr' 'conv_1_out_8_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 447 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_36 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 447 'getelementptr' 'conv_1_out_8_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 448 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_32 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 448 'getelementptr' 'conv_1_out_9_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 449 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_36 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 449 'getelementptr' 'conv_1_out_9_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 450 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_32 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 450 'getelementptr' 'conv_1_out_10_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 451 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_36 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 451 'getelementptr' 'conv_1_out_10_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 452 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_32 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 452 'getelementptr' 'conv_1_out_11_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 453 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_36 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 453 'getelementptr' 'conv_1_out_11_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 454 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_32 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 454 'getelementptr' 'conv_1_out_12_addr_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 455 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_36 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 455 'getelementptr' 'conv_1_out_12_addr_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 456 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_24 = load float* %conv_1_out_0_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 456 'load' 'conv_1_out_0_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 457 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_24 = load float* %conv_1_out_1_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 457 'load' 'conv_1_out_1_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 458 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_24 = load float* %conv_1_out_2_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 458 'load' 'conv_1_out_2_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 459 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_24 = load float* %conv_1_out_3_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 459 'load' 'conv_1_out_3_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 460 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_24 = load float* %conv_1_out_4_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 460 'load' 'conv_1_out_4_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 461 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_24 = load float* %conv_1_out_5_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 461 'load' 'conv_1_out_5_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 462 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_24 = load float* %conv_1_out_6_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 462 'load' 'conv_1_out_6_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 463 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_24 = load float* %conv_1_out_7_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 463 'load' 'conv_1_out_7_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 464 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_24 = load float* %conv_1_out_8_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 464 'load' 'conv_1_out_8_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 465 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_24 = load float* %conv_1_out_9_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 465 'load' 'conv_1_out_9_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 466 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_24 = load float* %conv_1_out_10_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 466 'load' 'conv_1_out_10_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 467 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_24 = load float* %conv_1_out_11_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 467 'load' 'conv_1_out_11_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 468 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_24 = load float* %conv_1_out_12_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 468 'load' 'conv_1_out_12_load_24' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 469 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_28 = load float* %conv_1_out_0_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 469 'load' 'conv_1_out_0_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 470 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_28 = load float* %conv_1_out_1_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 470 'load' 'conv_1_out_1_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 471 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_28 = load float* %conv_1_out_2_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 471 'load' 'conv_1_out_2_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 472 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_28 = load float* %conv_1_out_3_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 472 'load' 'conv_1_out_3_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 473 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_28 = load float* %conv_1_out_4_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 473 'load' 'conv_1_out_4_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 474 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_28 = load float* %conv_1_out_5_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 474 'load' 'conv_1_out_5_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 475 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_28 = load float* %conv_1_out_6_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 475 'load' 'conv_1_out_6_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 476 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_28 = load float* %conv_1_out_7_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 476 'load' 'conv_1_out_7_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 477 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_28 = load float* %conv_1_out_8_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 477 'load' 'conv_1_out_8_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 478 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_28 = load float* %conv_1_out_9_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 478 'load' 'conv_1_out_9_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 479 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_28 = load float* %conv_1_out_10_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 479 'load' 'conv_1_out_10_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 480 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_28 = load float* %conv_1_out_11_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 480 'load' 'conv_1_out_11_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 481 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_28 = load float* %conv_1_out_12_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 481 'load' 'conv_1_out_12_load_28' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 482 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_32 = load float* %conv_1_out_0_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 482 'load' 'conv_1_out_0_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 483 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_32 = load float* %conv_1_out_1_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 483 'load' 'conv_1_out_1_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 484 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_32 = load float* %conv_1_out_2_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 484 'load' 'conv_1_out_2_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 485 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_32 = load float* %conv_1_out_3_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 485 'load' 'conv_1_out_3_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 486 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_32 = load float* %conv_1_out_4_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 486 'load' 'conv_1_out_4_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 487 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_32 = load float* %conv_1_out_5_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 487 'load' 'conv_1_out_5_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 488 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_32 = load float* %conv_1_out_6_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 488 'load' 'conv_1_out_6_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 489 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_32 = load float* %conv_1_out_7_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 489 'load' 'conv_1_out_7_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 490 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_32 = load float* %conv_1_out_8_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 490 'load' 'conv_1_out_8_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 491 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_32 = load float* %conv_1_out_9_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 491 'load' 'conv_1_out_9_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 492 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_32 = load float* %conv_1_out_10_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 492 'load' 'conv_1_out_10_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 493 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_32 = load float* %conv_1_out_11_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 493 'load' 'conv_1_out_11_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 494 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_32 = load float* %conv_1_out_12_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 494 'load' 'conv_1_out_12_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 495 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_36 = load float* %conv_1_out_0_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 495 'load' 'conv_1_out_0_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 496 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_36 = load float* %conv_1_out_1_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 496 'load' 'conv_1_out_1_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 497 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_36 = load float* %conv_1_out_2_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 497 'load' 'conv_1_out_2_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 498 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_36 = load float* %conv_1_out_3_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 498 'load' 'conv_1_out_3_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 499 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_36 = load float* %conv_1_out_4_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 499 'load' 'conv_1_out_4_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 500 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_36 = load float* %conv_1_out_5_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 500 'load' 'conv_1_out_5_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 501 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_36 = load float* %conv_1_out_6_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 501 'load' 'conv_1_out_6_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 502 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_36 = load float* %conv_1_out_7_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 502 'load' 'conv_1_out_7_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 503 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_36 = load float* %conv_1_out_8_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 503 'load' 'conv_1_out_8_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 504 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_36 = load float* %conv_1_out_9_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 504 'load' 'conv_1_out_9_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 505 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_36 = load float* %conv_1_out_10_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 505 'load' 'conv_1_out_10_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 506 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_36 = load float* %conv_1_out_11_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 506 'load' 'conv_1_out_11_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_6 : Operation 507 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_36 = load float* %conv_1_out_12_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 507 'load' 'conv_1_out_12_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 7 <SV = 6> <Delay = 5.19>
ST_7 : Operation 508 [4/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 13" [pool/pooling.cpp:28]   --->   Operation 508 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 509 [1/1] (1.94ns)   --->   "%add_ln28_29 = add i15 640, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 509 'add' 'add_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_224 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_29, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 510 'partselect' 'tmp_224' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_225 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_224, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 511 'bitconcatenate' 'tmp_225' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i15 %tmp_225 to i64" [pool/pooling.cpp:28]   --->   Operation 512 'zext' 'zext_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 513 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_40 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 513 'getelementptr' 'conv_1_out_0_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 514 [1/1] (1.94ns)   --->   "%add_ln28_32 = add i15 704, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 514 'add' 'add_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 515 [1/1] (0.00ns)   --->   "%tmp_226 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_32, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 515 'partselect' 'tmp_226' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_227 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_226, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 516 'bitconcatenate' 'tmp_227' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i15 %tmp_227 to i64" [pool/pooling.cpp:28]   --->   Operation 517 'zext' 'zext_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 518 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_44 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 518 'getelementptr' 'conv_1_out_0_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 519 [1/1] (1.94ns)   --->   "%add_ln28_35 = add i15 768, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 519 'add' 'add_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 520 [1/1] (0.00ns)   --->   "%tmp_228 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_35, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 520 'partselect' 'tmp_228' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 521 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_40 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 521 'getelementptr' 'conv_1_out_1_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 522 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_44 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 522 'getelementptr' 'conv_1_out_1_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 523 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_40 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 523 'getelementptr' 'conv_1_out_2_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 524 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_44 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 524 'getelementptr' 'conv_1_out_2_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 525 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_40 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 525 'getelementptr' 'conv_1_out_3_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 526 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_44 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 526 'getelementptr' 'conv_1_out_3_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 527 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_40 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 527 'getelementptr' 'conv_1_out_4_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 528 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_44 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 528 'getelementptr' 'conv_1_out_4_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 529 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_40 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 529 'getelementptr' 'conv_1_out_5_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 530 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_44 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 530 'getelementptr' 'conv_1_out_5_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 531 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_40 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 531 'getelementptr' 'conv_1_out_6_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 532 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_44 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 532 'getelementptr' 'conv_1_out_6_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 533 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_40 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 533 'getelementptr' 'conv_1_out_7_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 534 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_44 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 534 'getelementptr' 'conv_1_out_7_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 535 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_40 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 535 'getelementptr' 'conv_1_out_8_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 536 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_44 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 536 'getelementptr' 'conv_1_out_8_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 537 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_40 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 537 'getelementptr' 'conv_1_out_9_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 538 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_44 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 538 'getelementptr' 'conv_1_out_9_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 539 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_40 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 539 'getelementptr' 'conv_1_out_10_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 540 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_44 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 540 'getelementptr' 'conv_1_out_10_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 541 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_40 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 541 'getelementptr' 'conv_1_out_11_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 542 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_44 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 542 'getelementptr' 'conv_1_out_11_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 543 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_40 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 543 'getelementptr' 'conv_1_out_12_addr_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 544 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_44 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 544 'getelementptr' 'conv_1_out_12_addr_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_7 : Operation 545 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_32 = load float* %conv_1_out_0_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 545 'load' 'conv_1_out_0_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 546 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_32 = load float* %conv_1_out_1_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 546 'load' 'conv_1_out_1_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 547 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_32 = load float* %conv_1_out_2_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 547 'load' 'conv_1_out_2_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 548 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_32 = load float* %conv_1_out_3_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 548 'load' 'conv_1_out_3_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 549 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_32 = load float* %conv_1_out_4_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 549 'load' 'conv_1_out_4_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 550 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_32 = load float* %conv_1_out_5_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 550 'load' 'conv_1_out_5_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 551 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_32 = load float* %conv_1_out_6_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 551 'load' 'conv_1_out_6_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 552 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_32 = load float* %conv_1_out_7_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 552 'load' 'conv_1_out_7_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 553 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_32 = load float* %conv_1_out_8_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 553 'load' 'conv_1_out_8_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 554 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_32 = load float* %conv_1_out_9_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 554 'load' 'conv_1_out_9_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 555 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_32 = load float* %conv_1_out_10_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 555 'load' 'conv_1_out_10_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 556 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_32 = load float* %conv_1_out_11_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 556 'load' 'conv_1_out_11_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 557 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_32 = load float* %conv_1_out_12_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 557 'load' 'conv_1_out_12_load_32' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 558 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_36 = load float* %conv_1_out_0_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 558 'load' 'conv_1_out_0_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 559 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_36 = load float* %conv_1_out_1_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 559 'load' 'conv_1_out_1_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 560 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_36 = load float* %conv_1_out_2_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 560 'load' 'conv_1_out_2_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 561 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_36 = load float* %conv_1_out_3_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 561 'load' 'conv_1_out_3_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 562 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_36 = load float* %conv_1_out_4_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 562 'load' 'conv_1_out_4_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 563 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_36 = load float* %conv_1_out_5_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 563 'load' 'conv_1_out_5_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 564 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_36 = load float* %conv_1_out_6_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 564 'load' 'conv_1_out_6_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 565 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_36 = load float* %conv_1_out_7_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 565 'load' 'conv_1_out_7_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 566 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_36 = load float* %conv_1_out_8_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 566 'load' 'conv_1_out_8_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 567 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_36 = load float* %conv_1_out_9_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 567 'load' 'conv_1_out_9_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 568 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_36 = load float* %conv_1_out_10_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 568 'load' 'conv_1_out_10_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 569 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_36 = load float* %conv_1_out_11_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 569 'load' 'conv_1_out_11_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 570 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_36 = load float* %conv_1_out_12_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 570 'load' 'conv_1_out_12_load_36' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 571 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_40 = load float* %conv_1_out_0_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 571 'load' 'conv_1_out_0_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 572 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_40 = load float* %conv_1_out_1_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 572 'load' 'conv_1_out_1_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 573 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_40 = load float* %conv_1_out_2_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 573 'load' 'conv_1_out_2_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 574 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_40 = load float* %conv_1_out_3_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 574 'load' 'conv_1_out_3_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 575 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_40 = load float* %conv_1_out_4_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 575 'load' 'conv_1_out_4_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 576 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_40 = load float* %conv_1_out_5_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 576 'load' 'conv_1_out_5_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 577 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_40 = load float* %conv_1_out_6_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 577 'load' 'conv_1_out_6_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 578 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_40 = load float* %conv_1_out_7_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 578 'load' 'conv_1_out_7_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 579 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_40 = load float* %conv_1_out_8_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 579 'load' 'conv_1_out_8_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 580 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_40 = load float* %conv_1_out_9_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 580 'load' 'conv_1_out_9_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 581 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_40 = load float* %conv_1_out_10_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 581 'load' 'conv_1_out_10_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 582 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_40 = load float* %conv_1_out_11_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 582 'load' 'conv_1_out_11_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 583 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_40 = load float* %conv_1_out_12_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 583 'load' 'conv_1_out_12_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 584 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_44 = load float* %conv_1_out_0_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 584 'load' 'conv_1_out_0_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 585 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_44 = load float* %conv_1_out_1_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 585 'load' 'conv_1_out_1_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 586 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_44 = load float* %conv_1_out_2_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 586 'load' 'conv_1_out_2_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 587 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_44 = load float* %conv_1_out_3_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 587 'load' 'conv_1_out_3_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 588 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_44 = load float* %conv_1_out_4_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 588 'load' 'conv_1_out_4_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 589 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_44 = load float* %conv_1_out_5_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 589 'load' 'conv_1_out_5_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 590 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_44 = load float* %conv_1_out_6_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 590 'load' 'conv_1_out_6_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 591 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_44 = load float* %conv_1_out_7_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 591 'load' 'conv_1_out_7_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 592 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_44 = load float* %conv_1_out_8_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 592 'load' 'conv_1_out_8_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 593 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_44 = load float* %conv_1_out_9_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 593 'load' 'conv_1_out_9_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 594 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_44 = load float* %conv_1_out_10_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 594 'load' 'conv_1_out_10_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 595 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_44 = load float* %conv_1_out_11_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 595 'load' 'conv_1_out_11_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_7 : Operation 596 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_44 = load float* %conv_1_out_12_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 596 'load' 'conv_1_out_12_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 8 <SV = 7> <Delay = 4.80>
ST_8 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i6 %select_ln28_53 to i12" [pool/pooling.cpp:35]   --->   Operation 597 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 598 [3/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 13" [pool/pooling.cpp:28]   --->   Operation 598 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%or_ln28_91 = or i12 %trunc_ln28_1, 32" [pool/pooling.cpp:28]   --->   Operation 599 'or' 'or_ln28_91' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 600 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln28_1 = add i12 %zext_ln35, %or_ln28_91" [pool/pooling.cpp:28]   --->   Operation 600 'add' 'add_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i12 %add_ln28_1 to i64" [pool/pooling.cpp:28]   --->   Operation 601 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 602 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_1 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 602 'getelementptr' 'conv_1_out_0_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_229 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_228, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 603 'bitconcatenate' 'tmp_229' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln28_16 = zext i15 %tmp_229 to i64" [pool/pooling.cpp:28]   --->   Operation 604 'zext' 'zext_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 605 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_48 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 605 'getelementptr' 'conv_1_out_0_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 606 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_1 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 606 'getelementptr' 'conv_1_out_1_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 607 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_48 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 607 'getelementptr' 'conv_1_out_1_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 608 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_1 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 608 'getelementptr' 'conv_1_out_2_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 609 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_48 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 609 'getelementptr' 'conv_1_out_2_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 610 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_1 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 610 'getelementptr' 'conv_1_out_3_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 611 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_48 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 611 'getelementptr' 'conv_1_out_3_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 612 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_1 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 612 'getelementptr' 'conv_1_out_4_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 613 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_48 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 613 'getelementptr' 'conv_1_out_4_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 614 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_1 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 614 'getelementptr' 'conv_1_out_5_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 615 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_48 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 615 'getelementptr' 'conv_1_out_5_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 616 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_1 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 616 'getelementptr' 'conv_1_out_6_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 617 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_48 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 617 'getelementptr' 'conv_1_out_6_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 618 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_1 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 618 'getelementptr' 'conv_1_out_7_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 619 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_48 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 619 'getelementptr' 'conv_1_out_7_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 620 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_1 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 620 'getelementptr' 'conv_1_out_8_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 621 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_48 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 621 'getelementptr' 'conv_1_out_8_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 622 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_1 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 622 'getelementptr' 'conv_1_out_9_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 623 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_48 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 623 'getelementptr' 'conv_1_out_9_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 624 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_1 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 624 'getelementptr' 'conv_1_out_10_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 625 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_48 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 625 'getelementptr' 'conv_1_out_10_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 626 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_1 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 626 'getelementptr' 'conv_1_out_11_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 627 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_48 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 627 'getelementptr' 'conv_1_out_11_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 628 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_1 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 628 'getelementptr' 'conv_1_out_12_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 629 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_48 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 629 'getelementptr' 'conv_1_out_12_addr_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_8 : Operation 630 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 630 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 631 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 631 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 632 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_1 = load float* %conv_1_out_2_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 632 'load' 'conv_1_out_2_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 633 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_1 = load float* %conv_1_out_3_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 633 'load' 'conv_1_out_3_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 634 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_1 = load float* %conv_1_out_4_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 634 'load' 'conv_1_out_4_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 635 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_1 = load float* %conv_1_out_5_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 635 'load' 'conv_1_out_5_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 636 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_1 = load float* %conv_1_out_6_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 636 'load' 'conv_1_out_6_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 637 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_1 = load float* %conv_1_out_7_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 637 'load' 'conv_1_out_7_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 638 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_1 = load float* %conv_1_out_8_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 638 'load' 'conv_1_out_8_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 639 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_1 = load float* %conv_1_out_9_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 639 'load' 'conv_1_out_9_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 640 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_1 = load float* %conv_1_out_10_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 640 'load' 'conv_1_out_10_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 641 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_1 = load float* %conv_1_out_11_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 641 'load' 'conv_1_out_11_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 642 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_1 = load float* %conv_1_out_12_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 642 'load' 'conv_1_out_12_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 643 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_40 = load float* %conv_1_out_0_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 643 'load' 'conv_1_out_0_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 644 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_40 = load float* %conv_1_out_1_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 644 'load' 'conv_1_out_1_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 645 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_40 = load float* %conv_1_out_2_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 645 'load' 'conv_1_out_2_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 646 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_40 = load float* %conv_1_out_3_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 646 'load' 'conv_1_out_3_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 647 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_40 = load float* %conv_1_out_4_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 647 'load' 'conv_1_out_4_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 648 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_40 = load float* %conv_1_out_5_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 648 'load' 'conv_1_out_5_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 649 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_40 = load float* %conv_1_out_6_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 649 'load' 'conv_1_out_6_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 650 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_40 = load float* %conv_1_out_7_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 650 'load' 'conv_1_out_7_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 651 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_40 = load float* %conv_1_out_8_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 651 'load' 'conv_1_out_8_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 652 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_40 = load float* %conv_1_out_9_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 652 'load' 'conv_1_out_9_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 653 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_40 = load float* %conv_1_out_10_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 653 'load' 'conv_1_out_10_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 654 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_40 = load float* %conv_1_out_11_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 654 'load' 'conv_1_out_11_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 655 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_40 = load float* %conv_1_out_12_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 655 'load' 'conv_1_out_12_load_40' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 656 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_44 = load float* %conv_1_out_0_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 656 'load' 'conv_1_out_0_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 657 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_44 = load float* %conv_1_out_1_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 657 'load' 'conv_1_out_1_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 658 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_44 = load float* %conv_1_out_2_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 658 'load' 'conv_1_out_2_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 659 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_44 = load float* %conv_1_out_3_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 659 'load' 'conv_1_out_3_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 660 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_44 = load float* %conv_1_out_4_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 660 'load' 'conv_1_out_4_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 661 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_44 = load float* %conv_1_out_5_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 661 'load' 'conv_1_out_5_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 662 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_44 = load float* %conv_1_out_6_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 662 'load' 'conv_1_out_6_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 663 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_44 = load float* %conv_1_out_7_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 663 'load' 'conv_1_out_7_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 664 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_44 = load float* %conv_1_out_8_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 664 'load' 'conv_1_out_8_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 665 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_44 = load float* %conv_1_out_9_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 665 'load' 'conv_1_out_9_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 666 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_44 = load float* %conv_1_out_10_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 666 'load' 'conv_1_out_10_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 667 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_44 = load float* %conv_1_out_11_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 667 'load' 'conv_1_out_11_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 668 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_44 = load float* %conv_1_out_12_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 668 'load' 'conv_1_out_12_load_44' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 669 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_48 = load float* %conv_1_out_0_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 669 'load' 'conv_1_out_0_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 670 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_48 = load float* %conv_1_out_1_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 670 'load' 'conv_1_out_1_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 671 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_48 = load float* %conv_1_out_2_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 671 'load' 'conv_1_out_2_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 672 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_48 = load float* %conv_1_out_3_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 672 'load' 'conv_1_out_3_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 673 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_48 = load float* %conv_1_out_4_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 673 'load' 'conv_1_out_4_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 674 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_48 = load float* %conv_1_out_5_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 674 'load' 'conv_1_out_5_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 675 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_48 = load float* %conv_1_out_6_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 675 'load' 'conv_1_out_6_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 676 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_48 = load float* %conv_1_out_7_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 676 'load' 'conv_1_out_7_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 677 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_48 = load float* %conv_1_out_8_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 677 'load' 'conv_1_out_8_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 678 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_48 = load float* %conv_1_out_9_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 678 'load' 'conv_1_out_9_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 679 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_48 = load float* %conv_1_out_10_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 679 'load' 'conv_1_out_10_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 680 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_48 = load float* %conv_1_out_11_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 680 'load' 'conv_1_out_11_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_8 : Operation 681 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_48 = load float* %conv_1_out_12_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 681 'load' 'conv_1_out_12_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 9 <SV = 8> <Delay = 4.80>
ST_9 : Operation 682 [2/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 13" [pool/pooling.cpp:28]   --->   Operation 682 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 683 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 683 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 684 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 684 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 685 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_1 = load float* %conv_1_out_2_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 685 'load' 'conv_1_out_2_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 686 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_1 = load float* %conv_1_out_3_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 686 'load' 'conv_1_out_3_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 687 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_1 = load float* %conv_1_out_4_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 687 'load' 'conv_1_out_4_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 688 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_1 = load float* %conv_1_out_5_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 688 'load' 'conv_1_out_5_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 689 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_1 = load float* %conv_1_out_6_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 689 'load' 'conv_1_out_6_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 690 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_1 = load float* %conv_1_out_7_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 690 'load' 'conv_1_out_7_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 691 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_1 = load float* %conv_1_out_8_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 691 'load' 'conv_1_out_8_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 692 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_1 = load float* %conv_1_out_9_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 692 'load' 'conv_1_out_9_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 693 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_1 = load float* %conv_1_out_10_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 693 'load' 'conv_1_out_10_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 694 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_1 = load float* %conv_1_out_11_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 694 'load' 'conv_1_out_11_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 695 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_1 = load float* %conv_1_out_12_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 695 'load' 'conv_1_out_12_load_1' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_234 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %tmp_233, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 696 'bitconcatenate' 'tmp_234' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln28_14 = sext i16 %tmp_234 to i64" [pool/pooling.cpp:28]   --->   Operation 697 'sext' 'sext_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 698 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_2 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 698 'getelementptr' 'conv_1_out_0_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_39)   --->   "%or_ln28_92 = or i12 %trunc_ln28_6, 32" [pool/pooling.cpp:28]   --->   Operation 699 'or' 'or_ln28_92' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 700 [1/1] (1.54ns) (out node of the LUT)   --->   "%add_ln28_39 = add i12 %zext_ln35, %or_ln28_92" [pool/pooling.cpp:28]   --->   Operation 700 'add' 'add_ln28_39' <Predicate = (!icmp_ln10)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln28_15 = sext i12 %add_ln28_39 to i64" [pool/pooling.cpp:28]   --->   Operation 701 'sext' 'sext_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 702 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_3 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 702 'getelementptr' 'conv_1_out_0_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 703 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_2 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 703 'getelementptr' 'conv_1_out_1_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 704 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_3 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 704 'getelementptr' 'conv_1_out_1_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 705 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_2 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 705 'getelementptr' 'conv_1_out_2_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 706 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_3 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 706 'getelementptr' 'conv_1_out_2_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 707 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_2 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 707 'getelementptr' 'conv_1_out_3_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 708 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_3 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 708 'getelementptr' 'conv_1_out_3_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 709 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_2 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 709 'getelementptr' 'conv_1_out_4_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 710 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_3 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 710 'getelementptr' 'conv_1_out_4_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 711 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_2 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 711 'getelementptr' 'conv_1_out_5_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 712 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_3 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 712 'getelementptr' 'conv_1_out_5_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 713 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_2 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 713 'getelementptr' 'conv_1_out_6_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 714 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_3 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 714 'getelementptr' 'conv_1_out_6_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 715 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_2 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 715 'getelementptr' 'conv_1_out_7_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 716 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_3 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 716 'getelementptr' 'conv_1_out_7_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 717 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_2 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 717 'getelementptr' 'conv_1_out_8_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 718 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_3 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 718 'getelementptr' 'conv_1_out_8_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 719 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_2 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 719 'getelementptr' 'conv_1_out_9_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 720 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_3 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 720 'getelementptr' 'conv_1_out_9_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 721 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_2 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 721 'getelementptr' 'conv_1_out_10_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 722 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_3 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 722 'getelementptr' 'conv_1_out_10_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 723 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_2 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 723 'getelementptr' 'conv_1_out_11_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 724 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_3 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 724 'getelementptr' 'conv_1_out_11_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 725 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_2 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 725 'getelementptr' 'conv_1_out_12_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 726 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_3 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 726 'getelementptr' 'conv_1_out_12_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_9 : Operation 727 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_2 = load float* %conv_1_out_1_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 727 'load' 'conv_1_out_1_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 728 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_2 = load float* %conv_1_out_2_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 728 'load' 'conv_1_out_2_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 729 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_2 = load float* %conv_1_out_3_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 729 'load' 'conv_1_out_3_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 730 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_2 = load float* %conv_1_out_4_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 730 'load' 'conv_1_out_4_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 731 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_2 = load float* %conv_1_out_5_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 731 'load' 'conv_1_out_5_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 732 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_2 = load float* %conv_1_out_6_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 732 'load' 'conv_1_out_6_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 733 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_2 = load float* %conv_1_out_7_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 733 'load' 'conv_1_out_7_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 734 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_2 = load float* %conv_1_out_8_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 734 'load' 'conv_1_out_8_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 735 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_2 = load float* %conv_1_out_9_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 735 'load' 'conv_1_out_9_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 736 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_2 = load float* %conv_1_out_10_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 736 'load' 'conv_1_out_10_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 737 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_2 = load float* %conv_1_out_11_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 737 'load' 'conv_1_out_11_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 738 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_2 = load float* %conv_1_out_12_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 738 'load' 'conv_1_out_12_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 739 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_2 = load float* %conv_1_out_0_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 739 'load' 'conv_1_out_0_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 740 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_3 = load float* %conv_1_out_1_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 740 'load' 'conv_1_out_1_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 741 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_3 = load float* %conv_1_out_2_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 741 'load' 'conv_1_out_2_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 742 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_3 = load float* %conv_1_out_3_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 742 'load' 'conv_1_out_3_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 743 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_3 = load float* %conv_1_out_4_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 743 'load' 'conv_1_out_4_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 744 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_3 = load float* %conv_1_out_5_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 744 'load' 'conv_1_out_5_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 745 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_3 = load float* %conv_1_out_6_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 745 'load' 'conv_1_out_6_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 746 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_3 = load float* %conv_1_out_7_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 746 'load' 'conv_1_out_7_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 747 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_3 = load float* %conv_1_out_8_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 747 'load' 'conv_1_out_8_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 748 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_3 = load float* %conv_1_out_9_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 748 'load' 'conv_1_out_9_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 749 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_3 = load float* %conv_1_out_10_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 749 'load' 'conv_1_out_10_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 750 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_3 = load float* %conv_1_out_11_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 750 'load' 'conv_1_out_11_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 751 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_3 = load float* %conv_1_out_12_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 751 'load' 'conv_1_out_12_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 752 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_3 = load float* %conv_1_out_0_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 752 'load' 'conv_1_out_0_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 753 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_48 = load float* %conv_1_out_0_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 753 'load' 'conv_1_out_0_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 754 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_48 = load float* %conv_1_out_1_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 754 'load' 'conv_1_out_1_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 755 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_48 = load float* %conv_1_out_2_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 755 'load' 'conv_1_out_2_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 756 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_48 = load float* %conv_1_out_3_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 756 'load' 'conv_1_out_3_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 757 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_48 = load float* %conv_1_out_4_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 757 'load' 'conv_1_out_4_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 758 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_48 = load float* %conv_1_out_5_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 758 'load' 'conv_1_out_5_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 759 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_48 = load float* %conv_1_out_6_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 759 'load' 'conv_1_out_6_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 760 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_48 = load float* %conv_1_out_7_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 760 'load' 'conv_1_out_7_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 761 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_48 = load float* %conv_1_out_8_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 761 'load' 'conv_1_out_8_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 762 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_48 = load float* %conv_1_out_9_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 762 'load' 'conv_1_out_9_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 763 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_48 = load float* %conv_1_out_10_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 763 'load' 'conv_1_out_10_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 764 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_48 = load float* %conv_1_out_11_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 764 'load' 'conv_1_out_11_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_9 : Operation 765 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_48 = load float* %conv_1_out_12_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 765 'load' 'conv_1_out_12_load_48' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 10 <SV = 9> <Delay = 13.5>
ST_10 : Operation 766 [1/9] (3.20ns)   --->   "%urem_ln28 = urem i5 %shl_ln, 13" [pool/pooling.cpp:28]   --->   Operation 766 'urem' 'urem_ln28' <Predicate = (!icmp_ln10)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 767 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i5 %urem_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 767 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_3 = add i12 96, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 768 'add' 'add_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 769 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_4 = add i12 %zext_ln35, %add_ln28_3" [pool/pooling.cpp:28]   --->   Operation 769 'add' 'add_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln28_2 = sext i12 %add_ln28_4 to i64" [pool/pooling.cpp:28]   --->   Operation 770 'sext' 'sext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 771 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_5 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 771 'getelementptr' 'conv_1_out_0_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 772 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_5 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 772 'getelementptr' 'conv_1_out_1_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 773 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_5 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 773 'getelementptr' 'conv_1_out_2_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 774 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_5 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 774 'getelementptr' 'conv_1_out_3_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 775 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_5 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 775 'getelementptr' 'conv_1_out_4_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 776 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_5 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 776 'getelementptr' 'conv_1_out_5_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 777 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_5 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 777 'getelementptr' 'conv_1_out_6_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 778 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_5 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 778 'getelementptr' 'conv_1_out_7_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 779 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_5 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 779 'getelementptr' 'conv_1_out_8_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 780 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_5 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 780 'getelementptr' 'conv_1_out_9_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 781 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_5 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 781 'getelementptr' 'conv_1_out_10_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 782 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_5 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 782 'getelementptr' 'conv_1_out_11_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 783 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_5 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 783 'getelementptr' 'conv_1_out_12_addr_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 784 [1/1] (2.60ns)   --->   "%tmp_2 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load, float %conv_1_out_1_load, float %conv_1_out_2_load, float %conv_1_out_3_load, float %conv_1_out_4_load, float %conv_1_out_5_load, float %conv_1_out_6_load, float %conv_1_out_7_load, float %conv_1_out_8_load, float %conv_1_out_9_load, float %conv_1_out_10_load, float %conv_1_out_11_load, float %conv_1_out_12_load, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 784 'mux' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 785 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %tmp_2 to i32" [pool/pooling.cpp:28]   --->   Operation 785 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 786 'partselect' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 787 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 788 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_3, -1" [pool/pooling.cpp:28]   --->   Operation 788 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 789 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28_2, 0" [pool/pooling.cpp:28]   --->   Operation 789 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 790 'or' 'or_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 791 [1/1] (6.78ns)   --->   "%tmp_4 = fcmp ogt float %tmp_2, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 791 'fcmp' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %tmp_4" [pool/pooling.cpp:28]   --->   Operation 792 'and' 'and_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 793 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %tmp_2, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 793 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 794 [1/1] (2.60ns)   --->   "%tmp_5 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_1, float %conv_1_out_1_load_1, float %conv_1_out_2_load_1, float %conv_1_out_3_load_1, float %conv_1_out_4_load_1, float %conv_1_out_5_load_1, float %conv_1_out_6_load_1, float %conv_1_out_7_load_1, float %conv_1_out_8_load_1, float %conv_1_out_9_load_1, float %conv_1_out_10_load_1, float %conv_1_out_11_load_1, float %conv_1_out_12_load_1, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 794 'mux' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 795 [1/1] (1.94ns)   --->   "%add_ln28_40 = add i15 64, %trunc_ln28_5" [pool/pooling.cpp:28]   --->   Operation 795 'add' 'add_ln28_40' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_235 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_40, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 796 'partselect' 'tmp_235' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_236 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_235, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 797 'bitconcatenate' 'tmp_236' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln28_20 = zext i15 %tmp_236 to i64" [pool/pooling.cpp:28]   --->   Operation 798 'zext' 'zext_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 799 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_6 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 799 'getelementptr' 'conv_1_out_0_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 800 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_6 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 800 'getelementptr' 'conv_1_out_1_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 801 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_6 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 801 'getelementptr' 'conv_1_out_2_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 802 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_6 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 802 'getelementptr' 'conv_1_out_3_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 803 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_6 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 803 'getelementptr' 'conv_1_out_4_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 804 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_6 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 804 'getelementptr' 'conv_1_out_5_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 805 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_6 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 805 'getelementptr' 'conv_1_out_6_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 806 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_6 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 806 'getelementptr' 'conv_1_out_7_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 807 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_6 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 807 'getelementptr' 'conv_1_out_8_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 808 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_6 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 808 'getelementptr' 'conv_1_out_9_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 809 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_6 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 809 'getelementptr' 'conv_1_out_10_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 810 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_6 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 810 'getelementptr' 'conv_1_out_11_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 811 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_6 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 811 'getelementptr' 'conv_1_out_12_addr_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 812 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_2 = load float* %conv_1_out_1_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 812 'load' 'conv_1_out_1_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 813 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_2 = load float* %conv_1_out_2_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 813 'load' 'conv_1_out_2_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 814 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_2 = load float* %conv_1_out_3_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 814 'load' 'conv_1_out_3_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 815 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_2 = load float* %conv_1_out_4_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 815 'load' 'conv_1_out_4_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 816 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_2 = load float* %conv_1_out_5_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 816 'load' 'conv_1_out_5_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 817 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_2 = load float* %conv_1_out_6_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 817 'load' 'conv_1_out_6_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 818 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_2 = load float* %conv_1_out_7_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 818 'load' 'conv_1_out_7_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 819 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_2 = load float* %conv_1_out_8_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 819 'load' 'conv_1_out_8_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 820 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_2 = load float* %conv_1_out_9_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 820 'load' 'conv_1_out_9_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 821 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_2 = load float* %conv_1_out_10_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 821 'load' 'conv_1_out_10_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 822 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_2 = load float* %conv_1_out_11_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 822 'load' 'conv_1_out_11_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 823 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_2 = load float* %conv_1_out_12_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 823 'load' 'conv_1_out_12_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 824 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_2 = load float* %conv_1_out_0_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 824 'load' 'conv_1_out_0_load_2' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 825 [1/1] (2.60ns)   --->   "%tmp_9 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_2, float %conv_1_out_2_load_2, float %conv_1_out_3_load_2, float %conv_1_out_4_load_2, float %conv_1_out_5_load_2, float %conv_1_out_6_load_2, float %conv_1_out_7_load_2, float %conv_1_out_8_load_2, float %conv_1_out_9_load_2, float %conv_1_out_10_load_2, float %conv_1_out_11_load_2, float %conv_1_out_12_load_2, float %conv_1_out_0_load_2, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 825 'mux' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 826 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_3 = load float* %conv_1_out_1_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 826 'load' 'conv_1_out_1_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 827 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_3 = load float* %conv_1_out_2_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 827 'load' 'conv_1_out_2_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 828 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_3 = load float* %conv_1_out_3_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 828 'load' 'conv_1_out_3_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 829 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_3 = load float* %conv_1_out_4_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 829 'load' 'conv_1_out_4_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 830 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_3 = load float* %conv_1_out_5_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 830 'load' 'conv_1_out_5_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 831 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_3 = load float* %conv_1_out_6_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 831 'load' 'conv_1_out_6_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 832 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_3 = load float* %conv_1_out_7_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 832 'load' 'conv_1_out_7_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 833 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_3 = load float* %conv_1_out_8_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 833 'load' 'conv_1_out_8_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 834 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_3 = load float* %conv_1_out_9_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 834 'load' 'conv_1_out_9_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 835 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_3 = load float* %conv_1_out_10_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 835 'load' 'conv_1_out_10_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 836 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_3 = load float* %conv_1_out_11_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 836 'load' 'conv_1_out_11_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 837 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_3 = load float* %conv_1_out_12_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 837 'load' 'conv_1_out_12_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 838 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_3 = load float* %conv_1_out_0_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 838 'load' 'conv_1_out_0_load_3' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 839 [1/1] (2.60ns)   --->   "%tmp_12 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_3, float %conv_1_out_2_load_3, float %conv_1_out_3_load_3, float %conv_1_out_4_load_3, float %conv_1_out_5_load_3, float %conv_1_out_6_load_3, float %conv_1_out_7_load_3, float %conv_1_out_8_load_3, float %conv_1_out_9_load_3, float %conv_1_out_10_load_3, float %conv_1_out_11_load_3, float %conv_1_out_12_load_3, float %conv_1_out_0_load_3, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 839 'mux' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 840 [1/1] (2.60ns)   --->   "%tmp_16 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_4, float %conv_1_out_1_load_4, float %conv_1_out_2_load_4, float %conv_1_out_3_load_4, float %conv_1_out_4_load_4, float %conv_1_out_5_load_4, float %conv_1_out_6_load_4, float %conv_1_out_7_load_4, float %conv_1_out_8_load_4, float %conv_1_out_9_load_4, float %conv_1_out_10_load_4, float %conv_1_out_11_load_4, float %conv_1_out_12_load_4, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 840 'mux' 'tmp_16' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 841 [1/1] (0.00ns)   --->   "%bitcast_ln28_7 = bitcast float %tmp_16 to i32" [pool/pooling.cpp:28]   --->   Operation 841 'bitcast' 'bitcast_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_7, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 842 'partselect' 'tmp_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 843 [1/1] (0.00ns)   --->   "%trunc_ln28_11 = trunc i32 %bitcast_ln28_7 to i23" [pool/pooling.cpp:28]   --->   Operation 843 'trunc' 'trunc_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_10 : Operation 844 [1/1] (1.55ns)   --->   "%icmp_ln28_14 = icmp ne i8 %tmp_17, -1" [pool/pooling.cpp:28]   --->   Operation 844 'icmp' 'icmp_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 845 [1/1] (2.44ns)   --->   "%icmp_ln28_15 = icmp eq i23 %trunc_ln28_11, 0" [pool/pooling.cpp:28]   --->   Operation 845 'icmp' 'icmp_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_4)   --->   "%or_ln28_7 = or i1 %icmp_ln28_15, %icmp_ln28_14" [pool/pooling.cpp:28]   --->   Operation 846 'or' 'or_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 847 [1/1] (6.78ns)   --->   "%tmp_18 = fcmp ogt float %tmp_16, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 847 'fcmp' 'tmp_18' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_4)   --->   "%and_ln28_7 = and i1 %or_ln28_7, %tmp_18" [pool/pooling.cpp:28]   --->   Operation 848 'and' 'and_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 849 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_4 = select i1 %and_ln28_7, float %tmp_16, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 849 'select' 'select_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 850 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_5 = load float* %conv_1_out_0_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 850 'load' 'conv_1_out_0_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 851 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_5 = load float* %conv_1_out_1_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 851 'load' 'conv_1_out_1_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 852 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_5 = load float* %conv_1_out_2_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 852 'load' 'conv_1_out_2_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 853 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_5 = load float* %conv_1_out_3_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 853 'load' 'conv_1_out_3_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 854 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_5 = load float* %conv_1_out_4_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 854 'load' 'conv_1_out_4_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 855 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_5 = load float* %conv_1_out_5_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 855 'load' 'conv_1_out_5_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 856 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_5 = load float* %conv_1_out_6_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 856 'load' 'conv_1_out_6_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 857 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_5 = load float* %conv_1_out_7_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 857 'load' 'conv_1_out_7_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 858 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_5 = load float* %conv_1_out_8_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 858 'load' 'conv_1_out_8_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 859 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_5 = load float* %conv_1_out_9_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 859 'load' 'conv_1_out_9_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 860 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_5 = load float* %conv_1_out_10_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 860 'load' 'conv_1_out_10_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 861 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_5 = load float* %conv_1_out_11_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 861 'load' 'conv_1_out_11_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 862 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_5 = load float* %conv_1_out_12_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 862 'load' 'conv_1_out_12_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 863 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_6 = load float* %conv_1_out_1_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 863 'load' 'conv_1_out_1_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 864 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_6 = load float* %conv_1_out_2_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 864 'load' 'conv_1_out_2_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 865 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_6 = load float* %conv_1_out_3_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 865 'load' 'conv_1_out_3_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 866 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_6 = load float* %conv_1_out_4_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 866 'load' 'conv_1_out_4_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 867 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_6 = load float* %conv_1_out_5_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 867 'load' 'conv_1_out_5_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 868 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_6 = load float* %conv_1_out_6_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 868 'load' 'conv_1_out_6_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 869 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_6 = load float* %conv_1_out_7_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 869 'load' 'conv_1_out_7_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 870 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_6 = load float* %conv_1_out_8_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 870 'load' 'conv_1_out_8_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 871 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_6 = load float* %conv_1_out_9_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 871 'load' 'conv_1_out_9_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 872 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_6 = load float* %conv_1_out_10_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 872 'load' 'conv_1_out_10_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 873 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_6 = load float* %conv_1_out_11_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 873 'load' 'conv_1_out_11_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 874 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_6 = load float* %conv_1_out_12_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 874 'load' 'conv_1_out_12_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 875 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_6 = load float* %conv_1_out_0_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 875 'load' 'conv_1_out_0_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_10 : Operation 876 [1/1] (2.60ns)   --->   "%tmp_31 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_8, float %conv_1_out_1_load_8, float %conv_1_out_2_load_8, float %conv_1_out_3_load_8, float %conv_1_out_4_load_8, float %conv_1_out_5_load_8, float %conv_1_out_6_load_8, float %conv_1_out_7_load_8, float %conv_1_out_8_load_8, float %conv_1_out_9_load_8, float %conv_1_out_10_load_8, float %conv_1_out_11_load_8, float %conv_1_out_12_load_8, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 876 'mux' 'tmp_31' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 877 [1/1] (2.60ns)   --->   "%tmp_46 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_12, float %conv_1_out_1_load_12, float %conv_1_out_2_load_12, float %conv_1_out_3_load_12, float %conv_1_out_4_load_12, float %conv_1_out_5_load_12, float %conv_1_out_6_load_12, float %conv_1_out_7_load_12, float %conv_1_out_8_load_12, float %conv_1_out_9_load_12, float %conv_1_out_10_load_12, float %conv_1_out_11_load_12, float %conv_1_out_12_load_12, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 877 'mux' 'tmp_46' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 878 [1/1] (2.60ns)   --->   "%tmp_61 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_16, float %conv_1_out_1_load_16, float %conv_1_out_2_load_16, float %conv_1_out_3_load_16, float %conv_1_out_4_load_16, float %conv_1_out_5_load_16, float %conv_1_out_6_load_16, float %conv_1_out_7_load_16, float %conv_1_out_8_load_16, float %conv_1_out_9_load_16, float %conv_1_out_10_load_16, float %conv_1_out_11_load_16, float %conv_1_out_12_load_16, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 878 'mux' 'tmp_61' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 879 [1/1] (2.60ns)   --->   "%tmp_76 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_20, float %conv_1_out_1_load_20, float %conv_1_out_2_load_20, float %conv_1_out_3_load_20, float %conv_1_out_4_load_20, float %conv_1_out_5_load_20, float %conv_1_out_6_load_20, float %conv_1_out_7_load_20, float %conv_1_out_8_load_20, float %conv_1_out_9_load_20, float %conv_1_out_10_load_20, float %conv_1_out_11_load_20, float %conv_1_out_12_load_20, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 879 'mux' 'tmp_76' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 880 [1/1] (2.60ns)   --->   "%tmp_91 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_24, float %conv_1_out_1_load_24, float %conv_1_out_2_load_24, float %conv_1_out_3_load_24, float %conv_1_out_4_load_24, float %conv_1_out_5_load_24, float %conv_1_out_6_load_24, float %conv_1_out_7_load_24, float %conv_1_out_8_load_24, float %conv_1_out_9_load_24, float %conv_1_out_10_load_24, float %conv_1_out_11_load_24, float %conv_1_out_12_load_24, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 880 'mux' 'tmp_91' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 881 [1/1] (2.60ns)   --->   "%tmp_106 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_28, float %conv_1_out_1_load_28, float %conv_1_out_2_load_28, float %conv_1_out_3_load_28, float %conv_1_out_4_load_28, float %conv_1_out_5_load_28, float %conv_1_out_6_load_28, float %conv_1_out_7_load_28, float %conv_1_out_8_load_28, float %conv_1_out_9_load_28, float %conv_1_out_10_load_28, float %conv_1_out_11_load_28, float %conv_1_out_12_load_28, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 881 'mux' 'tmp_106' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 882 [1/1] (2.60ns)   --->   "%tmp_121 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_32, float %conv_1_out_1_load_32, float %conv_1_out_2_load_32, float %conv_1_out_3_load_32, float %conv_1_out_4_load_32, float %conv_1_out_5_load_32, float %conv_1_out_6_load_32, float %conv_1_out_7_load_32, float %conv_1_out_8_load_32, float %conv_1_out_9_load_32, float %conv_1_out_10_load_32, float %conv_1_out_11_load_32, float %conv_1_out_12_load_32, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 882 'mux' 'tmp_121' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 883 [1/1] (2.60ns)   --->   "%tmp_136 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_36, float %conv_1_out_1_load_36, float %conv_1_out_2_load_36, float %conv_1_out_3_load_36, float %conv_1_out_4_load_36, float %conv_1_out_5_load_36, float %conv_1_out_6_load_36, float %conv_1_out_7_load_36, float %conv_1_out_8_load_36, float %conv_1_out_9_load_36, float %conv_1_out_10_load_36, float %conv_1_out_11_load_36, float %conv_1_out_12_load_36, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 883 'mux' 'tmp_136' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 884 [1/1] (2.60ns)   --->   "%tmp_151 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_40, float %conv_1_out_1_load_40, float %conv_1_out_2_load_40, float %conv_1_out_3_load_40, float %conv_1_out_4_load_40, float %conv_1_out_5_load_40, float %conv_1_out_6_load_40, float %conv_1_out_7_load_40, float %conv_1_out_8_load_40, float %conv_1_out_9_load_40, float %conv_1_out_10_load_40, float %conv_1_out_11_load_40, float %conv_1_out_12_load_40, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 884 'mux' 'tmp_151' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 885 [1/1] (2.60ns)   --->   "%tmp_166 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_44, float %conv_1_out_1_load_44, float %conv_1_out_2_load_44, float %conv_1_out_3_load_44, float %conv_1_out_4_load_44, float %conv_1_out_5_load_44, float %conv_1_out_6_load_44, float %conv_1_out_7_load_44, float %conv_1_out_8_load_44, float %conv_1_out_9_load_44, float %conv_1_out_10_load_44, float %conv_1_out_11_load_44, float %conv_1_out_12_load_44, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 885 'mux' 'tmp_166' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 886 [1/1] (2.60ns)   --->   "%tmp_181 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_48, float %conv_1_out_1_load_48, float %conv_1_out_2_load_48, float %conv_1_out_3_load_48, float %conv_1_out_4_load_48, float %conv_1_out_5_load_48, float %conv_1_out_6_load_48, float %conv_1_out_7_load_48, float %conv_1_out_8_load_48, float %conv_1_out_9_load_48, float %conv_1_out_10_load_48, float %conv_1_out_11_load_48, float %conv_1_out_12_load_48, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 886 'mux' 'tmp_181' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.76>
ST_11 : Operation 887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_6 = add i12 160, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 887 'add' 'add_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 888 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_7 = add i12 %zext_ln35, %add_ln28_6" [pool/pooling.cpp:28]   --->   Operation 888 'add' 'add_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln28_3 = sext i12 %add_ln28_7 to i64" [pool/pooling.cpp:28]   --->   Operation 889 'sext' 'sext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 890 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_9 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 890 'getelementptr' 'conv_1_out_0_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 891 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_9 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 891 'getelementptr' 'conv_1_out_1_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 892 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_9 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 892 'getelementptr' 'conv_1_out_2_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 893 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_9 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 893 'getelementptr' 'conv_1_out_3_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 894 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_9 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 894 'getelementptr' 'conv_1_out_4_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 895 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_9 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 895 'getelementptr' 'conv_1_out_5_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 896 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_9 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 896 'getelementptr' 'conv_1_out_6_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 897 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_9 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 897 'getelementptr' 'conv_1_out_7_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 898 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_9 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 898 'getelementptr' 'conv_1_out_8_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 899 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_9 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 899 'getelementptr' 'conv_1_out_9_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 900 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_9 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 900 'getelementptr' 'conv_1_out_10_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 901 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_9 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 901 'getelementptr' 'conv_1_out_11_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 902 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_9 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 902 'getelementptr' 'conv_1_out_12_addr_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_41 = add i12 96, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 903 'add' 'add_ln28_41' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 904 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_42 = add i12 %zext_ln35, %add_ln28_41" [pool/pooling.cpp:28]   --->   Operation 904 'add' 'add_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln28_16 = sext i12 %add_ln28_42 to i64" [pool/pooling.cpp:28]   --->   Operation 905 'sext' 'sext_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 906 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_7 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 906 'getelementptr' 'conv_1_out_0_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 907 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_7 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 907 'getelementptr' 'conv_1_out_1_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 908 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_7 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 908 'getelementptr' 'conv_1_out_2_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 909 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_7 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 909 'getelementptr' 'conv_1_out_3_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 910 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_7 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 910 'getelementptr' 'conv_1_out_4_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 911 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_7 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 911 'getelementptr' 'conv_1_out_5_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 912 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_7 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 912 'getelementptr' 'conv_1_out_6_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 913 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_7 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 913 'getelementptr' 'conv_1_out_7_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 914 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_7 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 914 'getelementptr' 'conv_1_out_8_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 915 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_7 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 915 'getelementptr' 'conv_1_out_9_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 916 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_7 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 916 'getelementptr' 'conv_1_out_10_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 917 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_7 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 917 'getelementptr' 'conv_1_out_11_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 918 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_7 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 918 'getelementptr' 'conv_1_out_12_addr_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 919 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_5 = load float* %conv_1_out_0_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 919 'load' 'conv_1_out_0_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 920 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_5 = load float* %conv_1_out_1_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 920 'load' 'conv_1_out_1_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 921 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_5 = load float* %conv_1_out_2_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 921 'load' 'conv_1_out_2_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 922 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_5 = load float* %conv_1_out_3_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 922 'load' 'conv_1_out_3_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 923 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_5 = load float* %conv_1_out_4_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 923 'load' 'conv_1_out_4_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 924 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_5 = load float* %conv_1_out_5_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 924 'load' 'conv_1_out_5_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 925 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_5 = load float* %conv_1_out_6_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 925 'load' 'conv_1_out_6_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 926 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_5 = load float* %conv_1_out_7_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 926 'load' 'conv_1_out_7_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 927 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_5 = load float* %conv_1_out_8_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 927 'load' 'conv_1_out_8_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 928 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_5 = load float* %conv_1_out_9_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 928 'load' 'conv_1_out_9_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 929 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_5 = load float* %conv_1_out_10_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 929 'load' 'conv_1_out_10_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 930 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_5 = load float* %conv_1_out_11_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 930 'load' 'conv_1_out_11_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 931 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_5 = load float* %conv_1_out_12_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 931 'load' 'conv_1_out_12_load_5' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 932 [1/1] (2.60ns)   --->   "%tmp_19 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_5, float %conv_1_out_1_load_5, float %conv_1_out_2_load_5, float %conv_1_out_3_load_5, float %conv_1_out_4_load_5, float %conv_1_out_5_load_5, float %conv_1_out_6_load_5, float %conv_1_out_7_load_5, float %conv_1_out_8_load_5, float %conv_1_out_9_load_5, float %conv_1_out_10_load_5, float %conv_1_out_11_load_5, float %conv_1_out_12_load_5, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 932 'mux' 'tmp_19' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 933 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_6 = load float* %conv_1_out_1_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 933 'load' 'conv_1_out_1_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 934 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_6 = load float* %conv_1_out_2_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 934 'load' 'conv_1_out_2_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 935 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_6 = load float* %conv_1_out_3_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 935 'load' 'conv_1_out_3_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 936 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_6 = load float* %conv_1_out_4_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 936 'load' 'conv_1_out_4_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 937 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_6 = load float* %conv_1_out_5_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 937 'load' 'conv_1_out_5_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 938 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_6 = load float* %conv_1_out_6_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 938 'load' 'conv_1_out_6_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 939 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_6 = load float* %conv_1_out_7_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 939 'load' 'conv_1_out_7_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 940 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_6 = load float* %conv_1_out_8_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 940 'load' 'conv_1_out_8_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 941 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_6 = load float* %conv_1_out_9_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 941 'load' 'conv_1_out_9_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 942 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_6 = load float* %conv_1_out_10_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 942 'load' 'conv_1_out_10_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 943 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_6 = load float* %conv_1_out_11_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 943 'load' 'conv_1_out_11_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 944 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_6 = load float* %conv_1_out_12_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 944 'load' 'conv_1_out_12_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 945 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_6 = load float* %conv_1_out_0_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 945 'load' 'conv_1_out_0_load_6' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 946 [1/1] (2.60ns)   --->   "%tmp_23 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_6, float %conv_1_out_2_load_6, float %conv_1_out_3_load_6, float %conv_1_out_4_load_6, float %conv_1_out_5_load_6, float %conv_1_out_6_load_6, float %conv_1_out_7_load_6, float %conv_1_out_8_load_6, float %conv_1_out_9_load_6, float %conv_1_out_10_load_6, float %conv_1_out_11_load_6, float %conv_1_out_12_load_6, float %conv_1_out_0_load_6, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 946 'mux' 'tmp_23' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 947 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_7 = load float* %conv_1_out_1_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 947 'load' 'conv_1_out_1_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 948 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_7 = load float* %conv_1_out_2_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 948 'load' 'conv_1_out_2_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 949 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_7 = load float* %conv_1_out_3_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 949 'load' 'conv_1_out_3_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 950 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_7 = load float* %conv_1_out_4_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 950 'load' 'conv_1_out_4_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 951 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_7 = load float* %conv_1_out_5_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 951 'load' 'conv_1_out_5_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 952 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_7 = load float* %conv_1_out_6_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 952 'load' 'conv_1_out_6_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 953 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_7 = load float* %conv_1_out_7_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 953 'load' 'conv_1_out_7_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 954 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_7 = load float* %conv_1_out_8_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 954 'load' 'conv_1_out_8_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 955 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_7 = load float* %conv_1_out_9_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 955 'load' 'conv_1_out_9_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 956 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_7 = load float* %conv_1_out_10_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 956 'load' 'conv_1_out_10_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 957 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_7 = load float* %conv_1_out_11_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 957 'load' 'conv_1_out_11_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 958 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_7 = load float* %conv_1_out_12_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 958 'load' 'conv_1_out_12_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 959 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_7 = load float* %conv_1_out_0_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 959 'load' 'conv_1_out_0_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 960 [1/1] (0.00ns)   --->   "%bitcast_ln28_14 = bitcast float %tmp_31 to i32" [pool/pooling.cpp:28]   --->   Operation 960 'bitcast' 'bitcast_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_14, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 961 'partselect' 'tmp_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 962 [1/1] (0.00ns)   --->   "%trunc_ln28_18 = trunc i32 %bitcast_ln28_14 to i23" [pool/pooling.cpp:28]   --->   Operation 962 'trunc' 'trunc_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 963 [1/1] (1.55ns)   --->   "%icmp_ln28_28 = icmp ne i8 %tmp_32, -1" [pool/pooling.cpp:28]   --->   Operation 963 'icmp' 'icmp_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 964 [1/1] (2.44ns)   --->   "%icmp_ln28_29 = icmp eq i23 %trunc_ln28_18, 0" [pool/pooling.cpp:28]   --->   Operation 964 'icmp' 'icmp_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 965 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_8)   --->   "%or_ln28_14 = or i1 %icmp_ln28_29, %icmp_ln28_28" [pool/pooling.cpp:28]   --->   Operation 965 'or' 'or_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 966 [1/1] (6.78ns)   --->   "%tmp_33 = fcmp ogt float %tmp_31, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 966 'fcmp' 'tmp_33' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_8)   --->   "%and_ln28_14 = and i1 %or_ln28_14, %tmp_33" [pool/pooling.cpp:28]   --->   Operation 967 'and' 'and_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 968 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_8 = select i1 %and_ln28_14, float %tmp_31, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 968 'select' 'select_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 969 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_9 = load float* %conv_1_out_0_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 969 'load' 'conv_1_out_0_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 970 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_9 = load float* %conv_1_out_1_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 970 'load' 'conv_1_out_1_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 971 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_9 = load float* %conv_1_out_2_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 971 'load' 'conv_1_out_2_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 972 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_9 = load float* %conv_1_out_3_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 972 'load' 'conv_1_out_3_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 973 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_9 = load float* %conv_1_out_4_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 973 'load' 'conv_1_out_4_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 974 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_9 = load float* %conv_1_out_5_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 974 'load' 'conv_1_out_5_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 975 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_9 = load float* %conv_1_out_6_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 975 'load' 'conv_1_out_6_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 976 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_9 = load float* %conv_1_out_7_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 976 'load' 'conv_1_out_7_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 977 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_9 = load float* %conv_1_out_8_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 977 'load' 'conv_1_out_8_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 978 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_9 = load float* %conv_1_out_9_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 978 'load' 'conv_1_out_9_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 979 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_9 = load float* %conv_1_out_10_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 979 'load' 'conv_1_out_10_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 980 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_9 = load float* %conv_1_out_11_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 980 'load' 'conv_1_out_11_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 981 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_9 = load float* %conv_1_out_12_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 981 'load' 'conv_1_out_12_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_11 : Operation 982 [1/1] (0.00ns)   --->   "%bitcast_ln28_21 = bitcast float %tmp_46 to i32" [pool/pooling.cpp:28]   --->   Operation 982 'bitcast' 'bitcast_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_21, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 983 'partselect' 'tmp_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 984 [1/1] (0.00ns)   --->   "%trunc_ln28_25 = trunc i32 %bitcast_ln28_21 to i23" [pool/pooling.cpp:28]   --->   Operation 984 'trunc' 'trunc_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_11 : Operation 985 [1/1] (1.55ns)   --->   "%icmp_ln28_42 = icmp ne i8 %tmp_47, -1" [pool/pooling.cpp:28]   --->   Operation 985 'icmp' 'icmp_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 986 [1/1] (2.44ns)   --->   "%icmp_ln28_43 = icmp eq i23 %trunc_ln28_25, 0" [pool/pooling.cpp:28]   --->   Operation 986 'icmp' 'icmp_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_12)   --->   "%or_ln28_21 = or i1 %icmp_ln28_43, %icmp_ln28_42" [pool/pooling.cpp:28]   --->   Operation 987 'or' 'or_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 988 [1/1] (6.78ns)   --->   "%tmp_48 = fcmp ogt float %tmp_46, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 988 'fcmp' 'tmp_48' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 989 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_12)   --->   "%and_ln28_21 = and i1 %or_ln28_21, %tmp_48" [pool/pooling.cpp:28]   --->   Operation 989 'and' 'and_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 990 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_12 = select i1 %and_ln28_21, float %tmp_46, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 990 'select' 'select_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.76>
ST_12 : Operation 991 [1/1] (1.94ns)   --->   "%add_ln28_43 = add i15 128, %trunc_ln28_5" [pool/pooling.cpp:28]   --->   Operation 991 'add' 'add_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 992 [1/1] (0.00ns)   --->   "%tmp_237 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_43, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 992 'partselect' 'tmp_237' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_238 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_237, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 993 'bitconcatenate' 'tmp_238' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln28_21 = zext i15 %tmp_238 to i64" [pool/pooling.cpp:28]   --->   Operation 994 'zext' 'zext_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 995 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_10 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 995 'getelementptr' 'conv_1_out_0_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_44 = add i12 160, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 996 'add' 'add_ln28_44' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 997 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_45 = add i12 %zext_ln35, %add_ln28_44" [pool/pooling.cpp:28]   --->   Operation 997 'add' 'add_ln28_45' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln28_17 = sext i12 %add_ln28_45 to i64" [pool/pooling.cpp:28]   --->   Operation 998 'sext' 'sext_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 999 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_11 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 999 'getelementptr' 'conv_1_out_0_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1000 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_10 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1000 'getelementptr' 'conv_1_out_1_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1001 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_11 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1001 'getelementptr' 'conv_1_out_1_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1002 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_10 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1002 'getelementptr' 'conv_1_out_2_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1003 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_11 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1003 'getelementptr' 'conv_1_out_2_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1004 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_10 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1004 'getelementptr' 'conv_1_out_3_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1005 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_11 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1005 'getelementptr' 'conv_1_out_3_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1006 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_10 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1006 'getelementptr' 'conv_1_out_4_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1007 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_11 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1007 'getelementptr' 'conv_1_out_4_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1008 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_10 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1008 'getelementptr' 'conv_1_out_5_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1009 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_11 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1009 'getelementptr' 'conv_1_out_5_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1010 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_10 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1010 'getelementptr' 'conv_1_out_6_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1011 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_11 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1011 'getelementptr' 'conv_1_out_6_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1012 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_10 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1012 'getelementptr' 'conv_1_out_7_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1013 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_11 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1013 'getelementptr' 'conv_1_out_7_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1014 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_10 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1014 'getelementptr' 'conv_1_out_8_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1015 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_11 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1015 'getelementptr' 'conv_1_out_8_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1016 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_10 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1016 'getelementptr' 'conv_1_out_9_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1017 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_11 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1017 'getelementptr' 'conv_1_out_9_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1018 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_10 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1018 'getelementptr' 'conv_1_out_10_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1019 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_11 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1019 'getelementptr' 'conv_1_out_10_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1020 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_10 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1020 'getelementptr' 'conv_1_out_11_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1021 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_11 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1021 'getelementptr' 'conv_1_out_11_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1022 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_10 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1022 'getelementptr' 'conv_1_out_12_addr_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1023 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_11 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 1023 'getelementptr' 'conv_1_out_12_addr_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1024 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_7 = load float* %conv_1_out_1_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1024 'load' 'conv_1_out_1_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1025 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_7 = load float* %conv_1_out_2_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1025 'load' 'conv_1_out_2_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1026 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_7 = load float* %conv_1_out_3_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1026 'load' 'conv_1_out_3_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1027 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_7 = load float* %conv_1_out_4_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1027 'load' 'conv_1_out_4_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1028 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_7 = load float* %conv_1_out_5_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1028 'load' 'conv_1_out_5_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1029 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_7 = load float* %conv_1_out_6_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1029 'load' 'conv_1_out_6_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1030 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_7 = load float* %conv_1_out_7_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1030 'load' 'conv_1_out_7_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1031 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_7 = load float* %conv_1_out_8_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1031 'load' 'conv_1_out_8_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1032 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_7 = load float* %conv_1_out_9_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1032 'load' 'conv_1_out_9_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1033 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_7 = load float* %conv_1_out_10_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1033 'load' 'conv_1_out_10_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1034 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_7 = load float* %conv_1_out_11_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1034 'load' 'conv_1_out_11_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1035 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_7 = load float* %conv_1_out_12_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1035 'load' 'conv_1_out_12_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1036 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_7 = load float* %conv_1_out_0_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 1036 'load' 'conv_1_out_0_load_7' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1037 [1/1] (2.60ns)   --->   "%tmp_27 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_7, float %conv_1_out_2_load_7, float %conv_1_out_3_load_7, float %conv_1_out_4_load_7, float %conv_1_out_5_load_7, float %conv_1_out_6_load_7, float %conv_1_out_7_load_7, float %conv_1_out_8_load_7, float %conv_1_out_9_load_7, float %conv_1_out_10_load_7, float %conv_1_out_11_load_7, float %conv_1_out_12_load_7, float %conv_1_out_0_load_7, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1037 'mux' 'tmp_27' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1038 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_9 = load float* %conv_1_out_0_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1038 'load' 'conv_1_out_0_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1039 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_9 = load float* %conv_1_out_1_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1039 'load' 'conv_1_out_1_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1040 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_9 = load float* %conv_1_out_2_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1040 'load' 'conv_1_out_2_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1041 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_9 = load float* %conv_1_out_3_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1041 'load' 'conv_1_out_3_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1042 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_9 = load float* %conv_1_out_4_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1042 'load' 'conv_1_out_4_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1043 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_9 = load float* %conv_1_out_5_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1043 'load' 'conv_1_out_5_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1044 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_9 = load float* %conv_1_out_6_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1044 'load' 'conv_1_out_6_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1045 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_9 = load float* %conv_1_out_7_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1045 'load' 'conv_1_out_7_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1046 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_9 = load float* %conv_1_out_8_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1046 'load' 'conv_1_out_8_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1047 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_9 = load float* %conv_1_out_9_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1047 'load' 'conv_1_out_9_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1048 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_9 = load float* %conv_1_out_10_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1048 'load' 'conv_1_out_10_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1049 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_9 = load float* %conv_1_out_11_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1049 'load' 'conv_1_out_11_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1050 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_9 = load float* %conv_1_out_12_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 1050 'load' 'conv_1_out_12_load_9' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1051 [1/1] (2.60ns)   --->   "%tmp_34 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_9, float %conv_1_out_1_load_9, float %conv_1_out_2_load_9, float %conv_1_out_3_load_9, float %conv_1_out_4_load_9, float %conv_1_out_5_load_9, float %conv_1_out_6_load_9, float %conv_1_out_7_load_9, float %conv_1_out_8_load_9, float %conv_1_out_9_load_9, float %conv_1_out_10_load_9, float %conv_1_out_11_load_9, float %conv_1_out_12_load_9, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1051 'mux' 'tmp_34' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1052 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_10 = load float* %conv_1_out_1_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1052 'load' 'conv_1_out_1_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1053 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_10 = load float* %conv_1_out_2_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1053 'load' 'conv_1_out_2_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1054 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_10 = load float* %conv_1_out_3_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1054 'load' 'conv_1_out_3_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1055 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_10 = load float* %conv_1_out_4_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1055 'load' 'conv_1_out_4_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1056 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_10 = load float* %conv_1_out_5_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1056 'load' 'conv_1_out_5_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1057 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_10 = load float* %conv_1_out_6_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1057 'load' 'conv_1_out_6_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1058 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_10 = load float* %conv_1_out_7_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1058 'load' 'conv_1_out_7_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1059 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_10 = load float* %conv_1_out_8_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1059 'load' 'conv_1_out_8_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1060 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_10 = load float* %conv_1_out_9_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1060 'load' 'conv_1_out_9_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1061 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_10 = load float* %conv_1_out_10_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1061 'load' 'conv_1_out_10_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1062 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_10 = load float* %conv_1_out_11_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1062 'load' 'conv_1_out_11_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1063 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_10 = load float* %conv_1_out_12_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1063 'load' 'conv_1_out_12_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1064 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_10 = load float* %conv_1_out_0_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1064 'load' 'conv_1_out_0_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1065 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_11 = load float* %conv_1_out_1_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1065 'load' 'conv_1_out_1_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1066 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_11 = load float* %conv_1_out_2_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1066 'load' 'conv_1_out_2_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1067 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_11 = load float* %conv_1_out_3_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1067 'load' 'conv_1_out_3_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1068 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_11 = load float* %conv_1_out_4_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1068 'load' 'conv_1_out_4_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1069 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_11 = load float* %conv_1_out_5_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1069 'load' 'conv_1_out_5_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1070 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_11 = load float* %conv_1_out_6_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1070 'load' 'conv_1_out_6_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1071 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_11 = load float* %conv_1_out_7_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1071 'load' 'conv_1_out_7_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1072 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_11 = load float* %conv_1_out_8_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1072 'load' 'conv_1_out_8_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1073 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_11 = load float* %conv_1_out_9_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1073 'load' 'conv_1_out_9_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1074 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_11 = load float* %conv_1_out_10_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1074 'load' 'conv_1_out_10_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1075 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_11 = load float* %conv_1_out_11_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1075 'load' 'conv_1_out_11_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1076 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_11 = load float* %conv_1_out_12_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1076 'load' 'conv_1_out_12_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1077 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_11 = load float* %conv_1_out_0_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1077 'load' 'conv_1_out_0_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_12 : Operation 1078 [1/1] (0.00ns)   --->   "%bitcast_ln28_28 = bitcast float %tmp_61 to i32" [pool/pooling.cpp:28]   --->   Operation 1078 'bitcast' 'bitcast_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1079 'partselect' 'tmp_62' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1080 [1/1] (0.00ns)   --->   "%trunc_ln28_32 = trunc i32 %bitcast_ln28_28 to i23" [pool/pooling.cpp:28]   --->   Operation 1080 'trunc' 'trunc_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1081 [1/1] (1.55ns)   --->   "%icmp_ln28_56 = icmp ne i8 %tmp_62, -1" [pool/pooling.cpp:28]   --->   Operation 1081 'icmp' 'icmp_ln28_56' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1082 [1/1] (2.44ns)   --->   "%icmp_ln28_57 = icmp eq i23 %trunc_ln28_32, 0" [pool/pooling.cpp:28]   --->   Operation 1082 'icmp' 'icmp_ln28_57' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_16)   --->   "%or_ln28_28 = or i1 %icmp_ln28_57, %icmp_ln28_56" [pool/pooling.cpp:28]   --->   Operation 1083 'or' 'or_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1084 [1/1] (6.78ns)   --->   "%tmp_63 = fcmp ogt float %tmp_61, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1084 'fcmp' 'tmp_63' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_16)   --->   "%and_ln28_28 = and i1 %or_ln28_28, %tmp_63" [pool/pooling.cpp:28]   --->   Operation 1085 'and' 'and_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1086 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_16 = select i1 %and_ln28_28, float %tmp_61, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1086 'select' 'select_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 1087 [1/1] (0.00ns)   --->   "%bitcast_ln28_35 = bitcast float %tmp_76 to i32" [pool/pooling.cpp:28]   --->   Operation 1087 'bitcast' 'bitcast_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_35, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1088 'partselect' 'tmp_77' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1089 [1/1] (0.00ns)   --->   "%trunc_ln28_39 = trunc i32 %bitcast_ln28_35 to i23" [pool/pooling.cpp:28]   --->   Operation 1089 'trunc' 'trunc_ln28_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_12 : Operation 1090 [1/1] (1.55ns)   --->   "%icmp_ln28_70 = icmp ne i8 %tmp_77, -1" [pool/pooling.cpp:28]   --->   Operation 1090 'icmp' 'icmp_ln28_70' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1091 [1/1] (2.44ns)   --->   "%icmp_ln28_71 = icmp eq i23 %trunc_ln28_39, 0" [pool/pooling.cpp:28]   --->   Operation 1091 'icmp' 'icmp_ln28_71' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_20)   --->   "%or_ln28_35 = or i1 %icmp_ln28_71, %icmp_ln28_70" [pool/pooling.cpp:28]   --->   Operation 1092 'or' 'or_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1093 [1/1] (6.78ns)   --->   "%tmp_78 = fcmp ogt float %tmp_76, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1093 'fcmp' 'tmp_78' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_20)   --->   "%and_ln28_35 = and i1 %or_ln28_35, %tmp_78" [pool/pooling.cpp:28]   --->   Operation 1094 'and' 'and_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1095 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_20 = select i1 %and_ln28_35, float %tmp_76, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1095 'select' 'select_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.76>
ST_13 : Operation 1096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_9 = add i12 224, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 1096 'add' 'add_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1097 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_10 = add i12 %zext_ln35, %add_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1097 'add' 'add_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln28_4 = sext i12 %add_ln28_10 to i64" [pool/pooling.cpp:28]   --->   Operation 1098 'sext' 'sext_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1099 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_13 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1099 'getelementptr' 'conv_1_out_0_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1100 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_13 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1100 'getelementptr' 'conv_1_out_1_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1101 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_13 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1101 'getelementptr' 'conv_1_out_2_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1102 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_13 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1102 'getelementptr' 'conv_1_out_3_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1103 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_13 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1103 'getelementptr' 'conv_1_out_4_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1104 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_13 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1104 'getelementptr' 'conv_1_out_5_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1105 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_13 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1105 'getelementptr' 'conv_1_out_6_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1106 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_13 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1106 'getelementptr' 'conv_1_out_7_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1107 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_13 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1107 'getelementptr' 'conv_1_out_8_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1108 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_13 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1108 'getelementptr' 'conv_1_out_9_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1109 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_13 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1109 'getelementptr' 'conv_1_out_10_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1110 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_13 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1110 'getelementptr' 'conv_1_out_11_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1111 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_13 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1111 'getelementptr' 'conv_1_out_12_addr_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1112 [1/1] (1.94ns)   --->   "%add_ln28_46 = add i15 192, %trunc_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1112 'add' 'add_ln28_46' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_239 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_46, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 1113 'partselect' 'tmp_239' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_240 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_239, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 1114 'bitconcatenate' 'tmp_240' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln28_22 = zext i15 %tmp_240 to i64" [pool/pooling.cpp:28]   --->   Operation 1115 'zext' 'zext_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1116 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_14 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1116 'getelementptr' 'conv_1_out_0_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1117 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_14 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1117 'getelementptr' 'conv_1_out_1_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1118 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_14 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1118 'getelementptr' 'conv_1_out_2_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1119 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_14 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1119 'getelementptr' 'conv_1_out_3_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1120 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_14 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1120 'getelementptr' 'conv_1_out_4_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1121 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_14 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1121 'getelementptr' 'conv_1_out_5_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1122 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_14 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1122 'getelementptr' 'conv_1_out_6_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1123 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_14 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1123 'getelementptr' 'conv_1_out_7_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1124 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_14 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1124 'getelementptr' 'conv_1_out_8_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1125 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_14 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1125 'getelementptr' 'conv_1_out_9_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1126 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_14 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1126 'getelementptr' 'conv_1_out_10_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1127 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_14 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1127 'getelementptr' 'conv_1_out_11_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1128 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_14 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1128 'getelementptr' 'conv_1_out_12_addr_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1129 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_10 = load float* %conv_1_out_1_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1129 'load' 'conv_1_out_1_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1130 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_10 = load float* %conv_1_out_2_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1130 'load' 'conv_1_out_2_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1131 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_10 = load float* %conv_1_out_3_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1131 'load' 'conv_1_out_3_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1132 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_10 = load float* %conv_1_out_4_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1132 'load' 'conv_1_out_4_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1133 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_10 = load float* %conv_1_out_5_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1133 'load' 'conv_1_out_5_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1134 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_10 = load float* %conv_1_out_6_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1134 'load' 'conv_1_out_6_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1135 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_10 = load float* %conv_1_out_7_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1135 'load' 'conv_1_out_7_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1136 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_10 = load float* %conv_1_out_8_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1136 'load' 'conv_1_out_8_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1137 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_10 = load float* %conv_1_out_9_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1137 'load' 'conv_1_out_9_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1138 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_10 = load float* %conv_1_out_10_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1138 'load' 'conv_1_out_10_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1139 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_10 = load float* %conv_1_out_11_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1139 'load' 'conv_1_out_11_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1140 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_10 = load float* %conv_1_out_12_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1140 'load' 'conv_1_out_12_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1141 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_10 = load float* %conv_1_out_0_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 1141 'load' 'conv_1_out_0_load_10' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1142 [1/1] (2.60ns)   --->   "%tmp_38 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_10, float %conv_1_out_2_load_10, float %conv_1_out_3_load_10, float %conv_1_out_4_load_10, float %conv_1_out_5_load_10, float %conv_1_out_6_load_10, float %conv_1_out_7_load_10, float %conv_1_out_8_load_10, float %conv_1_out_9_load_10, float %conv_1_out_10_load_10, float %conv_1_out_11_load_10, float %conv_1_out_12_load_10, float %conv_1_out_0_load_10, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1142 'mux' 'tmp_38' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1143 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_11 = load float* %conv_1_out_1_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1143 'load' 'conv_1_out_1_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1144 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_11 = load float* %conv_1_out_2_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1144 'load' 'conv_1_out_2_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1145 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_11 = load float* %conv_1_out_3_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1145 'load' 'conv_1_out_3_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1146 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_11 = load float* %conv_1_out_4_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1146 'load' 'conv_1_out_4_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1147 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_11 = load float* %conv_1_out_5_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1147 'load' 'conv_1_out_5_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1148 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_11 = load float* %conv_1_out_6_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1148 'load' 'conv_1_out_6_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1149 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_11 = load float* %conv_1_out_7_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1149 'load' 'conv_1_out_7_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1150 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_11 = load float* %conv_1_out_8_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1150 'load' 'conv_1_out_8_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1151 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_11 = load float* %conv_1_out_9_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1151 'load' 'conv_1_out_9_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1152 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_11 = load float* %conv_1_out_10_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1152 'load' 'conv_1_out_10_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1153 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_11 = load float* %conv_1_out_11_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1153 'load' 'conv_1_out_11_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1154 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_11 = load float* %conv_1_out_12_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1154 'load' 'conv_1_out_12_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1155 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_11 = load float* %conv_1_out_0_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 1155 'load' 'conv_1_out_0_load_11' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1156 [1/1] (2.60ns)   --->   "%tmp_42 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_11, float %conv_1_out_2_load_11, float %conv_1_out_3_load_11, float %conv_1_out_4_load_11, float %conv_1_out_5_load_11, float %conv_1_out_6_load_11, float %conv_1_out_7_load_11, float %conv_1_out_8_load_11, float %conv_1_out_9_load_11, float %conv_1_out_10_load_11, float %conv_1_out_11_load_11, float %conv_1_out_12_load_11, float %conv_1_out_0_load_11, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1156 'mux' 'tmp_42' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1157 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_13 = load float* %conv_1_out_0_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1157 'load' 'conv_1_out_0_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1158 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_13 = load float* %conv_1_out_1_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1158 'load' 'conv_1_out_1_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1159 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_13 = load float* %conv_1_out_2_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1159 'load' 'conv_1_out_2_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1160 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_13 = load float* %conv_1_out_3_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1160 'load' 'conv_1_out_3_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1161 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_13 = load float* %conv_1_out_4_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1161 'load' 'conv_1_out_4_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1162 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_13 = load float* %conv_1_out_5_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1162 'load' 'conv_1_out_5_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1163 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_13 = load float* %conv_1_out_6_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1163 'load' 'conv_1_out_6_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1164 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_13 = load float* %conv_1_out_7_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1164 'load' 'conv_1_out_7_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1165 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_13 = load float* %conv_1_out_8_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1165 'load' 'conv_1_out_8_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1166 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_13 = load float* %conv_1_out_9_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1166 'load' 'conv_1_out_9_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1167 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_13 = load float* %conv_1_out_10_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1167 'load' 'conv_1_out_10_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1168 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_13 = load float* %conv_1_out_11_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1168 'load' 'conv_1_out_11_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1169 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_13 = load float* %conv_1_out_12_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1169 'load' 'conv_1_out_12_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1170 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_14 = load float* %conv_1_out_1_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1170 'load' 'conv_1_out_1_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1171 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_14 = load float* %conv_1_out_2_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1171 'load' 'conv_1_out_2_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1172 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_14 = load float* %conv_1_out_3_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1172 'load' 'conv_1_out_3_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1173 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_14 = load float* %conv_1_out_4_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1173 'load' 'conv_1_out_4_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1174 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_14 = load float* %conv_1_out_5_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1174 'load' 'conv_1_out_5_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1175 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_14 = load float* %conv_1_out_6_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1175 'load' 'conv_1_out_6_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1176 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_14 = load float* %conv_1_out_7_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1176 'load' 'conv_1_out_7_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1177 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_14 = load float* %conv_1_out_8_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1177 'load' 'conv_1_out_8_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1178 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_14 = load float* %conv_1_out_9_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1178 'load' 'conv_1_out_9_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1179 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_14 = load float* %conv_1_out_10_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1179 'load' 'conv_1_out_10_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1180 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_14 = load float* %conv_1_out_11_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1180 'load' 'conv_1_out_11_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1181 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_14 = load float* %conv_1_out_12_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1181 'load' 'conv_1_out_12_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1182 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_14 = load float* %conv_1_out_0_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1182 'load' 'conv_1_out_0_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_13 : Operation 1183 [1/1] (0.00ns)   --->   "%bitcast_ln28_42 = bitcast float %tmp_91 to i32" [pool/pooling.cpp:28]   --->   Operation 1183 'bitcast' 'bitcast_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1184 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_42, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1184 'partselect' 'tmp_92' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1185 [1/1] (0.00ns)   --->   "%trunc_ln28_46 = trunc i32 %bitcast_ln28_42 to i23" [pool/pooling.cpp:28]   --->   Operation 1185 'trunc' 'trunc_ln28_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1186 [1/1] (1.55ns)   --->   "%icmp_ln28_84 = icmp ne i8 %tmp_92, -1" [pool/pooling.cpp:28]   --->   Operation 1186 'icmp' 'icmp_ln28_84' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1187 [1/1] (2.44ns)   --->   "%icmp_ln28_85 = icmp eq i23 %trunc_ln28_46, 0" [pool/pooling.cpp:28]   --->   Operation 1187 'icmp' 'icmp_ln28_85' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_24)   --->   "%or_ln28_42 = or i1 %icmp_ln28_85, %icmp_ln28_84" [pool/pooling.cpp:28]   --->   Operation 1188 'or' 'or_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1189 [1/1] (6.78ns)   --->   "%tmp_93 = fcmp ogt float %tmp_91, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1189 'fcmp' 'tmp_93' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_24)   --->   "%and_ln28_42 = and i1 %or_ln28_42, %tmp_93" [pool/pooling.cpp:28]   --->   Operation 1190 'and' 'and_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1191 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_24 = select i1 %and_ln28_42, float %tmp_91, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1191 'select' 'select_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 1192 [1/1] (0.00ns)   --->   "%bitcast_ln28_49 = bitcast float %tmp_106 to i32" [pool/pooling.cpp:28]   --->   Operation 1192 'bitcast' 'bitcast_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1193 [1/1] (0.00ns)   --->   "%tmp_107 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_49, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1193 'partselect' 'tmp_107' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1194 [1/1] (0.00ns)   --->   "%trunc_ln28_53 = trunc i32 %bitcast_ln28_49 to i23" [pool/pooling.cpp:28]   --->   Operation 1194 'trunc' 'trunc_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_13 : Operation 1195 [1/1] (1.55ns)   --->   "%icmp_ln28_98 = icmp ne i8 %tmp_107, -1" [pool/pooling.cpp:28]   --->   Operation 1195 'icmp' 'icmp_ln28_98' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1196 [1/1] (2.44ns)   --->   "%icmp_ln28_99 = icmp eq i23 %trunc_ln28_53, 0" [pool/pooling.cpp:28]   --->   Operation 1196 'icmp' 'icmp_ln28_99' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_28)   --->   "%or_ln28_49 = or i1 %icmp_ln28_99, %icmp_ln28_98" [pool/pooling.cpp:28]   --->   Operation 1197 'or' 'or_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1198 [1/1] (6.78ns)   --->   "%tmp_108 = fcmp ogt float %tmp_106, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1198 'fcmp' 'tmp_108' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_28)   --->   "%and_ln28_49 = and i1 %or_ln28_49, %tmp_108" [pool/pooling.cpp:28]   --->   Operation 1199 'and' 'and_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1200 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_28 = select i1 %and_ln28_49, float %tmp_106, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1200 'select' 'select_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.76>
ST_14 : Operation 1201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_12 = add i12 288, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 1201 'add' 'add_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1202 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_13 = add i12 %zext_ln35, %add_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1202 'add' 'add_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln28_5 = sext i12 %add_ln28_13 to i64" [pool/pooling.cpp:28]   --->   Operation 1203 'sext' 'sext_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1204 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_17 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1204 'getelementptr' 'conv_1_out_0_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1205 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_17 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1205 'getelementptr' 'conv_1_out_1_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1206 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_17 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1206 'getelementptr' 'conv_1_out_2_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1207 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_17 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1207 'getelementptr' 'conv_1_out_3_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1208 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_17 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1208 'getelementptr' 'conv_1_out_4_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1209 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_17 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1209 'getelementptr' 'conv_1_out_5_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1210 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_17 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1210 'getelementptr' 'conv_1_out_6_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1211 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_17 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1211 'getelementptr' 'conv_1_out_7_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1212 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_17 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1212 'getelementptr' 'conv_1_out_8_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1213 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_17 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1213 'getelementptr' 'conv_1_out_9_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1214 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_17 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1214 'getelementptr' 'conv_1_out_10_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1215 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_17 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1215 'getelementptr' 'conv_1_out_11_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1216 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_17 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1216 'getelementptr' 'conv_1_out_12_addr_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_47 = add i12 224, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1217 'add' 'add_ln28_47' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1218 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_48 = add i12 %zext_ln35, %add_ln28_47" [pool/pooling.cpp:28]   --->   Operation 1218 'add' 'add_ln28_48' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln28_18 = sext i12 %add_ln28_48 to i64" [pool/pooling.cpp:28]   --->   Operation 1219 'sext' 'sext_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1220 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_15 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1220 'getelementptr' 'conv_1_out_0_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1221 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_15 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1221 'getelementptr' 'conv_1_out_1_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1222 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_15 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1222 'getelementptr' 'conv_1_out_2_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1223 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_15 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1223 'getelementptr' 'conv_1_out_3_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1224 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_15 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1224 'getelementptr' 'conv_1_out_4_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1225 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_15 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1225 'getelementptr' 'conv_1_out_5_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1226 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_15 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1226 'getelementptr' 'conv_1_out_6_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1227 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_15 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1227 'getelementptr' 'conv_1_out_7_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1228 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_15 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1228 'getelementptr' 'conv_1_out_8_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1229 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_15 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1229 'getelementptr' 'conv_1_out_9_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1230 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_15 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1230 'getelementptr' 'conv_1_out_10_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1231 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_15 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1231 'getelementptr' 'conv_1_out_11_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1232 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_15 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1232 'getelementptr' 'conv_1_out_12_addr_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1233 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_13 = load float* %conv_1_out_0_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1233 'load' 'conv_1_out_0_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1234 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_13 = load float* %conv_1_out_1_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1234 'load' 'conv_1_out_1_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1235 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_13 = load float* %conv_1_out_2_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1235 'load' 'conv_1_out_2_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1236 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_13 = load float* %conv_1_out_3_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1236 'load' 'conv_1_out_3_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1237 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_13 = load float* %conv_1_out_4_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1237 'load' 'conv_1_out_4_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1238 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_13 = load float* %conv_1_out_5_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1238 'load' 'conv_1_out_5_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1239 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_13 = load float* %conv_1_out_6_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1239 'load' 'conv_1_out_6_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1240 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_13 = load float* %conv_1_out_7_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1240 'load' 'conv_1_out_7_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1241 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_13 = load float* %conv_1_out_8_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1241 'load' 'conv_1_out_8_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1242 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_13 = load float* %conv_1_out_9_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1242 'load' 'conv_1_out_9_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1243 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_13 = load float* %conv_1_out_10_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1243 'load' 'conv_1_out_10_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1244 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_13 = load float* %conv_1_out_11_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1244 'load' 'conv_1_out_11_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1245 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_13 = load float* %conv_1_out_12_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 1245 'load' 'conv_1_out_12_load_13' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1246 [1/1] (2.60ns)   --->   "%tmp_49 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_13, float %conv_1_out_1_load_13, float %conv_1_out_2_load_13, float %conv_1_out_3_load_13, float %conv_1_out_4_load_13, float %conv_1_out_5_load_13, float %conv_1_out_6_load_13, float %conv_1_out_7_load_13, float %conv_1_out_8_load_13, float %conv_1_out_9_load_13, float %conv_1_out_10_load_13, float %conv_1_out_11_load_13, float %conv_1_out_12_load_13, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1246 'mux' 'tmp_49' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1247 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_14 = load float* %conv_1_out_1_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1247 'load' 'conv_1_out_1_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1248 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_14 = load float* %conv_1_out_2_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1248 'load' 'conv_1_out_2_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1249 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_14 = load float* %conv_1_out_3_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1249 'load' 'conv_1_out_3_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1250 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_14 = load float* %conv_1_out_4_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1250 'load' 'conv_1_out_4_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1251 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_14 = load float* %conv_1_out_5_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1251 'load' 'conv_1_out_5_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1252 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_14 = load float* %conv_1_out_6_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1252 'load' 'conv_1_out_6_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1253 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_14 = load float* %conv_1_out_7_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1253 'load' 'conv_1_out_7_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1254 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_14 = load float* %conv_1_out_8_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1254 'load' 'conv_1_out_8_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1255 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_14 = load float* %conv_1_out_9_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1255 'load' 'conv_1_out_9_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1256 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_14 = load float* %conv_1_out_10_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1256 'load' 'conv_1_out_10_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1257 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_14 = load float* %conv_1_out_11_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1257 'load' 'conv_1_out_11_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1258 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_14 = load float* %conv_1_out_12_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1258 'load' 'conv_1_out_12_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1259 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_14 = load float* %conv_1_out_0_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 1259 'load' 'conv_1_out_0_load_14' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1260 [1/1] (2.60ns)   --->   "%tmp_53 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_14, float %conv_1_out_2_load_14, float %conv_1_out_3_load_14, float %conv_1_out_4_load_14, float %conv_1_out_5_load_14, float %conv_1_out_6_load_14, float %conv_1_out_7_load_14, float %conv_1_out_8_load_14, float %conv_1_out_9_load_14, float %conv_1_out_10_load_14, float %conv_1_out_11_load_14, float %conv_1_out_12_load_14, float %conv_1_out_0_load_14, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1260 'mux' 'tmp_53' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1261 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_15 = load float* %conv_1_out_1_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1261 'load' 'conv_1_out_1_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1262 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_15 = load float* %conv_1_out_2_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1262 'load' 'conv_1_out_2_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1263 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_15 = load float* %conv_1_out_3_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1263 'load' 'conv_1_out_3_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1264 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_15 = load float* %conv_1_out_4_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1264 'load' 'conv_1_out_4_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1265 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_15 = load float* %conv_1_out_5_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1265 'load' 'conv_1_out_5_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1266 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_15 = load float* %conv_1_out_6_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1266 'load' 'conv_1_out_6_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1267 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_15 = load float* %conv_1_out_7_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1267 'load' 'conv_1_out_7_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1268 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_15 = load float* %conv_1_out_8_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1268 'load' 'conv_1_out_8_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1269 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_15 = load float* %conv_1_out_9_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1269 'load' 'conv_1_out_9_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1270 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_15 = load float* %conv_1_out_10_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1270 'load' 'conv_1_out_10_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1271 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_15 = load float* %conv_1_out_11_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1271 'load' 'conv_1_out_11_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1272 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_15 = load float* %conv_1_out_12_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1272 'load' 'conv_1_out_12_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1273 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_15 = load float* %conv_1_out_0_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1273 'load' 'conv_1_out_0_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1274 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_17 = load float* %conv_1_out_0_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1274 'load' 'conv_1_out_0_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1275 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_17 = load float* %conv_1_out_1_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1275 'load' 'conv_1_out_1_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1276 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_17 = load float* %conv_1_out_2_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1276 'load' 'conv_1_out_2_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1277 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_17 = load float* %conv_1_out_3_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1277 'load' 'conv_1_out_3_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1278 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_17 = load float* %conv_1_out_4_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1278 'load' 'conv_1_out_4_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1279 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_17 = load float* %conv_1_out_5_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1279 'load' 'conv_1_out_5_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1280 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_17 = load float* %conv_1_out_6_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1280 'load' 'conv_1_out_6_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1281 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_17 = load float* %conv_1_out_7_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1281 'load' 'conv_1_out_7_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1282 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_17 = load float* %conv_1_out_8_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1282 'load' 'conv_1_out_8_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1283 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_17 = load float* %conv_1_out_9_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1283 'load' 'conv_1_out_9_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1284 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_17 = load float* %conv_1_out_10_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1284 'load' 'conv_1_out_10_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1285 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_17 = load float* %conv_1_out_11_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1285 'load' 'conv_1_out_11_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1286 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_17 = load float* %conv_1_out_12_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1286 'load' 'conv_1_out_12_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_14 : Operation 1287 [1/1] (0.00ns)   --->   "%bitcast_ln28_56 = bitcast float %tmp_121 to i32" [pool/pooling.cpp:28]   --->   Operation 1287 'bitcast' 'bitcast_ln28_56' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_56, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1288 'partselect' 'tmp_122' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1289 [1/1] (0.00ns)   --->   "%trunc_ln28_60 = trunc i32 %bitcast_ln28_56 to i23" [pool/pooling.cpp:28]   --->   Operation 1289 'trunc' 'trunc_ln28_60' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1290 [1/1] (1.55ns)   --->   "%icmp_ln28_112 = icmp ne i8 %tmp_122, -1" [pool/pooling.cpp:28]   --->   Operation 1290 'icmp' 'icmp_ln28_112' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1291 [1/1] (2.44ns)   --->   "%icmp_ln28_113 = icmp eq i23 %trunc_ln28_60, 0" [pool/pooling.cpp:28]   --->   Operation 1291 'icmp' 'icmp_ln28_113' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_32)   --->   "%or_ln28_56 = or i1 %icmp_ln28_113, %icmp_ln28_112" [pool/pooling.cpp:28]   --->   Operation 1292 'or' 'or_ln28_56' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1293 [1/1] (6.78ns)   --->   "%tmp_123 = fcmp ogt float %tmp_121, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1293 'fcmp' 'tmp_123' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_32)   --->   "%and_ln28_56 = and i1 %or_ln28_56, %tmp_123" [pool/pooling.cpp:28]   --->   Operation 1294 'and' 'and_ln28_56' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1295 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_32 = select i1 %and_ln28_56, float %tmp_121, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1295 'select' 'select_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1296 [1/1] (0.00ns)   --->   "%bitcast_ln28_63 = bitcast float %tmp_136 to i32" [pool/pooling.cpp:28]   --->   Operation 1296 'bitcast' 'bitcast_ln28_63' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1297 [1/1] (0.00ns)   --->   "%tmp_137 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_63, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1297 'partselect' 'tmp_137' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1298 [1/1] (0.00ns)   --->   "%trunc_ln28_67 = trunc i32 %bitcast_ln28_63 to i23" [pool/pooling.cpp:28]   --->   Operation 1298 'trunc' 'trunc_ln28_67' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_14 : Operation 1299 [1/1] (1.55ns)   --->   "%icmp_ln28_126 = icmp ne i8 %tmp_137, -1" [pool/pooling.cpp:28]   --->   Operation 1299 'icmp' 'icmp_ln28_126' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1300 [1/1] (2.44ns)   --->   "%icmp_ln28_127 = icmp eq i23 %trunc_ln28_67, 0" [pool/pooling.cpp:28]   --->   Operation 1300 'icmp' 'icmp_ln28_127' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_36)   --->   "%or_ln28_63 = or i1 %icmp_ln28_127, %icmp_ln28_126" [pool/pooling.cpp:28]   --->   Operation 1301 'or' 'or_ln28_63' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1302 [1/1] (6.78ns)   --->   "%tmp_138 = fcmp ogt float %tmp_136, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1302 'fcmp' 'tmp_138' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_36)   --->   "%and_ln28_63 = and i1 %or_ln28_63, %tmp_138" [pool/pooling.cpp:28]   --->   Operation 1303 'and' 'and_ln28_63' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1304 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_36 = select i1 %and_ln28_63, float %tmp_136, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1304 'select' 'select_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.76>
ST_15 : Operation 1305 [1/1] (1.94ns)   --->   "%add_ln28_49 = add i15 256, %trunc_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1305 'add' 'add_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1306 [1/1] (0.00ns)   --->   "%tmp_241 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_49, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 1306 'partselect' 'tmp_241' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1307 [1/1] (0.00ns)   --->   "%tmp_242 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_241, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 1307 'bitconcatenate' 'tmp_242' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln28_23 = zext i15 %tmp_242 to i64" [pool/pooling.cpp:28]   --->   Operation 1308 'zext' 'zext_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1309 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_18 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1309 'getelementptr' 'conv_1_out_0_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_50 = add i12 288, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1310 'add' 'add_ln28_50' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1311 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_51 = add i12 %zext_ln35, %add_ln28_50" [pool/pooling.cpp:28]   --->   Operation 1311 'add' 'add_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln28_19 = sext i12 %add_ln28_51 to i64" [pool/pooling.cpp:28]   --->   Operation 1312 'sext' 'sext_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1313 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_19 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 1313 'getelementptr' 'conv_1_out_0_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1314 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_18 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1314 'getelementptr' 'conv_1_out_1_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1315 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_19 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 1315 'getelementptr' 'conv_1_out_1_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1316 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_18 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1316 'getelementptr' 'conv_1_out_2_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1317 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_19 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 1317 'getelementptr' 'conv_1_out_2_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1318 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_18 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1318 'getelementptr' 'conv_1_out_3_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1319 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_19 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 1319 'getelementptr' 'conv_1_out_3_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1320 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_18 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1320 'getelementptr' 'conv_1_out_4_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1321 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_19 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 1321 'getelementptr' 'conv_1_out_4_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1322 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_18 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1322 'getelementptr' 'conv_1_out_5_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1323 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_19 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 1323 'getelementptr' 'conv_1_out_5_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1324 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_18 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1324 'getelementptr' 'conv_1_out_6_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1325 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_19 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 1325 'getelementptr' 'conv_1_out_6_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1326 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_18 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1326 'getelementptr' 'conv_1_out_7_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1327 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_19 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 1327 'getelementptr' 'conv_1_out_7_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1328 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_18 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1328 'getelementptr' 'conv_1_out_8_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1329 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_19 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 1329 'getelementptr' 'conv_1_out_8_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1330 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_18 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1330 'getelementptr' 'conv_1_out_9_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1331 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_19 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 1331 'getelementptr' 'conv_1_out_9_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1332 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_18 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1332 'getelementptr' 'conv_1_out_10_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1333 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_19 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 1333 'getelementptr' 'conv_1_out_10_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1334 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_18 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1334 'getelementptr' 'conv_1_out_11_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1335 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_19 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 1335 'getelementptr' 'conv_1_out_11_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1336 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_18 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1336 'getelementptr' 'conv_1_out_12_addr_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1337 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_19 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 1337 'getelementptr' 'conv_1_out_12_addr_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1338 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_15 = load float* %conv_1_out_1_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1338 'load' 'conv_1_out_1_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1339 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_15 = load float* %conv_1_out_2_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1339 'load' 'conv_1_out_2_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1340 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_15 = load float* %conv_1_out_3_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1340 'load' 'conv_1_out_3_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1341 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_15 = load float* %conv_1_out_4_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1341 'load' 'conv_1_out_4_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1342 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_15 = load float* %conv_1_out_5_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1342 'load' 'conv_1_out_5_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1343 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_15 = load float* %conv_1_out_6_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1343 'load' 'conv_1_out_6_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1344 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_15 = load float* %conv_1_out_7_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1344 'load' 'conv_1_out_7_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1345 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_15 = load float* %conv_1_out_8_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1345 'load' 'conv_1_out_8_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1346 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_15 = load float* %conv_1_out_9_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1346 'load' 'conv_1_out_9_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1347 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_15 = load float* %conv_1_out_10_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1347 'load' 'conv_1_out_10_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1348 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_15 = load float* %conv_1_out_11_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1348 'load' 'conv_1_out_11_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1349 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_15 = load float* %conv_1_out_12_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1349 'load' 'conv_1_out_12_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1350 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_15 = load float* %conv_1_out_0_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 1350 'load' 'conv_1_out_0_load_15' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1351 [1/1] (2.60ns)   --->   "%tmp_57 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_15, float %conv_1_out_2_load_15, float %conv_1_out_3_load_15, float %conv_1_out_4_load_15, float %conv_1_out_5_load_15, float %conv_1_out_6_load_15, float %conv_1_out_7_load_15, float %conv_1_out_8_load_15, float %conv_1_out_9_load_15, float %conv_1_out_10_load_15, float %conv_1_out_11_load_15, float %conv_1_out_12_load_15, float %conv_1_out_0_load_15, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1351 'mux' 'tmp_57' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1352 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_17 = load float* %conv_1_out_0_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1352 'load' 'conv_1_out_0_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1353 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_17 = load float* %conv_1_out_1_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1353 'load' 'conv_1_out_1_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1354 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_17 = load float* %conv_1_out_2_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1354 'load' 'conv_1_out_2_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1355 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_17 = load float* %conv_1_out_3_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1355 'load' 'conv_1_out_3_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1356 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_17 = load float* %conv_1_out_4_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1356 'load' 'conv_1_out_4_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1357 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_17 = load float* %conv_1_out_5_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1357 'load' 'conv_1_out_5_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1358 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_17 = load float* %conv_1_out_6_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1358 'load' 'conv_1_out_6_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1359 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_17 = load float* %conv_1_out_7_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1359 'load' 'conv_1_out_7_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1360 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_17 = load float* %conv_1_out_8_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1360 'load' 'conv_1_out_8_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1361 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_17 = load float* %conv_1_out_9_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1361 'load' 'conv_1_out_9_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1362 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_17 = load float* %conv_1_out_10_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1362 'load' 'conv_1_out_10_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1363 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_17 = load float* %conv_1_out_11_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1363 'load' 'conv_1_out_11_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1364 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_17 = load float* %conv_1_out_12_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 1364 'load' 'conv_1_out_12_load_17' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1365 [1/1] (2.60ns)   --->   "%tmp_64 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_17, float %conv_1_out_1_load_17, float %conv_1_out_2_load_17, float %conv_1_out_3_load_17, float %conv_1_out_4_load_17, float %conv_1_out_5_load_17, float %conv_1_out_6_load_17, float %conv_1_out_7_load_17, float %conv_1_out_8_load_17, float %conv_1_out_9_load_17, float %conv_1_out_10_load_17, float %conv_1_out_11_load_17, float %conv_1_out_12_load_17, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1365 'mux' 'tmp_64' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1366 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_18 = load float* %conv_1_out_1_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1366 'load' 'conv_1_out_1_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1367 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_18 = load float* %conv_1_out_2_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1367 'load' 'conv_1_out_2_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1368 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_18 = load float* %conv_1_out_3_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1368 'load' 'conv_1_out_3_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1369 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_18 = load float* %conv_1_out_4_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1369 'load' 'conv_1_out_4_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1370 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_18 = load float* %conv_1_out_5_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1370 'load' 'conv_1_out_5_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1371 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_18 = load float* %conv_1_out_6_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1371 'load' 'conv_1_out_6_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1372 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_18 = load float* %conv_1_out_7_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1372 'load' 'conv_1_out_7_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1373 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_18 = load float* %conv_1_out_8_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1373 'load' 'conv_1_out_8_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1374 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_18 = load float* %conv_1_out_9_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1374 'load' 'conv_1_out_9_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1375 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_18 = load float* %conv_1_out_10_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1375 'load' 'conv_1_out_10_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1376 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_18 = load float* %conv_1_out_11_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1376 'load' 'conv_1_out_11_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1377 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_18 = load float* %conv_1_out_12_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1377 'load' 'conv_1_out_12_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1378 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_18 = load float* %conv_1_out_0_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1378 'load' 'conv_1_out_0_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1379 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_19 = load float* %conv_1_out_1_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1379 'load' 'conv_1_out_1_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1380 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_19 = load float* %conv_1_out_2_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1380 'load' 'conv_1_out_2_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1381 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_19 = load float* %conv_1_out_3_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1381 'load' 'conv_1_out_3_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1382 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_19 = load float* %conv_1_out_4_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1382 'load' 'conv_1_out_4_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1383 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_19 = load float* %conv_1_out_5_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1383 'load' 'conv_1_out_5_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1384 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_19 = load float* %conv_1_out_6_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1384 'load' 'conv_1_out_6_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1385 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_19 = load float* %conv_1_out_7_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1385 'load' 'conv_1_out_7_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1386 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_19 = load float* %conv_1_out_8_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1386 'load' 'conv_1_out_8_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1387 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_19 = load float* %conv_1_out_9_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1387 'load' 'conv_1_out_9_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1388 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_19 = load float* %conv_1_out_10_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1388 'load' 'conv_1_out_10_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1389 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_19 = load float* %conv_1_out_11_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1389 'load' 'conv_1_out_11_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1390 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_19 = load float* %conv_1_out_12_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1390 'load' 'conv_1_out_12_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1391 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_19 = load float* %conv_1_out_0_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1391 'load' 'conv_1_out_0_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_15 : Operation 1392 [1/1] (0.00ns)   --->   "%bitcast_ln28_70 = bitcast float %tmp_151 to i32" [pool/pooling.cpp:28]   --->   Operation 1392 'bitcast' 'bitcast_ln28_70' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1393 [1/1] (0.00ns)   --->   "%tmp_152 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_70, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1393 'partselect' 'tmp_152' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1394 [1/1] (0.00ns)   --->   "%trunc_ln28_74 = trunc i32 %bitcast_ln28_70 to i23" [pool/pooling.cpp:28]   --->   Operation 1394 'trunc' 'trunc_ln28_74' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1395 [1/1] (1.55ns)   --->   "%icmp_ln28_140 = icmp ne i8 %tmp_152, -1" [pool/pooling.cpp:28]   --->   Operation 1395 'icmp' 'icmp_ln28_140' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1396 [1/1] (2.44ns)   --->   "%icmp_ln28_141 = icmp eq i23 %trunc_ln28_74, 0" [pool/pooling.cpp:28]   --->   Operation 1396 'icmp' 'icmp_ln28_141' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_40)   --->   "%or_ln28_70 = or i1 %icmp_ln28_141, %icmp_ln28_140" [pool/pooling.cpp:28]   --->   Operation 1397 'or' 'or_ln28_70' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1398 [1/1] (6.78ns)   --->   "%tmp_153 = fcmp ogt float %tmp_151, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1398 'fcmp' 'tmp_153' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_40)   --->   "%and_ln28_70 = and i1 %or_ln28_70, %tmp_153" [pool/pooling.cpp:28]   --->   Operation 1399 'and' 'and_ln28_70' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1400 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_40 = select i1 %and_ln28_70, float %tmp_151, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1400 'select' 'select_ln28_40' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1401 [1/1] (0.00ns)   --->   "%bitcast_ln28_77 = bitcast float %tmp_166 to i32" [pool/pooling.cpp:28]   --->   Operation 1401 'bitcast' 'bitcast_ln28_77' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1402 [1/1] (0.00ns)   --->   "%tmp_167 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_77, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1402 'partselect' 'tmp_167' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1403 [1/1] (0.00ns)   --->   "%trunc_ln28_81 = trunc i32 %bitcast_ln28_77 to i23" [pool/pooling.cpp:28]   --->   Operation 1403 'trunc' 'trunc_ln28_81' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_15 : Operation 1404 [1/1] (1.55ns)   --->   "%icmp_ln28_154 = icmp ne i8 %tmp_167, -1" [pool/pooling.cpp:28]   --->   Operation 1404 'icmp' 'icmp_ln28_154' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1405 [1/1] (2.44ns)   --->   "%icmp_ln28_155 = icmp eq i23 %trunc_ln28_81, 0" [pool/pooling.cpp:28]   --->   Operation 1405 'icmp' 'icmp_ln28_155' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_44)   --->   "%or_ln28_77 = or i1 %icmp_ln28_155, %icmp_ln28_154" [pool/pooling.cpp:28]   --->   Operation 1406 'or' 'or_ln28_77' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1407 [1/1] (6.78ns)   --->   "%tmp_168 = fcmp ogt float %tmp_166, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1407 'fcmp' 'tmp_168' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_44)   --->   "%and_ln28_77 = and i1 %or_ln28_77, %tmp_168" [pool/pooling.cpp:28]   --->   Operation 1408 'and' 'and_ln28_77' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1409 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_44 = select i1 %and_ln28_77, float %tmp_166, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1409 'select' 'select_ln28_44' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.46>
ST_16 : Operation 1410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_15 = add i12 352, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 1410 'add' 'add_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1411 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_16 = add i12 %zext_ln35, %add_ln28_15" [pool/pooling.cpp:28]   --->   Operation 1411 'add' 'add_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln28_6 = sext i12 %add_ln28_16 to i64" [pool/pooling.cpp:28]   --->   Operation 1412 'sext' 'sext_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1413 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_21 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1413 'getelementptr' 'conv_1_out_0_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1414 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_21 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1414 'getelementptr' 'conv_1_out_1_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1415 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_21 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1415 'getelementptr' 'conv_1_out_2_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1416 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_21 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1416 'getelementptr' 'conv_1_out_3_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1417 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_21 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1417 'getelementptr' 'conv_1_out_4_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1418 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_21 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1418 'getelementptr' 'conv_1_out_5_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1419 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_21 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1419 'getelementptr' 'conv_1_out_6_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1420 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_21 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1420 'getelementptr' 'conv_1_out_7_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1421 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_21 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1421 'getelementptr' 'conv_1_out_8_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1422 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_21 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1422 'getelementptr' 'conv_1_out_9_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1423 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_21 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1423 'getelementptr' 'conv_1_out_10_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1424 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_21 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1424 'getelementptr' 'conv_1_out_11_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1425 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_21 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1425 'getelementptr' 'conv_1_out_12_addr_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1426 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %tmp_5 to i32" [pool/pooling.cpp:28]   --->   Operation 1426 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1427 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1427 'partselect' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1428 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 1428 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1429 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 1429 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1430 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1430 'partselect' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1431 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 1431 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1432 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_6, -1" [pool/pooling.cpp:28]   --->   Operation 1432 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1433 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 1433 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 1434 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1435 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_7, -1" [pool/pooling.cpp:28]   --->   Operation 1435 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1436 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_4, 0" [pool/pooling.cpp:28]   --->   Operation 1436 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1437 'or' 'or_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2" [pool/pooling.cpp:28]   --->   Operation 1438 'and' 'and_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1439 [1/1] (6.78ns)   --->   "%tmp_8 = fcmp ogt float %tmp_5, %select_ln28" [pool/pooling.cpp:28]   --->   Operation 1439 'fcmp' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1440 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, %tmp_8" [pool/pooling.cpp:28]   --->   Operation 1440 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1441 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, float %tmp_5, float %select_ln28" [pool/pooling.cpp:28]   --->   Operation 1441 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1442 [1/1] (1.94ns)   --->   "%add_ln28_52 = add i15 320, %trunc_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1442 'add' 'add_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1443 [1/1] (0.00ns)   --->   "%tmp_243 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_52, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 1443 'partselect' 'tmp_243' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1444 [1/1] (0.00ns)   --->   "%tmp_244 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_243, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 1444 'bitconcatenate' 'tmp_244' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1445 [1/1] (0.00ns)   --->   "%zext_ln28_24 = zext i15 %tmp_244 to i64" [pool/pooling.cpp:28]   --->   Operation 1445 'zext' 'zext_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1446 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_22 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1446 'getelementptr' 'conv_1_out_0_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1447 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_22 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1447 'getelementptr' 'conv_1_out_1_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1448 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_22 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1448 'getelementptr' 'conv_1_out_2_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1449 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_22 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1449 'getelementptr' 'conv_1_out_3_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1450 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_22 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1450 'getelementptr' 'conv_1_out_4_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1451 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_22 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1451 'getelementptr' 'conv_1_out_5_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1452 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_22 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1452 'getelementptr' 'conv_1_out_6_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1453 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_22 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1453 'getelementptr' 'conv_1_out_7_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1454 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_22 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1454 'getelementptr' 'conv_1_out_8_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1455 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_22 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1455 'getelementptr' 'conv_1_out_9_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1456 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_22 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1456 'getelementptr' 'conv_1_out_10_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1457 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_22 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1457 'getelementptr' 'conv_1_out_11_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1458 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_22 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1458 'getelementptr' 'conv_1_out_12_addr_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1459 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_18 = load float* %conv_1_out_1_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1459 'load' 'conv_1_out_1_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1460 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_18 = load float* %conv_1_out_2_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1460 'load' 'conv_1_out_2_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1461 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_18 = load float* %conv_1_out_3_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1461 'load' 'conv_1_out_3_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1462 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_18 = load float* %conv_1_out_4_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1462 'load' 'conv_1_out_4_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1463 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_18 = load float* %conv_1_out_5_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1463 'load' 'conv_1_out_5_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1464 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_18 = load float* %conv_1_out_6_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1464 'load' 'conv_1_out_6_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1465 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_18 = load float* %conv_1_out_7_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1465 'load' 'conv_1_out_7_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1466 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_18 = load float* %conv_1_out_8_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1466 'load' 'conv_1_out_8_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1467 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_18 = load float* %conv_1_out_9_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1467 'load' 'conv_1_out_9_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1468 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_18 = load float* %conv_1_out_10_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1468 'load' 'conv_1_out_10_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1469 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_18 = load float* %conv_1_out_11_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1469 'load' 'conv_1_out_11_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1470 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_18 = load float* %conv_1_out_12_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1470 'load' 'conv_1_out_12_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1471 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_18 = load float* %conv_1_out_0_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 1471 'load' 'conv_1_out_0_load_18' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1472 [1/1] (2.60ns)   --->   "%tmp_68 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_18, float %conv_1_out_2_load_18, float %conv_1_out_3_load_18, float %conv_1_out_4_load_18, float %conv_1_out_5_load_18, float %conv_1_out_6_load_18, float %conv_1_out_7_load_18, float %conv_1_out_8_load_18, float %conv_1_out_9_load_18, float %conv_1_out_10_load_18, float %conv_1_out_11_load_18, float %conv_1_out_12_load_18, float %conv_1_out_0_load_18, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1472 'mux' 'tmp_68' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1473 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_19 = load float* %conv_1_out_1_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1473 'load' 'conv_1_out_1_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1474 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_19 = load float* %conv_1_out_2_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1474 'load' 'conv_1_out_2_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1475 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_19 = load float* %conv_1_out_3_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1475 'load' 'conv_1_out_3_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1476 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_19 = load float* %conv_1_out_4_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1476 'load' 'conv_1_out_4_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1477 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_19 = load float* %conv_1_out_5_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1477 'load' 'conv_1_out_5_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1478 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_19 = load float* %conv_1_out_6_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1478 'load' 'conv_1_out_6_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1479 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_19 = load float* %conv_1_out_7_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1479 'load' 'conv_1_out_7_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1480 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_19 = load float* %conv_1_out_8_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1480 'load' 'conv_1_out_8_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1481 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_19 = load float* %conv_1_out_9_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1481 'load' 'conv_1_out_9_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1482 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_19 = load float* %conv_1_out_10_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1482 'load' 'conv_1_out_10_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1483 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_19 = load float* %conv_1_out_11_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1483 'load' 'conv_1_out_11_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1484 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_19 = load float* %conv_1_out_12_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1484 'load' 'conv_1_out_12_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1485 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_19 = load float* %conv_1_out_0_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 1485 'load' 'conv_1_out_0_load_19' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1486 [1/1] (2.60ns)   --->   "%tmp_72 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_19, float %conv_1_out_2_load_19, float %conv_1_out_3_load_19, float %conv_1_out_4_load_19, float %conv_1_out_5_load_19, float %conv_1_out_6_load_19, float %conv_1_out_7_load_19, float %conv_1_out_8_load_19, float %conv_1_out_9_load_19, float %conv_1_out_10_load_19, float %conv_1_out_11_load_19, float %conv_1_out_12_load_19, float %conv_1_out_0_load_19, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1486 'mux' 'tmp_72' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1487 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_21 = load float* %conv_1_out_0_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1487 'load' 'conv_1_out_0_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1488 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_21 = load float* %conv_1_out_1_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1488 'load' 'conv_1_out_1_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1489 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_21 = load float* %conv_1_out_2_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1489 'load' 'conv_1_out_2_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1490 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_21 = load float* %conv_1_out_3_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1490 'load' 'conv_1_out_3_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1491 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_21 = load float* %conv_1_out_4_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1491 'load' 'conv_1_out_4_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1492 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_21 = load float* %conv_1_out_5_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1492 'load' 'conv_1_out_5_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1493 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_21 = load float* %conv_1_out_6_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1493 'load' 'conv_1_out_6_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1494 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_21 = load float* %conv_1_out_7_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1494 'load' 'conv_1_out_7_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1495 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_21 = load float* %conv_1_out_8_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1495 'load' 'conv_1_out_8_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1496 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_21 = load float* %conv_1_out_9_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1496 'load' 'conv_1_out_9_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1497 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_21 = load float* %conv_1_out_10_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1497 'load' 'conv_1_out_10_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1498 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_21 = load float* %conv_1_out_11_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1498 'load' 'conv_1_out_11_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1499 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_21 = load float* %conv_1_out_12_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1499 'load' 'conv_1_out_12_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1500 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_22 = load float* %conv_1_out_1_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1500 'load' 'conv_1_out_1_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1501 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_22 = load float* %conv_1_out_2_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1501 'load' 'conv_1_out_2_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1502 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_22 = load float* %conv_1_out_3_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1502 'load' 'conv_1_out_3_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1503 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_22 = load float* %conv_1_out_4_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1503 'load' 'conv_1_out_4_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1504 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_22 = load float* %conv_1_out_5_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1504 'load' 'conv_1_out_5_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1505 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_22 = load float* %conv_1_out_6_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1505 'load' 'conv_1_out_6_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1506 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_22 = load float* %conv_1_out_7_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1506 'load' 'conv_1_out_7_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1507 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_22 = load float* %conv_1_out_8_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1507 'load' 'conv_1_out_8_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1508 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_22 = load float* %conv_1_out_9_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1508 'load' 'conv_1_out_9_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1509 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_22 = load float* %conv_1_out_10_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1509 'load' 'conv_1_out_10_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1510 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_22 = load float* %conv_1_out_11_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1510 'load' 'conv_1_out_11_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1511 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_22 = load float* %conv_1_out_12_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1511 'load' 'conv_1_out_12_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1512 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_22 = load float* %conv_1_out_0_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1512 'load' 'conv_1_out_0_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_16 : Operation 1513 [1/1] (0.00ns)   --->   "%bitcast_ln28_84 = bitcast float %tmp_181 to i32" [pool/pooling.cpp:28]   --->   Operation 1513 'bitcast' 'bitcast_ln28_84' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1514 [1/1] (0.00ns)   --->   "%tmp_182 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_84, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1514 'partselect' 'tmp_182' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1515 [1/1] (0.00ns)   --->   "%trunc_ln28_88 = trunc i32 %bitcast_ln28_84 to i23" [pool/pooling.cpp:28]   --->   Operation 1515 'trunc' 'trunc_ln28_88' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_16 : Operation 1516 [1/1] (1.55ns)   --->   "%icmp_ln28_168 = icmp ne i8 %tmp_182, -1" [pool/pooling.cpp:28]   --->   Operation 1516 'icmp' 'icmp_ln28_168' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1517 [1/1] (2.44ns)   --->   "%icmp_ln28_169 = icmp eq i23 %trunc_ln28_88, 0" [pool/pooling.cpp:28]   --->   Operation 1517 'icmp' 'icmp_ln28_169' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_48)   --->   "%or_ln28_84 = or i1 %icmp_ln28_169, %icmp_ln28_168" [pool/pooling.cpp:28]   --->   Operation 1518 'or' 'or_ln28_84' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1519 [1/1] (6.78ns)   --->   "%tmp_183 = fcmp ogt float %tmp_181, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1519 'fcmp' 'tmp_183' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_48)   --->   "%and_ln28_84 = and i1 %or_ln28_84, %tmp_183" [pool/pooling.cpp:28]   --->   Operation 1520 'and' 'and_ln28_84' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1521 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_48 = select i1 %and_ln28_84, float %tmp_181, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 1521 'select' 'select_ln28_48' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.46>
ST_17 : Operation 1522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_18 = add i12 416, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 1522 'add' 'add_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1523 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_19 = add i12 %zext_ln35, %add_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1523 'add' 'add_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1524 [1/1] (0.00ns)   --->   "%sext_ln28_7 = sext i12 %add_ln28_19 to i64" [pool/pooling.cpp:28]   --->   Operation 1524 'sext' 'sext_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1525 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_25 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1525 'getelementptr' 'conv_1_out_0_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1526 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_25 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1526 'getelementptr' 'conv_1_out_1_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1527 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_25 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1527 'getelementptr' 'conv_1_out_2_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1528 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_25 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1528 'getelementptr' 'conv_1_out_3_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1529 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_25 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1529 'getelementptr' 'conv_1_out_4_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1530 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_25 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1530 'getelementptr' 'conv_1_out_5_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1531 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_25 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1531 'getelementptr' 'conv_1_out_6_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1532 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_25 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1532 'getelementptr' 'conv_1_out_7_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1533 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_25 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1533 'getelementptr' 'conv_1_out_8_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1534 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_25 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1534 'getelementptr' 'conv_1_out_9_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1535 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_25 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1535 'getelementptr' 'conv_1_out_10_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1536 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_25 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1536 'getelementptr' 'conv_1_out_11_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1537 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_25 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 1537 'getelementptr' 'conv_1_out_12_addr_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_53 = add i12 352, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1538 'add' 'add_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1539 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_54 = add i12 %zext_ln35, %add_ln28_53" [pool/pooling.cpp:28]   --->   Operation 1539 'add' 'add_ln28_54' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln28_20 = sext i12 %add_ln28_54 to i64" [pool/pooling.cpp:28]   --->   Operation 1540 'sext' 'sext_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1541 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_23 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1541 'getelementptr' 'conv_1_out_0_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1542 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_23 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1542 'getelementptr' 'conv_1_out_1_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1543 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_23 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1543 'getelementptr' 'conv_1_out_2_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1544 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_23 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1544 'getelementptr' 'conv_1_out_3_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1545 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_23 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1545 'getelementptr' 'conv_1_out_4_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1546 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_23 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1546 'getelementptr' 'conv_1_out_5_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1547 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_23 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1547 'getelementptr' 'conv_1_out_6_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1548 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_23 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1548 'getelementptr' 'conv_1_out_7_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1549 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_23 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1549 'getelementptr' 'conv_1_out_8_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1550 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_23 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1550 'getelementptr' 'conv_1_out_9_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1551 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_23 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1551 'getelementptr' 'conv_1_out_10_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1552 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_23 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1552 'getelementptr' 'conv_1_out_11_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1553 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_23 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1553 'getelementptr' 'conv_1_out_12_addr_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1554 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %tmp_9 to i32" [pool/pooling.cpp:28]   --->   Operation 1554 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1555 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1555 'partselect' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1556 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 1556 'trunc' 'trunc_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1557 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %select_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 1557 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1558 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1558 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1559 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = trunc i32 %bitcast_ln28_4 to i23" [pool/pooling.cpp:28]   --->   Operation 1559 'trunc' 'trunc_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1560 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_s, -1" [pool/pooling.cpp:28]   --->   Operation 1560 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1561 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_7, 0" [pool/pooling.cpp:28]   --->   Operation 1561 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1562 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1562 'or' 'or_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1563 [1/1] (1.55ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_10, -1" [pool/pooling.cpp:28]   --->   Operation 1563 'icmp' 'icmp_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1564 [1/1] (2.44ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_8, 0" [pool/pooling.cpp:28]   --->   Operation 1564 'icmp' 'icmp_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1565 'or' 'or_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1566 'and' 'and_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1567 [1/1] (6.78ns)   --->   "%tmp_11 = fcmp ogt float %tmp_9, %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 1567 'fcmp' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1568 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, %tmp_11" [pool/pooling.cpp:28]   --->   Operation 1568 'and' 'and_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1569 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, float %tmp_9, float %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 1569 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1570 [1/1] (0.00ns)   --->   "%bitcast_ln28_8 = bitcast float %tmp_19 to i32" [pool/pooling.cpp:28]   --->   Operation 1570 'bitcast' 'bitcast_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1571 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_8, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1571 'partselect' 'tmp_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1572 [1/1] (0.00ns)   --->   "%trunc_ln28_12 = trunc i32 %bitcast_ln28_8 to i23" [pool/pooling.cpp:28]   --->   Operation 1572 'trunc' 'trunc_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1573 [1/1] (0.00ns)   --->   "%bitcast_ln28_9 = bitcast float %select_ln28_4 to i32" [pool/pooling.cpp:28]   --->   Operation 1573 'bitcast' 'bitcast_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1574 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_9, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1574 'partselect' 'tmp_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1575 [1/1] (0.00ns)   --->   "%trunc_ln28_13 = trunc i32 %bitcast_ln28_9 to i23" [pool/pooling.cpp:28]   --->   Operation 1575 'trunc' 'trunc_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_17 : Operation 1576 [1/1] (1.55ns)   --->   "%icmp_ln28_16 = icmp ne i8 %tmp_20, -1" [pool/pooling.cpp:28]   --->   Operation 1576 'icmp' 'icmp_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1577 [1/1] (2.44ns)   --->   "%icmp_ln28_17 = icmp eq i23 %trunc_ln28_12, 0" [pool/pooling.cpp:28]   --->   Operation 1577 'icmp' 'icmp_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_8 = or i1 %icmp_ln28_17, %icmp_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1578 'or' 'or_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1579 [1/1] (1.55ns)   --->   "%icmp_ln28_18 = icmp ne i8 %tmp_21, -1" [pool/pooling.cpp:28]   --->   Operation 1579 'icmp' 'icmp_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1580 [1/1] (2.44ns)   --->   "%icmp_ln28_19 = icmp eq i23 %trunc_ln28_13, 0" [pool/pooling.cpp:28]   --->   Operation 1580 'icmp' 'icmp_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_9 = or i1 %icmp_ln28_19, %icmp_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1581 'or' 'or_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%and_ln28_8 = and i1 %or_ln28_8, %or_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1582 'and' 'and_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1583 [1/1] (6.78ns)   --->   "%tmp_22 = fcmp ogt float %tmp_19, %select_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1583 'fcmp' 'tmp_22' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1584 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_9 = and i1 %and_ln28_8, %tmp_22" [pool/pooling.cpp:28]   --->   Operation 1584 'and' 'and_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1585 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_5 = select i1 %and_ln28_9, float %tmp_19, float %select_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1585 'select' 'select_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1586 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_21 = load float* %conv_1_out_0_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1586 'load' 'conv_1_out_0_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1587 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_21 = load float* %conv_1_out_1_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1587 'load' 'conv_1_out_1_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1588 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_21 = load float* %conv_1_out_2_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1588 'load' 'conv_1_out_2_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1589 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_21 = load float* %conv_1_out_3_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1589 'load' 'conv_1_out_3_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1590 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_21 = load float* %conv_1_out_4_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1590 'load' 'conv_1_out_4_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1591 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_21 = load float* %conv_1_out_5_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1591 'load' 'conv_1_out_5_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1592 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_21 = load float* %conv_1_out_6_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1592 'load' 'conv_1_out_6_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1593 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_21 = load float* %conv_1_out_7_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1593 'load' 'conv_1_out_7_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1594 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_21 = load float* %conv_1_out_8_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1594 'load' 'conv_1_out_8_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1595 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_21 = load float* %conv_1_out_9_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1595 'load' 'conv_1_out_9_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1596 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_21 = load float* %conv_1_out_10_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1596 'load' 'conv_1_out_10_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1597 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_21 = load float* %conv_1_out_11_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1597 'load' 'conv_1_out_11_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1598 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_21 = load float* %conv_1_out_12_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 1598 'load' 'conv_1_out_12_load_21' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1599 [1/1] (2.60ns)   --->   "%tmp_79 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_21, float %conv_1_out_1_load_21, float %conv_1_out_2_load_21, float %conv_1_out_3_load_21, float %conv_1_out_4_load_21, float %conv_1_out_5_load_21, float %conv_1_out_6_load_21, float %conv_1_out_7_load_21, float %conv_1_out_8_load_21, float %conv_1_out_9_load_21, float %conv_1_out_10_load_21, float %conv_1_out_11_load_21, float %conv_1_out_12_load_21, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1599 'mux' 'tmp_79' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1600 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_22 = load float* %conv_1_out_1_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1600 'load' 'conv_1_out_1_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1601 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_22 = load float* %conv_1_out_2_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1601 'load' 'conv_1_out_2_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1602 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_22 = load float* %conv_1_out_3_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1602 'load' 'conv_1_out_3_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1603 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_22 = load float* %conv_1_out_4_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1603 'load' 'conv_1_out_4_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1604 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_22 = load float* %conv_1_out_5_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1604 'load' 'conv_1_out_5_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1605 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_22 = load float* %conv_1_out_6_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1605 'load' 'conv_1_out_6_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1606 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_22 = load float* %conv_1_out_7_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1606 'load' 'conv_1_out_7_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1607 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_22 = load float* %conv_1_out_8_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1607 'load' 'conv_1_out_8_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1608 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_22 = load float* %conv_1_out_9_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1608 'load' 'conv_1_out_9_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1609 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_22 = load float* %conv_1_out_10_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1609 'load' 'conv_1_out_10_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1610 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_22 = load float* %conv_1_out_11_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1610 'load' 'conv_1_out_11_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1611 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_22 = load float* %conv_1_out_12_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1611 'load' 'conv_1_out_12_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1612 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_22 = load float* %conv_1_out_0_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 1612 'load' 'conv_1_out_0_load_22' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1613 [1/1] (2.60ns)   --->   "%tmp_83 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_22, float %conv_1_out_2_load_22, float %conv_1_out_3_load_22, float %conv_1_out_4_load_22, float %conv_1_out_5_load_22, float %conv_1_out_6_load_22, float %conv_1_out_7_load_22, float %conv_1_out_8_load_22, float %conv_1_out_9_load_22, float %conv_1_out_10_load_22, float %conv_1_out_11_load_22, float %conv_1_out_12_load_22, float %conv_1_out_0_load_22, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1613 'mux' 'tmp_83' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1614 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_23 = load float* %conv_1_out_1_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1614 'load' 'conv_1_out_1_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1615 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_23 = load float* %conv_1_out_2_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1615 'load' 'conv_1_out_2_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1616 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_23 = load float* %conv_1_out_3_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1616 'load' 'conv_1_out_3_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1617 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_23 = load float* %conv_1_out_4_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1617 'load' 'conv_1_out_4_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1618 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_23 = load float* %conv_1_out_5_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1618 'load' 'conv_1_out_5_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1619 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_23 = load float* %conv_1_out_6_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1619 'load' 'conv_1_out_6_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1620 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_23 = load float* %conv_1_out_7_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1620 'load' 'conv_1_out_7_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1621 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_23 = load float* %conv_1_out_8_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1621 'load' 'conv_1_out_8_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1622 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_23 = load float* %conv_1_out_9_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1622 'load' 'conv_1_out_9_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1623 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_23 = load float* %conv_1_out_10_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1623 'load' 'conv_1_out_10_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1624 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_23 = load float* %conv_1_out_11_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1624 'load' 'conv_1_out_11_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1625 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_23 = load float* %conv_1_out_12_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1625 'load' 'conv_1_out_12_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1626 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_23 = load float* %conv_1_out_0_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1626 'load' 'conv_1_out_0_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1627 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_25 = load float* %conv_1_out_0_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1627 'load' 'conv_1_out_0_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1628 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_25 = load float* %conv_1_out_1_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1628 'load' 'conv_1_out_1_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1629 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_25 = load float* %conv_1_out_2_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1629 'load' 'conv_1_out_2_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1630 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_25 = load float* %conv_1_out_3_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1630 'load' 'conv_1_out_3_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1631 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_25 = load float* %conv_1_out_4_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1631 'load' 'conv_1_out_4_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1632 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_25 = load float* %conv_1_out_5_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1632 'load' 'conv_1_out_5_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1633 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_25 = load float* %conv_1_out_6_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1633 'load' 'conv_1_out_6_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1634 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_25 = load float* %conv_1_out_7_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1634 'load' 'conv_1_out_7_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1635 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_25 = load float* %conv_1_out_8_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1635 'load' 'conv_1_out_8_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1636 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_25 = load float* %conv_1_out_9_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1636 'load' 'conv_1_out_9_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1637 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_25 = load float* %conv_1_out_10_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1637 'load' 'conv_1_out_10_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1638 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_25 = load float* %conv_1_out_11_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1638 'load' 'conv_1_out_11_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_17 : Operation 1639 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_25 = load float* %conv_1_out_12_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1639 'load' 'conv_1_out_12_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 18 <SV = 17> <Delay = 8.46>
ST_18 : Operation 1640 [1/1] (1.94ns)   --->   "%add_ln28_55 = add i15 384, %trunc_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1640 'add' 'add_ln28_55' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1641 [1/1] (0.00ns)   --->   "%tmp_245 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_55, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 1641 'partselect' 'tmp_245' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1642 [1/1] (0.00ns)   --->   "%tmp_246 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_245, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 1642 'bitconcatenate' 'tmp_246' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln28_25 = zext i15 %tmp_246 to i64" [pool/pooling.cpp:28]   --->   Operation 1643 'zext' 'zext_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1644 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_26 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1644 'getelementptr' 'conv_1_out_0_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_56 = add i12 416, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1645 'add' 'add_ln28_56' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1646 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_57 = add i12 %zext_ln35, %add_ln28_56" [pool/pooling.cpp:28]   --->   Operation 1646 'add' 'add_ln28_57' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 1647 [1/1] (0.00ns)   --->   "%sext_ln28_21 = sext i12 %add_ln28_57 to i64" [pool/pooling.cpp:28]   --->   Operation 1647 'sext' 'sext_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1648 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_27 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1648 'getelementptr' 'conv_1_out_0_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1649 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_26 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1649 'getelementptr' 'conv_1_out_1_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1650 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_27 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1650 'getelementptr' 'conv_1_out_1_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1651 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_26 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1651 'getelementptr' 'conv_1_out_2_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1652 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_27 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1652 'getelementptr' 'conv_1_out_2_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1653 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_26 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1653 'getelementptr' 'conv_1_out_3_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1654 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_27 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1654 'getelementptr' 'conv_1_out_3_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1655 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_26 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1655 'getelementptr' 'conv_1_out_4_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1656 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_27 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1656 'getelementptr' 'conv_1_out_4_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1657 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_26 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1657 'getelementptr' 'conv_1_out_5_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1658 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_27 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1658 'getelementptr' 'conv_1_out_5_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1659 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_26 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1659 'getelementptr' 'conv_1_out_6_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1660 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_27 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1660 'getelementptr' 'conv_1_out_6_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1661 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_26 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1661 'getelementptr' 'conv_1_out_7_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1662 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_27 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1662 'getelementptr' 'conv_1_out_7_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1663 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_26 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1663 'getelementptr' 'conv_1_out_8_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1664 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_27 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1664 'getelementptr' 'conv_1_out_8_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1665 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_26 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1665 'getelementptr' 'conv_1_out_9_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1666 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_27 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1666 'getelementptr' 'conv_1_out_9_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1667 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_26 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1667 'getelementptr' 'conv_1_out_10_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1668 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_27 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1668 'getelementptr' 'conv_1_out_10_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1669 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_26 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1669 'getelementptr' 'conv_1_out_11_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1670 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_27 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1670 'getelementptr' 'conv_1_out_11_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1671 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_26 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1671 'getelementptr' 'conv_1_out_12_addr_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1672 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_27 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1672 'getelementptr' 'conv_1_out_12_addr_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1673 [1/1] (0.00ns)   --->   "%bitcast_ln28_10 = bitcast float %tmp_23 to i32" [pool/pooling.cpp:28]   --->   Operation 1673 'bitcast' 'bitcast_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp_24 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_10, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1674 'partselect' 'tmp_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1675 [1/1] (0.00ns)   --->   "%trunc_ln28_14 = trunc i32 %bitcast_ln28_10 to i23" [pool/pooling.cpp:28]   --->   Operation 1675 'trunc' 'trunc_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1676 [1/1] (0.00ns)   --->   "%bitcast_ln28_11 = bitcast float %select_ln28_5 to i32" [pool/pooling.cpp:28]   --->   Operation 1676 'bitcast' 'bitcast_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1677 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_11, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1677 'partselect' 'tmp_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1678 [1/1] (0.00ns)   --->   "%trunc_ln28_15 = trunc i32 %bitcast_ln28_11 to i23" [pool/pooling.cpp:28]   --->   Operation 1678 'trunc' 'trunc_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1679 [1/1] (1.55ns)   --->   "%icmp_ln28_20 = icmp ne i8 %tmp_24, -1" [pool/pooling.cpp:28]   --->   Operation 1679 'icmp' 'icmp_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1680 [1/1] (2.44ns)   --->   "%icmp_ln28_21 = icmp eq i23 %trunc_ln28_14, 0" [pool/pooling.cpp:28]   --->   Operation 1680 'icmp' 'icmp_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_10 = or i1 %icmp_ln28_21, %icmp_ln28_20" [pool/pooling.cpp:28]   --->   Operation 1681 'or' 'or_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1682 [1/1] (1.55ns)   --->   "%icmp_ln28_22 = icmp ne i8 %tmp_25, -1" [pool/pooling.cpp:28]   --->   Operation 1682 'icmp' 'icmp_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1683 [1/1] (2.44ns)   --->   "%icmp_ln28_23 = icmp eq i23 %trunc_ln28_15, 0" [pool/pooling.cpp:28]   --->   Operation 1683 'icmp' 'icmp_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1684 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_11 = or i1 %icmp_ln28_23, %icmp_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1684 'or' 'or_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1685 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%and_ln28_10 = and i1 %or_ln28_10, %or_ln28_11" [pool/pooling.cpp:28]   --->   Operation 1685 'and' 'and_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1686 [1/1] (6.78ns)   --->   "%tmp_26 = fcmp ogt float %tmp_23, %select_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1686 'fcmp' 'tmp_26' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1687 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_11 = and i1 %and_ln28_10, %tmp_26" [pool/pooling.cpp:28]   --->   Operation 1687 'and' 'and_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1688 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_6 = select i1 %and_ln28_11, float %tmp_23, float %select_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1688 'select' 'select_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1689 [1/1] (0.00ns)   --->   "%bitcast_ln28_15 = bitcast float %tmp_34 to i32" [pool/pooling.cpp:28]   --->   Operation 1689 'bitcast' 'bitcast_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1690 [1/1] (0.00ns)   --->   "%tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_15, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1690 'partselect' 'tmp_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1691 [1/1] (0.00ns)   --->   "%trunc_ln28_19 = trunc i32 %bitcast_ln28_15 to i23" [pool/pooling.cpp:28]   --->   Operation 1691 'trunc' 'trunc_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1692 [1/1] (0.00ns)   --->   "%bitcast_ln28_16 = bitcast float %select_ln28_8 to i32" [pool/pooling.cpp:28]   --->   Operation 1692 'bitcast' 'bitcast_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1693 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_16, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1693 'partselect' 'tmp_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1694 [1/1] (0.00ns)   --->   "%trunc_ln28_20 = trunc i32 %bitcast_ln28_16 to i23" [pool/pooling.cpp:28]   --->   Operation 1694 'trunc' 'trunc_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_18 : Operation 1695 [1/1] (1.55ns)   --->   "%icmp_ln28_30 = icmp ne i8 %tmp_35, -1" [pool/pooling.cpp:28]   --->   Operation 1695 'icmp' 'icmp_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1696 [1/1] (2.44ns)   --->   "%icmp_ln28_31 = icmp eq i23 %trunc_ln28_19, 0" [pool/pooling.cpp:28]   --->   Operation 1696 'icmp' 'icmp_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1697 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%or_ln28_15 = or i1 %icmp_ln28_31, %icmp_ln28_30" [pool/pooling.cpp:28]   --->   Operation 1697 'or' 'or_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1698 [1/1] (1.55ns)   --->   "%icmp_ln28_32 = icmp ne i8 %tmp_36, -1" [pool/pooling.cpp:28]   --->   Operation 1698 'icmp' 'icmp_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1699 [1/1] (2.44ns)   --->   "%icmp_ln28_33 = icmp eq i23 %trunc_ln28_20, 0" [pool/pooling.cpp:28]   --->   Operation 1699 'icmp' 'icmp_ln28_33' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1700 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%or_ln28_16 = or i1 %icmp_ln28_33, %icmp_ln28_32" [pool/pooling.cpp:28]   --->   Operation 1700 'or' 'or_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1701 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%and_ln28_15 = and i1 %or_ln28_15, %or_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1701 'and' 'and_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1702 [1/1] (6.78ns)   --->   "%tmp_37 = fcmp ogt float %tmp_34, %select_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1702 'fcmp' 'tmp_37' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1703 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_16 = and i1 %and_ln28_15, %tmp_37" [pool/pooling.cpp:28]   --->   Operation 1703 'and' 'and_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1704 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_9 = select i1 %and_ln28_16, float %tmp_34, float %select_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1704 'select' 'select_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1705 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_23 = load float* %conv_1_out_1_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1705 'load' 'conv_1_out_1_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1706 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_23 = load float* %conv_1_out_2_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1706 'load' 'conv_1_out_2_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1707 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_23 = load float* %conv_1_out_3_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1707 'load' 'conv_1_out_3_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1708 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_23 = load float* %conv_1_out_4_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1708 'load' 'conv_1_out_4_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1709 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_23 = load float* %conv_1_out_5_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1709 'load' 'conv_1_out_5_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1710 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_23 = load float* %conv_1_out_6_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1710 'load' 'conv_1_out_6_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1711 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_23 = load float* %conv_1_out_7_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1711 'load' 'conv_1_out_7_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1712 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_23 = load float* %conv_1_out_8_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1712 'load' 'conv_1_out_8_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1713 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_23 = load float* %conv_1_out_9_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1713 'load' 'conv_1_out_9_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1714 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_23 = load float* %conv_1_out_10_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1714 'load' 'conv_1_out_10_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1715 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_23 = load float* %conv_1_out_11_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1715 'load' 'conv_1_out_11_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1716 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_23 = load float* %conv_1_out_12_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1716 'load' 'conv_1_out_12_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1717 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_23 = load float* %conv_1_out_0_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 1717 'load' 'conv_1_out_0_load_23' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1718 [1/1] (2.60ns)   --->   "%tmp_87 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_23, float %conv_1_out_2_load_23, float %conv_1_out_3_load_23, float %conv_1_out_4_load_23, float %conv_1_out_5_load_23, float %conv_1_out_6_load_23, float %conv_1_out_7_load_23, float %conv_1_out_8_load_23, float %conv_1_out_9_load_23, float %conv_1_out_10_load_23, float %conv_1_out_11_load_23, float %conv_1_out_12_load_23, float %conv_1_out_0_load_23, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1718 'mux' 'tmp_87' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1719 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_25 = load float* %conv_1_out_0_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1719 'load' 'conv_1_out_0_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1720 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_25 = load float* %conv_1_out_1_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1720 'load' 'conv_1_out_1_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1721 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_25 = load float* %conv_1_out_2_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1721 'load' 'conv_1_out_2_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1722 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_25 = load float* %conv_1_out_3_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1722 'load' 'conv_1_out_3_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1723 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_25 = load float* %conv_1_out_4_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1723 'load' 'conv_1_out_4_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1724 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_25 = load float* %conv_1_out_5_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1724 'load' 'conv_1_out_5_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1725 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_25 = load float* %conv_1_out_6_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1725 'load' 'conv_1_out_6_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1726 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_25 = load float* %conv_1_out_7_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1726 'load' 'conv_1_out_7_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1727 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_25 = load float* %conv_1_out_8_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1727 'load' 'conv_1_out_8_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1728 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_25 = load float* %conv_1_out_9_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1728 'load' 'conv_1_out_9_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1729 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_25 = load float* %conv_1_out_10_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1729 'load' 'conv_1_out_10_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1730 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_25 = load float* %conv_1_out_11_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1730 'load' 'conv_1_out_11_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1731 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_25 = load float* %conv_1_out_12_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 1731 'load' 'conv_1_out_12_load_25' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1732 [1/1] (2.60ns)   --->   "%tmp_94 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_25, float %conv_1_out_1_load_25, float %conv_1_out_2_load_25, float %conv_1_out_3_load_25, float %conv_1_out_4_load_25, float %conv_1_out_5_load_25, float %conv_1_out_6_load_25, float %conv_1_out_7_load_25, float %conv_1_out_8_load_25, float %conv_1_out_9_load_25, float %conv_1_out_10_load_25, float %conv_1_out_11_load_25, float %conv_1_out_12_load_25, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1732 'mux' 'tmp_94' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1733 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_26 = load float* %conv_1_out_1_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1733 'load' 'conv_1_out_1_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1734 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_26 = load float* %conv_1_out_2_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1734 'load' 'conv_1_out_2_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1735 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_26 = load float* %conv_1_out_3_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1735 'load' 'conv_1_out_3_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1736 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_26 = load float* %conv_1_out_4_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1736 'load' 'conv_1_out_4_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1737 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_26 = load float* %conv_1_out_5_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1737 'load' 'conv_1_out_5_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1738 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_26 = load float* %conv_1_out_6_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1738 'load' 'conv_1_out_6_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1739 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_26 = load float* %conv_1_out_7_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1739 'load' 'conv_1_out_7_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1740 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_26 = load float* %conv_1_out_8_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1740 'load' 'conv_1_out_8_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1741 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_26 = load float* %conv_1_out_9_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1741 'load' 'conv_1_out_9_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1742 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_26 = load float* %conv_1_out_10_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1742 'load' 'conv_1_out_10_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1743 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_26 = load float* %conv_1_out_11_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1743 'load' 'conv_1_out_11_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1744 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_26 = load float* %conv_1_out_12_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1744 'load' 'conv_1_out_12_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1745 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_26 = load float* %conv_1_out_0_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1745 'load' 'conv_1_out_0_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1746 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_27 = load float* %conv_1_out_1_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1746 'load' 'conv_1_out_1_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1747 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_27 = load float* %conv_1_out_2_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1747 'load' 'conv_1_out_2_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1748 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_27 = load float* %conv_1_out_3_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1748 'load' 'conv_1_out_3_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1749 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_27 = load float* %conv_1_out_4_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1749 'load' 'conv_1_out_4_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1750 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_27 = load float* %conv_1_out_5_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1750 'load' 'conv_1_out_5_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1751 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_27 = load float* %conv_1_out_6_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1751 'load' 'conv_1_out_6_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1752 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_27 = load float* %conv_1_out_7_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1752 'load' 'conv_1_out_7_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1753 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_27 = load float* %conv_1_out_8_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1753 'load' 'conv_1_out_8_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1754 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_27 = load float* %conv_1_out_9_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1754 'load' 'conv_1_out_9_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1755 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_27 = load float* %conv_1_out_10_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1755 'load' 'conv_1_out_10_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1756 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_27 = load float* %conv_1_out_11_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1756 'load' 'conv_1_out_11_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1757 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_27 = load float* %conv_1_out_12_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1757 'load' 'conv_1_out_12_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_18 : Operation 1758 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_27 = load float* %conv_1_out_0_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1758 'load' 'conv_1_out_0_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 19 <SV = 18> <Delay = 8.46>
ST_19 : Operation 1759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_21 = add i12 480, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 1759 'add' 'add_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1760 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_22 = add i12 %zext_ln35, %add_ln28_21" [pool/pooling.cpp:28]   --->   Operation 1760 'add' 'add_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln28_8 = sext i12 %add_ln28_22 to i64" [pool/pooling.cpp:28]   --->   Operation 1761 'sext' 'sext_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1762 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_29 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1762 'getelementptr' 'conv_1_out_0_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1763 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_29 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1763 'getelementptr' 'conv_1_out_1_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1764 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_29 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1764 'getelementptr' 'conv_1_out_2_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1765 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_29 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1765 'getelementptr' 'conv_1_out_3_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1766 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_29 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1766 'getelementptr' 'conv_1_out_4_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1767 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_29 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1767 'getelementptr' 'conv_1_out_5_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1768 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_29 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1768 'getelementptr' 'conv_1_out_6_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1769 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_29 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1769 'getelementptr' 'conv_1_out_7_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1770 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_29 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1770 'getelementptr' 'conv_1_out_8_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1771 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_29 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1771 'getelementptr' 'conv_1_out_9_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1772 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_29 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1772 'getelementptr' 'conv_1_out_10_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1773 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_29 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1773 'getelementptr' 'conv_1_out_11_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1774 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_29 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 1774 'getelementptr' 'conv_1_out_12_addr_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1775 [1/1] (1.94ns)   --->   "%add_ln28_58 = add i15 448, %trunc_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1775 'add' 'add_ln28_58' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1776 [1/1] (0.00ns)   --->   "%tmp_247 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_58, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 1776 'partselect' 'tmp_247' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1777 [1/1] (0.00ns)   --->   "%tmp_248 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_247, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 1777 'bitconcatenate' 'tmp_248' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1778 [1/1] (0.00ns)   --->   "%zext_ln28_26 = zext i15 %tmp_248 to i64" [pool/pooling.cpp:28]   --->   Operation 1778 'zext' 'zext_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1779 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_30 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1779 'getelementptr' 'conv_1_out_0_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1780 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_30 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1780 'getelementptr' 'conv_1_out_1_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1781 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_30 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1781 'getelementptr' 'conv_1_out_2_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1782 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_30 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1782 'getelementptr' 'conv_1_out_3_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1783 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_30 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1783 'getelementptr' 'conv_1_out_4_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1784 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_30 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1784 'getelementptr' 'conv_1_out_5_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1785 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_30 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1785 'getelementptr' 'conv_1_out_6_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1786 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_30 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1786 'getelementptr' 'conv_1_out_7_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1787 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_30 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1787 'getelementptr' 'conv_1_out_8_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1788 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_30 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1788 'getelementptr' 'conv_1_out_9_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1789 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_30 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1789 'getelementptr' 'conv_1_out_10_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1790 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_30 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1790 'getelementptr' 'conv_1_out_11_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1791 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_30 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 1791 'getelementptr' 'conv_1_out_12_addr_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1792 [1/1] (0.00ns)   --->   "%bitcast_ln28_17 = bitcast float %tmp_38 to i32" [pool/pooling.cpp:28]   --->   Operation 1792 'bitcast' 'bitcast_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1793 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_17, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1793 'partselect' 'tmp_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1794 [1/1] (0.00ns)   --->   "%trunc_ln28_21 = trunc i32 %bitcast_ln28_17 to i23" [pool/pooling.cpp:28]   --->   Operation 1794 'trunc' 'trunc_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1795 [1/1] (0.00ns)   --->   "%bitcast_ln28_18 = bitcast float %select_ln28_9 to i32" [pool/pooling.cpp:28]   --->   Operation 1795 'bitcast' 'bitcast_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1796 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_18, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1796 'partselect' 'tmp_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1797 [1/1] (0.00ns)   --->   "%trunc_ln28_22 = trunc i32 %bitcast_ln28_18 to i23" [pool/pooling.cpp:28]   --->   Operation 1797 'trunc' 'trunc_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1798 [1/1] (1.55ns)   --->   "%icmp_ln28_34 = icmp ne i8 %tmp_39, -1" [pool/pooling.cpp:28]   --->   Operation 1798 'icmp' 'icmp_ln28_34' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1799 [1/1] (2.44ns)   --->   "%icmp_ln28_35 = icmp eq i23 %trunc_ln28_21, 0" [pool/pooling.cpp:28]   --->   Operation 1799 'icmp' 'icmp_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%or_ln28_17 = or i1 %icmp_ln28_35, %icmp_ln28_34" [pool/pooling.cpp:28]   --->   Operation 1800 'or' 'or_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1801 [1/1] (1.55ns)   --->   "%icmp_ln28_36 = icmp ne i8 %tmp_40, -1" [pool/pooling.cpp:28]   --->   Operation 1801 'icmp' 'icmp_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1802 [1/1] (2.44ns)   --->   "%icmp_ln28_37 = icmp eq i23 %trunc_ln28_22, 0" [pool/pooling.cpp:28]   --->   Operation 1802 'icmp' 'icmp_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1803 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%or_ln28_18 = or i1 %icmp_ln28_37, %icmp_ln28_36" [pool/pooling.cpp:28]   --->   Operation 1803 'or' 'or_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1804 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%and_ln28_17 = and i1 %or_ln28_17, %or_ln28_18" [pool/pooling.cpp:28]   --->   Operation 1804 'and' 'and_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1805 [1/1] (6.78ns)   --->   "%tmp_41 = fcmp ogt float %tmp_38, %select_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1805 'fcmp' 'tmp_41' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1806 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_18 = and i1 %and_ln28_17, %tmp_41" [pool/pooling.cpp:28]   --->   Operation 1806 'and' 'and_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1807 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_10 = select i1 %and_ln28_18, float %tmp_38, float %select_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1807 'select' 'select_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1808 [1/1] (0.00ns)   --->   "%bitcast_ln28_22 = bitcast float %tmp_49 to i32" [pool/pooling.cpp:28]   --->   Operation 1808 'bitcast' 'bitcast_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1809 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_22, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1809 'partselect' 'tmp_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1810 [1/1] (0.00ns)   --->   "%trunc_ln28_26 = trunc i32 %bitcast_ln28_22 to i23" [pool/pooling.cpp:28]   --->   Operation 1810 'trunc' 'trunc_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1811 [1/1] (0.00ns)   --->   "%bitcast_ln28_23 = bitcast float %select_ln28_12 to i32" [pool/pooling.cpp:28]   --->   Operation 1811 'bitcast' 'bitcast_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1812 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_23, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1812 'partselect' 'tmp_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1813 [1/1] (0.00ns)   --->   "%trunc_ln28_27 = trunc i32 %bitcast_ln28_23 to i23" [pool/pooling.cpp:28]   --->   Operation 1813 'trunc' 'trunc_ln28_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_19 : Operation 1814 [1/1] (1.55ns)   --->   "%icmp_ln28_44 = icmp ne i8 %tmp_50, -1" [pool/pooling.cpp:28]   --->   Operation 1814 'icmp' 'icmp_ln28_44' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1815 [1/1] (2.44ns)   --->   "%icmp_ln28_45 = icmp eq i23 %trunc_ln28_26, 0" [pool/pooling.cpp:28]   --->   Operation 1815 'icmp' 'icmp_ln28_45' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%or_ln28_22 = or i1 %icmp_ln28_45, %icmp_ln28_44" [pool/pooling.cpp:28]   --->   Operation 1816 'or' 'or_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1817 [1/1] (1.55ns)   --->   "%icmp_ln28_46 = icmp ne i8 %tmp_51, -1" [pool/pooling.cpp:28]   --->   Operation 1817 'icmp' 'icmp_ln28_46' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1818 [1/1] (2.44ns)   --->   "%icmp_ln28_47 = icmp eq i23 %trunc_ln28_27, 0" [pool/pooling.cpp:28]   --->   Operation 1818 'icmp' 'icmp_ln28_47' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1819 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%or_ln28_23 = or i1 %icmp_ln28_47, %icmp_ln28_46" [pool/pooling.cpp:28]   --->   Operation 1819 'or' 'or_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%and_ln28_22 = and i1 %or_ln28_22, %or_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1820 'and' 'and_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1821 [1/1] (6.78ns)   --->   "%tmp_52 = fcmp ogt float %tmp_49, %select_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1821 'fcmp' 'tmp_52' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1822 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_23 = and i1 %and_ln28_22, %tmp_52" [pool/pooling.cpp:28]   --->   Operation 1822 'and' 'and_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1823 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_13 = select i1 %and_ln28_23, float %tmp_49, float %select_ln28_12" [pool/pooling.cpp:28]   --->   Operation 1823 'select' 'select_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1824 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_26 = load float* %conv_1_out_1_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1824 'load' 'conv_1_out_1_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1825 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_26 = load float* %conv_1_out_2_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1825 'load' 'conv_1_out_2_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1826 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_26 = load float* %conv_1_out_3_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1826 'load' 'conv_1_out_3_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1827 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_26 = load float* %conv_1_out_4_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1827 'load' 'conv_1_out_4_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1828 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_26 = load float* %conv_1_out_5_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1828 'load' 'conv_1_out_5_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1829 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_26 = load float* %conv_1_out_6_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1829 'load' 'conv_1_out_6_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1830 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_26 = load float* %conv_1_out_7_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1830 'load' 'conv_1_out_7_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1831 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_26 = load float* %conv_1_out_8_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1831 'load' 'conv_1_out_8_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1832 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_26 = load float* %conv_1_out_9_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1832 'load' 'conv_1_out_9_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1833 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_26 = load float* %conv_1_out_10_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1833 'load' 'conv_1_out_10_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1834 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_26 = load float* %conv_1_out_11_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1834 'load' 'conv_1_out_11_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1835 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_26 = load float* %conv_1_out_12_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1835 'load' 'conv_1_out_12_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1836 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_26 = load float* %conv_1_out_0_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 1836 'load' 'conv_1_out_0_load_26' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1837 [1/1] (2.60ns)   --->   "%tmp_98 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_26, float %conv_1_out_2_load_26, float %conv_1_out_3_load_26, float %conv_1_out_4_load_26, float %conv_1_out_5_load_26, float %conv_1_out_6_load_26, float %conv_1_out_7_load_26, float %conv_1_out_8_load_26, float %conv_1_out_9_load_26, float %conv_1_out_10_load_26, float %conv_1_out_11_load_26, float %conv_1_out_12_load_26, float %conv_1_out_0_load_26, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1837 'mux' 'tmp_98' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1838 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_27 = load float* %conv_1_out_1_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1838 'load' 'conv_1_out_1_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1839 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_27 = load float* %conv_1_out_2_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1839 'load' 'conv_1_out_2_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1840 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_27 = load float* %conv_1_out_3_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1840 'load' 'conv_1_out_3_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1841 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_27 = load float* %conv_1_out_4_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1841 'load' 'conv_1_out_4_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1842 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_27 = load float* %conv_1_out_5_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1842 'load' 'conv_1_out_5_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1843 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_27 = load float* %conv_1_out_6_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1843 'load' 'conv_1_out_6_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1844 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_27 = load float* %conv_1_out_7_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1844 'load' 'conv_1_out_7_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1845 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_27 = load float* %conv_1_out_8_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1845 'load' 'conv_1_out_8_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1846 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_27 = load float* %conv_1_out_9_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1846 'load' 'conv_1_out_9_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1847 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_27 = load float* %conv_1_out_10_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1847 'load' 'conv_1_out_10_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1848 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_27 = load float* %conv_1_out_11_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1848 'load' 'conv_1_out_11_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1849 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_27 = load float* %conv_1_out_12_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1849 'load' 'conv_1_out_12_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1850 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_27 = load float* %conv_1_out_0_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 1850 'load' 'conv_1_out_0_load_27' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1851 [1/1] (2.60ns)   --->   "%tmp_102 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_27, float %conv_1_out_2_load_27, float %conv_1_out_3_load_27, float %conv_1_out_4_load_27, float %conv_1_out_5_load_27, float %conv_1_out_6_load_27, float %conv_1_out_7_load_27, float %conv_1_out_8_load_27, float %conv_1_out_9_load_27, float %conv_1_out_10_load_27, float %conv_1_out_11_load_27, float %conv_1_out_12_load_27, float %conv_1_out_0_load_27, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1851 'mux' 'tmp_102' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1852 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_29 = load float* %conv_1_out_0_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1852 'load' 'conv_1_out_0_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1853 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_29 = load float* %conv_1_out_1_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1853 'load' 'conv_1_out_1_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1854 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_29 = load float* %conv_1_out_2_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1854 'load' 'conv_1_out_2_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1855 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_29 = load float* %conv_1_out_3_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1855 'load' 'conv_1_out_3_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1856 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_29 = load float* %conv_1_out_4_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1856 'load' 'conv_1_out_4_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1857 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_29 = load float* %conv_1_out_5_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1857 'load' 'conv_1_out_5_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1858 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_29 = load float* %conv_1_out_6_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1858 'load' 'conv_1_out_6_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1859 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_29 = load float* %conv_1_out_7_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1859 'load' 'conv_1_out_7_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1860 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_29 = load float* %conv_1_out_8_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1860 'load' 'conv_1_out_8_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1861 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_29 = load float* %conv_1_out_9_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1861 'load' 'conv_1_out_9_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1862 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_29 = load float* %conv_1_out_10_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1862 'load' 'conv_1_out_10_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1863 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_29 = load float* %conv_1_out_11_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1863 'load' 'conv_1_out_11_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1864 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_29 = load float* %conv_1_out_12_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1864 'load' 'conv_1_out_12_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1865 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_30 = load float* %conv_1_out_1_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1865 'load' 'conv_1_out_1_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1866 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_30 = load float* %conv_1_out_2_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1866 'load' 'conv_1_out_2_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1867 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_30 = load float* %conv_1_out_3_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1867 'load' 'conv_1_out_3_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1868 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_30 = load float* %conv_1_out_4_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1868 'load' 'conv_1_out_4_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1869 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_30 = load float* %conv_1_out_5_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1869 'load' 'conv_1_out_5_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1870 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_30 = load float* %conv_1_out_6_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1870 'load' 'conv_1_out_6_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1871 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_30 = load float* %conv_1_out_7_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1871 'load' 'conv_1_out_7_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1872 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_30 = load float* %conv_1_out_8_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1872 'load' 'conv_1_out_8_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1873 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_30 = load float* %conv_1_out_9_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1873 'load' 'conv_1_out_9_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1874 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_30 = load float* %conv_1_out_10_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1874 'load' 'conv_1_out_10_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1875 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_30 = load float* %conv_1_out_11_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1875 'load' 'conv_1_out_11_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1876 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_30 = load float* %conv_1_out_12_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1876 'load' 'conv_1_out_12_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_19 : Operation 1877 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_30 = load float* %conv_1_out_0_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1877 'load' 'conv_1_out_0_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 20 <SV = 19> <Delay = 8.46>
ST_20 : Operation 1878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_24 = add i12 544, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 1878 'add' 'add_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1879 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_25 = add i12 %zext_ln35, %add_ln28_24" [pool/pooling.cpp:28]   --->   Operation 1879 'add' 'add_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1880 [1/1] (0.00ns)   --->   "%sext_ln28_9 = sext i12 %add_ln28_25 to i64" [pool/pooling.cpp:28]   --->   Operation 1880 'sext' 'sext_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1881 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_33 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1881 'getelementptr' 'conv_1_out_0_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1882 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_33 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1882 'getelementptr' 'conv_1_out_1_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1883 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_33 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1883 'getelementptr' 'conv_1_out_2_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1884 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_33 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1884 'getelementptr' 'conv_1_out_3_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1885 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_33 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1885 'getelementptr' 'conv_1_out_4_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1886 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_33 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1886 'getelementptr' 'conv_1_out_5_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1887 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_33 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1887 'getelementptr' 'conv_1_out_6_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1888 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_33 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1888 'getelementptr' 'conv_1_out_7_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1889 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_33 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1889 'getelementptr' 'conv_1_out_8_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1890 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_33 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1890 'getelementptr' 'conv_1_out_9_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1891 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_33 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1891 'getelementptr' 'conv_1_out_10_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1892 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_33 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1892 'getelementptr' 'conv_1_out_11_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1893 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_33 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 1893 'getelementptr' 'conv_1_out_12_addr_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_59 = add i12 480, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 1894 'add' 'add_ln28_59' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1895 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_60 = add i12 %zext_ln35, %add_ln28_59" [pool/pooling.cpp:28]   --->   Operation 1895 'add' 'add_ln28_60' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 1896 [1/1] (0.00ns)   --->   "%sext_ln28_22 = sext i12 %add_ln28_60 to i64" [pool/pooling.cpp:28]   --->   Operation 1896 'sext' 'sext_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1897 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_31 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1897 'getelementptr' 'conv_1_out_0_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1898 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_31 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1898 'getelementptr' 'conv_1_out_1_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1899 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_31 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1899 'getelementptr' 'conv_1_out_2_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1900 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_31 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1900 'getelementptr' 'conv_1_out_3_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1901 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_31 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1901 'getelementptr' 'conv_1_out_4_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1902 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_31 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1902 'getelementptr' 'conv_1_out_5_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1903 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_31 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1903 'getelementptr' 'conv_1_out_6_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1904 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_31 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1904 'getelementptr' 'conv_1_out_7_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1905 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_31 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1905 'getelementptr' 'conv_1_out_8_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1906 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_31 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1906 'getelementptr' 'conv_1_out_9_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1907 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_31 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1907 'getelementptr' 'conv_1_out_10_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1908 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_31 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1908 'getelementptr' 'conv_1_out_11_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1909 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_31 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 1909 'getelementptr' 'conv_1_out_12_addr_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1910 [1/1] (0.00ns)   --->   "%bitcast_ln28_24 = bitcast float %tmp_53 to i32" [pool/pooling.cpp:28]   --->   Operation 1910 'bitcast' 'bitcast_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1911 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_24, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1911 'partselect' 'tmp_54' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1912 [1/1] (0.00ns)   --->   "%trunc_ln28_28 = trunc i32 %bitcast_ln28_24 to i23" [pool/pooling.cpp:28]   --->   Operation 1912 'trunc' 'trunc_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1913 [1/1] (0.00ns)   --->   "%bitcast_ln28_25 = bitcast float %select_ln28_13 to i32" [pool/pooling.cpp:28]   --->   Operation 1913 'bitcast' 'bitcast_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1914 [1/1] (0.00ns)   --->   "%tmp_55 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_25, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1914 'partselect' 'tmp_55' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1915 [1/1] (0.00ns)   --->   "%trunc_ln28_29 = trunc i32 %bitcast_ln28_25 to i23" [pool/pooling.cpp:28]   --->   Operation 1915 'trunc' 'trunc_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1916 [1/1] (1.55ns)   --->   "%icmp_ln28_48 = icmp ne i8 %tmp_54, -1" [pool/pooling.cpp:28]   --->   Operation 1916 'icmp' 'icmp_ln28_48' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1917 [1/1] (2.44ns)   --->   "%icmp_ln28_49 = icmp eq i23 %trunc_ln28_28, 0" [pool/pooling.cpp:28]   --->   Operation 1917 'icmp' 'icmp_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%or_ln28_24 = or i1 %icmp_ln28_49, %icmp_ln28_48" [pool/pooling.cpp:28]   --->   Operation 1918 'or' 'or_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1919 [1/1] (1.55ns)   --->   "%icmp_ln28_50 = icmp ne i8 %tmp_55, -1" [pool/pooling.cpp:28]   --->   Operation 1919 'icmp' 'icmp_ln28_50' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1920 [1/1] (2.44ns)   --->   "%icmp_ln28_51 = icmp eq i23 %trunc_ln28_29, 0" [pool/pooling.cpp:28]   --->   Operation 1920 'icmp' 'icmp_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%or_ln28_25 = or i1 %icmp_ln28_51, %icmp_ln28_50" [pool/pooling.cpp:28]   --->   Operation 1921 'or' 'or_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1922 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%and_ln28_24 = and i1 %or_ln28_24, %or_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1922 'and' 'and_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1923 [1/1] (6.78ns)   --->   "%tmp_56 = fcmp ogt float %tmp_53, %select_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1923 'fcmp' 'tmp_56' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1924 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_25 = and i1 %and_ln28_24, %tmp_56" [pool/pooling.cpp:28]   --->   Operation 1924 'and' 'and_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1925 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_14 = select i1 %and_ln28_25, float %tmp_53, float %select_ln28_13" [pool/pooling.cpp:28]   --->   Operation 1925 'select' 'select_ln28_14' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1926 [1/1] (0.00ns)   --->   "%bitcast_ln28_29 = bitcast float %tmp_64 to i32" [pool/pooling.cpp:28]   --->   Operation 1926 'bitcast' 'bitcast_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1927 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_29, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1927 'partselect' 'tmp_65' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1928 [1/1] (0.00ns)   --->   "%trunc_ln28_33 = trunc i32 %bitcast_ln28_29 to i23" [pool/pooling.cpp:28]   --->   Operation 1928 'trunc' 'trunc_ln28_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1929 [1/1] (0.00ns)   --->   "%bitcast_ln28_30 = bitcast float %select_ln28_16 to i32" [pool/pooling.cpp:28]   --->   Operation 1929 'bitcast' 'bitcast_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1930 [1/1] (0.00ns)   --->   "%tmp_66 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_30, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1930 'partselect' 'tmp_66' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1931 [1/1] (0.00ns)   --->   "%trunc_ln28_34 = trunc i32 %bitcast_ln28_30 to i23" [pool/pooling.cpp:28]   --->   Operation 1931 'trunc' 'trunc_ln28_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_20 : Operation 1932 [1/1] (1.55ns)   --->   "%icmp_ln28_58 = icmp ne i8 %tmp_65, -1" [pool/pooling.cpp:28]   --->   Operation 1932 'icmp' 'icmp_ln28_58' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1933 [1/1] (2.44ns)   --->   "%icmp_ln28_59 = icmp eq i23 %trunc_ln28_33, 0" [pool/pooling.cpp:28]   --->   Operation 1933 'icmp' 'icmp_ln28_59' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%or_ln28_29 = or i1 %icmp_ln28_59, %icmp_ln28_58" [pool/pooling.cpp:28]   --->   Operation 1934 'or' 'or_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1935 [1/1] (1.55ns)   --->   "%icmp_ln28_60 = icmp ne i8 %tmp_66, -1" [pool/pooling.cpp:28]   --->   Operation 1935 'icmp' 'icmp_ln28_60' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1936 [1/1] (2.44ns)   --->   "%icmp_ln28_61 = icmp eq i23 %trunc_ln28_34, 0" [pool/pooling.cpp:28]   --->   Operation 1936 'icmp' 'icmp_ln28_61' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1937 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%or_ln28_30 = or i1 %icmp_ln28_61, %icmp_ln28_60" [pool/pooling.cpp:28]   --->   Operation 1937 'or' 'or_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1938 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%and_ln28_29 = and i1 %or_ln28_29, %or_ln28_30" [pool/pooling.cpp:28]   --->   Operation 1938 'and' 'and_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1939 [1/1] (6.78ns)   --->   "%tmp_67 = fcmp ogt float %tmp_64, %select_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1939 'fcmp' 'tmp_67' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1940 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_30 = and i1 %and_ln28_29, %tmp_67" [pool/pooling.cpp:28]   --->   Operation 1940 'and' 'and_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1941 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_17 = select i1 %and_ln28_30, float %tmp_64, float %select_ln28_16" [pool/pooling.cpp:28]   --->   Operation 1941 'select' 'select_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1942 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_29 = load float* %conv_1_out_0_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1942 'load' 'conv_1_out_0_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1943 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_29 = load float* %conv_1_out_1_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1943 'load' 'conv_1_out_1_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1944 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_29 = load float* %conv_1_out_2_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1944 'load' 'conv_1_out_2_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1945 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_29 = load float* %conv_1_out_3_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1945 'load' 'conv_1_out_3_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1946 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_29 = load float* %conv_1_out_4_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1946 'load' 'conv_1_out_4_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1947 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_29 = load float* %conv_1_out_5_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1947 'load' 'conv_1_out_5_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1948 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_29 = load float* %conv_1_out_6_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1948 'load' 'conv_1_out_6_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1949 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_29 = load float* %conv_1_out_7_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1949 'load' 'conv_1_out_7_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1950 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_29 = load float* %conv_1_out_8_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1950 'load' 'conv_1_out_8_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1951 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_29 = load float* %conv_1_out_9_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1951 'load' 'conv_1_out_9_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1952 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_29 = load float* %conv_1_out_10_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1952 'load' 'conv_1_out_10_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1953 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_29 = load float* %conv_1_out_11_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1953 'load' 'conv_1_out_11_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1954 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_29 = load float* %conv_1_out_12_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 1954 'load' 'conv_1_out_12_load_29' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1955 [1/1] (2.60ns)   --->   "%tmp_109 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_29, float %conv_1_out_1_load_29, float %conv_1_out_2_load_29, float %conv_1_out_3_load_29, float %conv_1_out_4_load_29, float %conv_1_out_5_load_29, float %conv_1_out_6_load_29, float %conv_1_out_7_load_29, float %conv_1_out_8_load_29, float %conv_1_out_9_load_29, float %conv_1_out_10_load_29, float %conv_1_out_11_load_29, float %conv_1_out_12_load_29, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1955 'mux' 'tmp_109' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1956 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_30 = load float* %conv_1_out_1_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1956 'load' 'conv_1_out_1_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1957 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_30 = load float* %conv_1_out_2_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1957 'load' 'conv_1_out_2_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1958 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_30 = load float* %conv_1_out_3_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1958 'load' 'conv_1_out_3_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1959 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_30 = load float* %conv_1_out_4_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1959 'load' 'conv_1_out_4_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1960 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_30 = load float* %conv_1_out_5_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1960 'load' 'conv_1_out_5_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1961 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_30 = load float* %conv_1_out_6_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1961 'load' 'conv_1_out_6_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1962 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_30 = load float* %conv_1_out_7_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1962 'load' 'conv_1_out_7_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1963 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_30 = load float* %conv_1_out_8_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1963 'load' 'conv_1_out_8_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1964 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_30 = load float* %conv_1_out_9_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1964 'load' 'conv_1_out_9_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1965 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_30 = load float* %conv_1_out_10_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1965 'load' 'conv_1_out_10_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1966 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_30 = load float* %conv_1_out_11_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1966 'load' 'conv_1_out_11_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1967 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_30 = load float* %conv_1_out_12_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1967 'load' 'conv_1_out_12_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1968 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_30 = load float* %conv_1_out_0_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 1968 'load' 'conv_1_out_0_load_30' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1969 [1/1] (2.60ns)   --->   "%tmp_113 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_30, float %conv_1_out_2_load_30, float %conv_1_out_3_load_30, float %conv_1_out_4_load_30, float %conv_1_out_5_load_30, float %conv_1_out_6_load_30, float %conv_1_out_7_load_30, float %conv_1_out_8_load_30, float %conv_1_out_9_load_30, float %conv_1_out_10_load_30, float %conv_1_out_11_load_30, float %conv_1_out_12_load_30, float %conv_1_out_0_load_30, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 1969 'mux' 'tmp_113' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1970 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_31 = load float* %conv_1_out_1_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 1970 'load' 'conv_1_out_1_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1971 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_31 = load float* %conv_1_out_2_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 1971 'load' 'conv_1_out_2_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1972 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_31 = load float* %conv_1_out_3_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 1972 'load' 'conv_1_out_3_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1973 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_31 = load float* %conv_1_out_4_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 1973 'load' 'conv_1_out_4_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1974 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_31 = load float* %conv_1_out_5_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 1974 'load' 'conv_1_out_5_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1975 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_31 = load float* %conv_1_out_6_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 1975 'load' 'conv_1_out_6_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1976 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_31 = load float* %conv_1_out_7_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 1976 'load' 'conv_1_out_7_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1977 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_31 = load float* %conv_1_out_8_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 1977 'load' 'conv_1_out_8_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1978 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_31 = load float* %conv_1_out_9_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 1978 'load' 'conv_1_out_9_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1979 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_31 = load float* %conv_1_out_10_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 1979 'load' 'conv_1_out_10_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1980 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_31 = load float* %conv_1_out_11_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 1980 'load' 'conv_1_out_11_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1981 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_31 = load float* %conv_1_out_12_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 1981 'load' 'conv_1_out_12_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1982 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_31 = load float* %conv_1_out_0_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 1982 'load' 'conv_1_out_0_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1983 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_33 = load float* %conv_1_out_0_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1983 'load' 'conv_1_out_0_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1984 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_33 = load float* %conv_1_out_1_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1984 'load' 'conv_1_out_1_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1985 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_33 = load float* %conv_1_out_2_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1985 'load' 'conv_1_out_2_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1986 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_33 = load float* %conv_1_out_3_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1986 'load' 'conv_1_out_3_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1987 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_33 = load float* %conv_1_out_4_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1987 'load' 'conv_1_out_4_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1988 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_33 = load float* %conv_1_out_5_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1988 'load' 'conv_1_out_5_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1989 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_33 = load float* %conv_1_out_6_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1989 'load' 'conv_1_out_6_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1990 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_33 = load float* %conv_1_out_7_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1990 'load' 'conv_1_out_7_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1991 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_33 = load float* %conv_1_out_8_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1991 'load' 'conv_1_out_8_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1992 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_33 = load float* %conv_1_out_9_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1992 'load' 'conv_1_out_9_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1993 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_33 = load float* %conv_1_out_10_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1993 'load' 'conv_1_out_10_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1994 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_33 = load float* %conv_1_out_11_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1994 'load' 'conv_1_out_11_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_20 : Operation 1995 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_33 = load float* %conv_1_out_12_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 1995 'load' 'conv_1_out_12_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 21 <SV = 20> <Delay = 8.46>
ST_21 : Operation 1996 [1/1] (1.94ns)   --->   "%add_ln28_61 = add i15 512, %trunc_ln28_5" [pool/pooling.cpp:28]   --->   Operation 1996 'add' 'add_ln28_61' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1997 [1/1] (0.00ns)   --->   "%tmp_249 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_61, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 1997 'partselect' 'tmp_249' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1998 [1/1] (0.00ns)   --->   "%tmp_250 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_249, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 1998 'bitconcatenate' 'tmp_250' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 1999 [1/1] (0.00ns)   --->   "%zext_ln28_27 = zext i15 %tmp_250 to i64" [pool/pooling.cpp:28]   --->   Operation 1999 'zext' 'zext_ln28_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2000 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_34 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2000 'getelementptr' 'conv_1_out_0_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_62 = add i12 544, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 2001 'add' 'add_ln28_62' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2002 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_63 = add i12 %zext_ln35, %add_ln28_62" [pool/pooling.cpp:28]   --->   Operation 2002 'add' 'add_ln28_63' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln28_23 = sext i12 %add_ln28_63 to i64" [pool/pooling.cpp:28]   --->   Operation 2003 'sext' 'sext_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2004 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_35 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 2004 'getelementptr' 'conv_1_out_0_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2005 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_34 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2005 'getelementptr' 'conv_1_out_1_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2006 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_35 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 2006 'getelementptr' 'conv_1_out_1_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2007 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_34 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2007 'getelementptr' 'conv_1_out_2_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2008 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_35 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 2008 'getelementptr' 'conv_1_out_2_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2009 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_34 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2009 'getelementptr' 'conv_1_out_3_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2010 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_35 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 2010 'getelementptr' 'conv_1_out_3_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2011 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_34 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2011 'getelementptr' 'conv_1_out_4_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2012 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_35 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 2012 'getelementptr' 'conv_1_out_4_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2013 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_34 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2013 'getelementptr' 'conv_1_out_5_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2014 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_35 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 2014 'getelementptr' 'conv_1_out_5_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2015 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_34 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2015 'getelementptr' 'conv_1_out_6_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2016 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_35 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 2016 'getelementptr' 'conv_1_out_6_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2017 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_34 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2017 'getelementptr' 'conv_1_out_7_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2018 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_35 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 2018 'getelementptr' 'conv_1_out_7_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2019 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_34 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2019 'getelementptr' 'conv_1_out_8_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2020 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_35 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 2020 'getelementptr' 'conv_1_out_8_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2021 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_34 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2021 'getelementptr' 'conv_1_out_9_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2022 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_35 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 2022 'getelementptr' 'conv_1_out_9_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2023 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_34 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2023 'getelementptr' 'conv_1_out_10_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2024 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_35 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 2024 'getelementptr' 'conv_1_out_10_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2025 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_34 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2025 'getelementptr' 'conv_1_out_11_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2026 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_35 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 2026 'getelementptr' 'conv_1_out_11_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2027 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_34 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2027 'getelementptr' 'conv_1_out_12_addr_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2028 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_35 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 2028 'getelementptr' 'conv_1_out_12_addr_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2029 [1/1] (0.00ns)   --->   "%bitcast_ln28_31 = bitcast float %tmp_68 to i32" [pool/pooling.cpp:28]   --->   Operation 2029 'bitcast' 'bitcast_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2030 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_31, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2030 'partselect' 'tmp_69' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2031 [1/1] (0.00ns)   --->   "%trunc_ln28_35 = trunc i32 %bitcast_ln28_31 to i23" [pool/pooling.cpp:28]   --->   Operation 2031 'trunc' 'trunc_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2032 [1/1] (0.00ns)   --->   "%bitcast_ln28_32 = bitcast float %select_ln28_17 to i32" [pool/pooling.cpp:28]   --->   Operation 2032 'bitcast' 'bitcast_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2033 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_32, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2033 'partselect' 'tmp_70' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2034 [1/1] (0.00ns)   --->   "%trunc_ln28_36 = trunc i32 %bitcast_ln28_32 to i23" [pool/pooling.cpp:28]   --->   Operation 2034 'trunc' 'trunc_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2035 [1/1] (1.55ns)   --->   "%icmp_ln28_62 = icmp ne i8 %tmp_69, -1" [pool/pooling.cpp:28]   --->   Operation 2035 'icmp' 'icmp_ln28_62' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2036 [1/1] (2.44ns)   --->   "%icmp_ln28_63 = icmp eq i23 %trunc_ln28_35, 0" [pool/pooling.cpp:28]   --->   Operation 2036 'icmp' 'icmp_ln28_63' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%or_ln28_31 = or i1 %icmp_ln28_63, %icmp_ln28_62" [pool/pooling.cpp:28]   --->   Operation 2037 'or' 'or_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2038 [1/1] (1.55ns)   --->   "%icmp_ln28_64 = icmp ne i8 %tmp_70, -1" [pool/pooling.cpp:28]   --->   Operation 2038 'icmp' 'icmp_ln28_64' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2039 [1/1] (2.44ns)   --->   "%icmp_ln28_65 = icmp eq i23 %trunc_ln28_36, 0" [pool/pooling.cpp:28]   --->   Operation 2039 'icmp' 'icmp_ln28_65' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2040 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%or_ln28_32 = or i1 %icmp_ln28_65, %icmp_ln28_64" [pool/pooling.cpp:28]   --->   Operation 2040 'or' 'or_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2041 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%and_ln28_31 = and i1 %or_ln28_31, %or_ln28_32" [pool/pooling.cpp:28]   --->   Operation 2041 'and' 'and_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2042 [1/1] (6.78ns)   --->   "%tmp_71 = fcmp ogt float %tmp_68, %select_ln28_17" [pool/pooling.cpp:28]   --->   Operation 2042 'fcmp' 'tmp_71' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2043 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_32 = and i1 %and_ln28_31, %tmp_71" [pool/pooling.cpp:28]   --->   Operation 2043 'and' 'and_ln28_32' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2044 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_18 = select i1 %and_ln28_32, float %tmp_68, float %select_ln28_17" [pool/pooling.cpp:28]   --->   Operation 2044 'select' 'select_ln28_18' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 2045 [1/1] (0.00ns)   --->   "%bitcast_ln28_36 = bitcast float %tmp_79 to i32" [pool/pooling.cpp:28]   --->   Operation 2045 'bitcast' 'bitcast_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2046 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_36, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2046 'partselect' 'tmp_80' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2047 [1/1] (0.00ns)   --->   "%trunc_ln28_40 = trunc i32 %bitcast_ln28_36 to i23" [pool/pooling.cpp:28]   --->   Operation 2047 'trunc' 'trunc_ln28_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2048 [1/1] (0.00ns)   --->   "%bitcast_ln28_37 = bitcast float %select_ln28_20 to i32" [pool/pooling.cpp:28]   --->   Operation 2048 'bitcast' 'bitcast_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2049 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_37, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2049 'partselect' 'tmp_81' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2050 [1/1] (0.00ns)   --->   "%trunc_ln28_41 = trunc i32 %bitcast_ln28_37 to i23" [pool/pooling.cpp:28]   --->   Operation 2050 'trunc' 'trunc_ln28_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_21 : Operation 2051 [1/1] (1.55ns)   --->   "%icmp_ln28_72 = icmp ne i8 %tmp_80, -1" [pool/pooling.cpp:28]   --->   Operation 2051 'icmp' 'icmp_ln28_72' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2052 [1/1] (2.44ns)   --->   "%icmp_ln28_73 = icmp eq i23 %trunc_ln28_40, 0" [pool/pooling.cpp:28]   --->   Operation 2052 'icmp' 'icmp_ln28_73' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%or_ln28_36 = or i1 %icmp_ln28_73, %icmp_ln28_72" [pool/pooling.cpp:28]   --->   Operation 2053 'or' 'or_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2054 [1/1] (1.55ns)   --->   "%icmp_ln28_74 = icmp ne i8 %tmp_81, -1" [pool/pooling.cpp:28]   --->   Operation 2054 'icmp' 'icmp_ln28_74' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2055 [1/1] (2.44ns)   --->   "%icmp_ln28_75 = icmp eq i23 %trunc_ln28_41, 0" [pool/pooling.cpp:28]   --->   Operation 2055 'icmp' 'icmp_ln28_75' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%or_ln28_37 = or i1 %icmp_ln28_75, %icmp_ln28_74" [pool/pooling.cpp:28]   --->   Operation 2056 'or' 'or_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%and_ln28_36 = and i1 %or_ln28_36, %or_ln28_37" [pool/pooling.cpp:28]   --->   Operation 2057 'and' 'and_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2058 [1/1] (6.78ns)   --->   "%tmp_82 = fcmp ogt float %tmp_79, %select_ln28_20" [pool/pooling.cpp:28]   --->   Operation 2058 'fcmp' 'tmp_82' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2059 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_37 = and i1 %and_ln28_36, %tmp_82" [pool/pooling.cpp:28]   --->   Operation 2059 'and' 'and_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2060 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_21 = select i1 %and_ln28_37, float %tmp_79, float %select_ln28_20" [pool/pooling.cpp:28]   --->   Operation 2060 'select' 'select_ln28_21' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 2061 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_31 = load float* %conv_1_out_1_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 2061 'load' 'conv_1_out_1_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2062 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_31 = load float* %conv_1_out_2_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 2062 'load' 'conv_1_out_2_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2063 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_31 = load float* %conv_1_out_3_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 2063 'load' 'conv_1_out_3_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2064 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_31 = load float* %conv_1_out_4_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 2064 'load' 'conv_1_out_4_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2065 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_31 = load float* %conv_1_out_5_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 2065 'load' 'conv_1_out_5_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2066 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_31 = load float* %conv_1_out_6_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 2066 'load' 'conv_1_out_6_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2067 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_31 = load float* %conv_1_out_7_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 2067 'load' 'conv_1_out_7_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2068 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_31 = load float* %conv_1_out_8_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 2068 'load' 'conv_1_out_8_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2069 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_31 = load float* %conv_1_out_9_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 2069 'load' 'conv_1_out_9_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2070 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_31 = load float* %conv_1_out_10_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 2070 'load' 'conv_1_out_10_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2071 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_31 = load float* %conv_1_out_11_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 2071 'load' 'conv_1_out_11_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2072 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_31 = load float* %conv_1_out_12_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 2072 'load' 'conv_1_out_12_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2073 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_31 = load float* %conv_1_out_0_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 2073 'load' 'conv_1_out_0_load_31' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2074 [1/1] (2.60ns)   --->   "%tmp_117 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_31, float %conv_1_out_2_load_31, float %conv_1_out_3_load_31, float %conv_1_out_4_load_31, float %conv_1_out_5_load_31, float %conv_1_out_6_load_31, float %conv_1_out_7_load_31, float %conv_1_out_8_load_31, float %conv_1_out_9_load_31, float %conv_1_out_10_load_31, float %conv_1_out_11_load_31, float %conv_1_out_12_load_31, float %conv_1_out_0_load_31, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2074 'mux' 'tmp_117' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2075 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_33 = load float* %conv_1_out_0_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 2075 'load' 'conv_1_out_0_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2076 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_33 = load float* %conv_1_out_1_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 2076 'load' 'conv_1_out_1_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2077 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_33 = load float* %conv_1_out_2_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 2077 'load' 'conv_1_out_2_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2078 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_33 = load float* %conv_1_out_3_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 2078 'load' 'conv_1_out_3_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2079 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_33 = load float* %conv_1_out_4_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 2079 'load' 'conv_1_out_4_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2080 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_33 = load float* %conv_1_out_5_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 2080 'load' 'conv_1_out_5_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2081 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_33 = load float* %conv_1_out_6_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 2081 'load' 'conv_1_out_6_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2082 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_33 = load float* %conv_1_out_7_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 2082 'load' 'conv_1_out_7_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2083 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_33 = load float* %conv_1_out_8_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 2083 'load' 'conv_1_out_8_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2084 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_33 = load float* %conv_1_out_9_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 2084 'load' 'conv_1_out_9_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2085 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_33 = load float* %conv_1_out_10_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 2085 'load' 'conv_1_out_10_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2086 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_33 = load float* %conv_1_out_11_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 2086 'load' 'conv_1_out_11_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2087 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_33 = load float* %conv_1_out_12_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 2087 'load' 'conv_1_out_12_load_33' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2088 [1/1] (2.60ns)   --->   "%tmp_124 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_33, float %conv_1_out_1_load_33, float %conv_1_out_2_load_33, float %conv_1_out_3_load_33, float %conv_1_out_4_load_33, float %conv_1_out_5_load_33, float %conv_1_out_6_load_33, float %conv_1_out_7_load_33, float %conv_1_out_8_load_33, float %conv_1_out_9_load_33, float %conv_1_out_10_load_33, float %conv_1_out_11_load_33, float %conv_1_out_12_load_33, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2088 'mux' 'tmp_124' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2089 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_34 = load float* %conv_1_out_1_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2089 'load' 'conv_1_out_1_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2090 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_34 = load float* %conv_1_out_2_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2090 'load' 'conv_1_out_2_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2091 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_34 = load float* %conv_1_out_3_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2091 'load' 'conv_1_out_3_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2092 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_34 = load float* %conv_1_out_4_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2092 'load' 'conv_1_out_4_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2093 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_34 = load float* %conv_1_out_5_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2093 'load' 'conv_1_out_5_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2094 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_34 = load float* %conv_1_out_6_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2094 'load' 'conv_1_out_6_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2095 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_34 = load float* %conv_1_out_7_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2095 'load' 'conv_1_out_7_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2096 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_34 = load float* %conv_1_out_8_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2096 'load' 'conv_1_out_8_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2097 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_34 = load float* %conv_1_out_9_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2097 'load' 'conv_1_out_9_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2098 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_34 = load float* %conv_1_out_10_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2098 'load' 'conv_1_out_10_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2099 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_34 = load float* %conv_1_out_11_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2099 'load' 'conv_1_out_11_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2100 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_34 = load float* %conv_1_out_12_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2100 'load' 'conv_1_out_12_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2101 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_34 = load float* %conv_1_out_0_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2101 'load' 'conv_1_out_0_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2102 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_35 = load float* %conv_1_out_1_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2102 'load' 'conv_1_out_1_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2103 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_35 = load float* %conv_1_out_2_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2103 'load' 'conv_1_out_2_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2104 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_35 = load float* %conv_1_out_3_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2104 'load' 'conv_1_out_3_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2105 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_35 = load float* %conv_1_out_4_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2105 'load' 'conv_1_out_4_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2106 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_35 = load float* %conv_1_out_5_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2106 'load' 'conv_1_out_5_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2107 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_35 = load float* %conv_1_out_6_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2107 'load' 'conv_1_out_6_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2108 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_35 = load float* %conv_1_out_7_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2108 'load' 'conv_1_out_7_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2109 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_35 = load float* %conv_1_out_8_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2109 'load' 'conv_1_out_8_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2110 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_35 = load float* %conv_1_out_9_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2110 'load' 'conv_1_out_9_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2111 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_35 = load float* %conv_1_out_10_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2111 'load' 'conv_1_out_10_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2112 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_35 = load float* %conv_1_out_11_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2112 'load' 'conv_1_out_11_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2113 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_35 = load float* %conv_1_out_12_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2113 'load' 'conv_1_out_12_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_21 : Operation 2114 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_35 = load float* %conv_1_out_0_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2114 'load' 'conv_1_out_0_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 22 <SV = 21> <Delay = 8.46>
ST_22 : Operation 2115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_27 = add i12 608, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 2115 'add' 'add_ln28_27' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2116 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_28 = add i12 %zext_ln35, %add_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2116 'add' 'add_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln28_10 = sext i12 %add_ln28_28 to i64" [pool/pooling.cpp:28]   --->   Operation 2117 'sext' 'sext_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2118 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_37 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2118 'getelementptr' 'conv_1_out_0_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2119 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_37 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2119 'getelementptr' 'conv_1_out_1_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2120 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_37 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2120 'getelementptr' 'conv_1_out_2_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2121 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_37 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2121 'getelementptr' 'conv_1_out_3_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2122 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_37 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2122 'getelementptr' 'conv_1_out_4_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2123 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_37 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2123 'getelementptr' 'conv_1_out_5_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2124 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_37 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2124 'getelementptr' 'conv_1_out_6_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2125 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_37 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2125 'getelementptr' 'conv_1_out_7_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2126 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_37 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2126 'getelementptr' 'conv_1_out_8_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2127 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_37 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2127 'getelementptr' 'conv_1_out_9_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2128 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_37 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2128 'getelementptr' 'conv_1_out_10_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2129 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_37 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2129 'getelementptr' 'conv_1_out_11_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2130 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_37 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2130 'getelementptr' 'conv_1_out_12_addr_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2131 [1/1] (1.94ns)   --->   "%add_ln28_64 = add i15 576, %trunc_ln28_5" [pool/pooling.cpp:28]   --->   Operation 2131 'add' 'add_ln28_64' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2132 [1/1] (0.00ns)   --->   "%tmp_251 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_64, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 2132 'partselect' 'tmp_251' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2133 [1/1] (0.00ns)   --->   "%tmp_252 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_251, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 2133 'bitconcatenate' 'tmp_252' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2134 [1/1] (0.00ns)   --->   "%zext_ln28_28 = zext i15 %tmp_252 to i64" [pool/pooling.cpp:28]   --->   Operation 2134 'zext' 'zext_ln28_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2135 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_38 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2135 'getelementptr' 'conv_1_out_0_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2136 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_38 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2136 'getelementptr' 'conv_1_out_1_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2137 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_38 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2137 'getelementptr' 'conv_1_out_2_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2138 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_38 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2138 'getelementptr' 'conv_1_out_3_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2139 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_38 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2139 'getelementptr' 'conv_1_out_4_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2140 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_38 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2140 'getelementptr' 'conv_1_out_5_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2141 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_38 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2141 'getelementptr' 'conv_1_out_6_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2142 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_38 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2142 'getelementptr' 'conv_1_out_7_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2143 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_38 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2143 'getelementptr' 'conv_1_out_8_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2144 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_38 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2144 'getelementptr' 'conv_1_out_9_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2145 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_38 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2145 'getelementptr' 'conv_1_out_10_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2146 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_38 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2146 'getelementptr' 'conv_1_out_11_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2147 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_38 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2147 'getelementptr' 'conv_1_out_12_addr_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2148 [1/1] (0.00ns)   --->   "%bitcast_ln28_38 = bitcast float %tmp_83 to i32" [pool/pooling.cpp:28]   --->   Operation 2148 'bitcast' 'bitcast_ln28_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2149 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_38, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2149 'partselect' 'tmp_84' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2150 [1/1] (0.00ns)   --->   "%trunc_ln28_42 = trunc i32 %bitcast_ln28_38 to i23" [pool/pooling.cpp:28]   --->   Operation 2150 'trunc' 'trunc_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2151 [1/1] (0.00ns)   --->   "%bitcast_ln28_39 = bitcast float %select_ln28_21 to i32" [pool/pooling.cpp:28]   --->   Operation 2151 'bitcast' 'bitcast_ln28_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2152 [1/1] (0.00ns)   --->   "%tmp_85 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_39, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2152 'partselect' 'tmp_85' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2153 [1/1] (0.00ns)   --->   "%trunc_ln28_43 = trunc i32 %bitcast_ln28_39 to i23" [pool/pooling.cpp:28]   --->   Operation 2153 'trunc' 'trunc_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2154 [1/1] (1.55ns)   --->   "%icmp_ln28_76 = icmp ne i8 %tmp_84, -1" [pool/pooling.cpp:28]   --->   Operation 2154 'icmp' 'icmp_ln28_76' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2155 [1/1] (2.44ns)   --->   "%icmp_ln28_77 = icmp eq i23 %trunc_ln28_42, 0" [pool/pooling.cpp:28]   --->   Operation 2155 'icmp' 'icmp_ln28_77' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2156 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%or_ln28_38 = or i1 %icmp_ln28_77, %icmp_ln28_76" [pool/pooling.cpp:28]   --->   Operation 2156 'or' 'or_ln28_38' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2157 [1/1] (1.55ns)   --->   "%icmp_ln28_78 = icmp ne i8 %tmp_85, -1" [pool/pooling.cpp:28]   --->   Operation 2157 'icmp' 'icmp_ln28_78' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2158 [1/1] (2.44ns)   --->   "%icmp_ln28_79 = icmp eq i23 %trunc_ln28_43, 0" [pool/pooling.cpp:28]   --->   Operation 2158 'icmp' 'icmp_ln28_79' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%or_ln28_39 = or i1 %icmp_ln28_79, %icmp_ln28_78" [pool/pooling.cpp:28]   --->   Operation 2159 'or' 'or_ln28_39' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%and_ln28_38 = and i1 %or_ln28_38, %or_ln28_39" [pool/pooling.cpp:28]   --->   Operation 2160 'and' 'and_ln28_38' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2161 [1/1] (6.78ns)   --->   "%tmp_86 = fcmp ogt float %tmp_83, %select_ln28_21" [pool/pooling.cpp:28]   --->   Operation 2161 'fcmp' 'tmp_86' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2162 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_39 = and i1 %and_ln28_38, %tmp_86" [pool/pooling.cpp:28]   --->   Operation 2162 'and' 'and_ln28_39' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2163 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_22 = select i1 %and_ln28_39, float %tmp_83, float %select_ln28_21" [pool/pooling.cpp:28]   --->   Operation 2163 'select' 'select_ln28_22' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2164 [1/1] (0.00ns)   --->   "%bitcast_ln28_43 = bitcast float %tmp_94 to i32" [pool/pooling.cpp:28]   --->   Operation 2164 'bitcast' 'bitcast_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2165 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_43, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2165 'partselect' 'tmp_95' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2166 [1/1] (0.00ns)   --->   "%trunc_ln28_47 = trunc i32 %bitcast_ln28_43 to i23" [pool/pooling.cpp:28]   --->   Operation 2166 'trunc' 'trunc_ln28_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2167 [1/1] (0.00ns)   --->   "%bitcast_ln28_44 = bitcast float %select_ln28_24 to i32" [pool/pooling.cpp:28]   --->   Operation 2167 'bitcast' 'bitcast_ln28_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2168 [1/1] (0.00ns)   --->   "%tmp_96 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_44, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2168 'partselect' 'tmp_96' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2169 [1/1] (0.00ns)   --->   "%trunc_ln28_48 = trunc i32 %bitcast_ln28_44 to i23" [pool/pooling.cpp:28]   --->   Operation 2169 'trunc' 'trunc_ln28_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_22 : Operation 2170 [1/1] (1.55ns)   --->   "%icmp_ln28_86 = icmp ne i8 %tmp_95, -1" [pool/pooling.cpp:28]   --->   Operation 2170 'icmp' 'icmp_ln28_86' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2171 [1/1] (2.44ns)   --->   "%icmp_ln28_87 = icmp eq i23 %trunc_ln28_47, 0" [pool/pooling.cpp:28]   --->   Operation 2171 'icmp' 'icmp_ln28_87' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%or_ln28_43 = or i1 %icmp_ln28_87, %icmp_ln28_86" [pool/pooling.cpp:28]   --->   Operation 2172 'or' 'or_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2173 [1/1] (1.55ns)   --->   "%icmp_ln28_88 = icmp ne i8 %tmp_96, -1" [pool/pooling.cpp:28]   --->   Operation 2173 'icmp' 'icmp_ln28_88' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2174 [1/1] (2.44ns)   --->   "%icmp_ln28_89 = icmp eq i23 %trunc_ln28_48, 0" [pool/pooling.cpp:28]   --->   Operation 2174 'icmp' 'icmp_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%or_ln28_44 = or i1 %icmp_ln28_89, %icmp_ln28_88" [pool/pooling.cpp:28]   --->   Operation 2175 'or' 'or_ln28_44' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%and_ln28_43 = and i1 %or_ln28_43, %or_ln28_44" [pool/pooling.cpp:28]   --->   Operation 2176 'and' 'and_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2177 [1/1] (6.78ns)   --->   "%tmp_97 = fcmp ogt float %tmp_94, %select_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2177 'fcmp' 'tmp_97' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2178 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_44 = and i1 %and_ln28_43, %tmp_97" [pool/pooling.cpp:28]   --->   Operation 2178 'and' 'and_ln28_44' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2179 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_25 = select i1 %and_ln28_44, float %tmp_94, float %select_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2179 'select' 'select_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 2180 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_34 = load float* %conv_1_out_1_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2180 'load' 'conv_1_out_1_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2181 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_34 = load float* %conv_1_out_2_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2181 'load' 'conv_1_out_2_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2182 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_34 = load float* %conv_1_out_3_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2182 'load' 'conv_1_out_3_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2183 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_34 = load float* %conv_1_out_4_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2183 'load' 'conv_1_out_4_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2184 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_34 = load float* %conv_1_out_5_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2184 'load' 'conv_1_out_5_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2185 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_34 = load float* %conv_1_out_6_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2185 'load' 'conv_1_out_6_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2186 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_34 = load float* %conv_1_out_7_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2186 'load' 'conv_1_out_7_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2187 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_34 = load float* %conv_1_out_8_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2187 'load' 'conv_1_out_8_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2188 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_34 = load float* %conv_1_out_9_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2188 'load' 'conv_1_out_9_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2189 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_34 = load float* %conv_1_out_10_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2189 'load' 'conv_1_out_10_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2190 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_34 = load float* %conv_1_out_11_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2190 'load' 'conv_1_out_11_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2191 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_34 = load float* %conv_1_out_12_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2191 'load' 'conv_1_out_12_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2192 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_34 = load float* %conv_1_out_0_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 2192 'load' 'conv_1_out_0_load_34' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2193 [1/1] (2.60ns)   --->   "%tmp_128 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_34, float %conv_1_out_2_load_34, float %conv_1_out_3_load_34, float %conv_1_out_4_load_34, float %conv_1_out_5_load_34, float %conv_1_out_6_load_34, float %conv_1_out_7_load_34, float %conv_1_out_8_load_34, float %conv_1_out_9_load_34, float %conv_1_out_10_load_34, float %conv_1_out_11_load_34, float %conv_1_out_12_load_34, float %conv_1_out_0_load_34, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2193 'mux' 'tmp_128' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2194 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_35 = load float* %conv_1_out_1_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2194 'load' 'conv_1_out_1_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2195 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_35 = load float* %conv_1_out_2_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2195 'load' 'conv_1_out_2_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2196 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_35 = load float* %conv_1_out_3_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2196 'load' 'conv_1_out_3_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2197 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_35 = load float* %conv_1_out_4_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2197 'load' 'conv_1_out_4_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2198 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_35 = load float* %conv_1_out_5_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2198 'load' 'conv_1_out_5_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2199 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_35 = load float* %conv_1_out_6_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2199 'load' 'conv_1_out_6_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2200 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_35 = load float* %conv_1_out_7_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2200 'load' 'conv_1_out_7_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2201 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_35 = load float* %conv_1_out_8_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2201 'load' 'conv_1_out_8_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2202 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_35 = load float* %conv_1_out_9_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2202 'load' 'conv_1_out_9_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2203 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_35 = load float* %conv_1_out_10_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2203 'load' 'conv_1_out_10_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2204 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_35 = load float* %conv_1_out_11_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2204 'load' 'conv_1_out_11_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2205 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_35 = load float* %conv_1_out_12_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2205 'load' 'conv_1_out_12_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2206 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_35 = load float* %conv_1_out_0_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 2206 'load' 'conv_1_out_0_load_35' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2207 [1/1] (2.60ns)   --->   "%tmp_132 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_35, float %conv_1_out_2_load_35, float %conv_1_out_3_load_35, float %conv_1_out_4_load_35, float %conv_1_out_5_load_35, float %conv_1_out_6_load_35, float %conv_1_out_7_load_35, float %conv_1_out_8_load_35, float %conv_1_out_9_load_35, float %conv_1_out_10_load_35, float %conv_1_out_11_load_35, float %conv_1_out_12_load_35, float %conv_1_out_0_load_35, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2207 'mux' 'tmp_132' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 2208 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_37 = load float* %conv_1_out_0_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2208 'load' 'conv_1_out_0_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2209 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_37 = load float* %conv_1_out_1_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2209 'load' 'conv_1_out_1_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2210 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_37 = load float* %conv_1_out_2_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2210 'load' 'conv_1_out_2_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2211 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_37 = load float* %conv_1_out_3_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2211 'load' 'conv_1_out_3_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2212 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_37 = load float* %conv_1_out_4_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2212 'load' 'conv_1_out_4_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2213 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_37 = load float* %conv_1_out_5_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2213 'load' 'conv_1_out_5_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2214 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_37 = load float* %conv_1_out_6_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2214 'load' 'conv_1_out_6_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2215 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_37 = load float* %conv_1_out_7_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2215 'load' 'conv_1_out_7_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2216 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_37 = load float* %conv_1_out_8_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2216 'load' 'conv_1_out_8_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2217 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_37 = load float* %conv_1_out_9_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2217 'load' 'conv_1_out_9_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2218 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_37 = load float* %conv_1_out_10_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2218 'load' 'conv_1_out_10_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2219 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_37 = load float* %conv_1_out_11_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2219 'load' 'conv_1_out_11_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2220 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_37 = load float* %conv_1_out_12_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2220 'load' 'conv_1_out_12_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2221 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_38 = load float* %conv_1_out_1_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2221 'load' 'conv_1_out_1_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2222 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_38 = load float* %conv_1_out_2_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2222 'load' 'conv_1_out_2_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2223 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_38 = load float* %conv_1_out_3_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2223 'load' 'conv_1_out_3_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2224 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_38 = load float* %conv_1_out_4_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2224 'load' 'conv_1_out_4_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2225 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_38 = load float* %conv_1_out_5_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2225 'load' 'conv_1_out_5_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2226 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_38 = load float* %conv_1_out_6_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2226 'load' 'conv_1_out_6_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2227 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_38 = load float* %conv_1_out_7_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2227 'load' 'conv_1_out_7_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2228 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_38 = load float* %conv_1_out_8_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2228 'load' 'conv_1_out_8_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2229 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_38 = load float* %conv_1_out_9_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2229 'load' 'conv_1_out_9_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2230 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_38 = load float* %conv_1_out_10_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2230 'load' 'conv_1_out_10_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2231 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_38 = load float* %conv_1_out_11_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2231 'load' 'conv_1_out_11_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2232 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_38 = load float* %conv_1_out_12_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2232 'load' 'conv_1_out_12_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_22 : Operation 2233 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_38 = load float* %conv_1_out_0_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2233 'load' 'conv_1_out_0_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 23 <SV = 22> <Delay = 8.46>
ST_23 : Operation 2234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_30 = add i12 672, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 2234 'add' 'add_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2235 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_31 = add i12 %zext_ln35, %add_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2235 'add' 'add_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2236 [1/1] (0.00ns)   --->   "%sext_ln28_11 = sext i12 %add_ln28_31 to i64" [pool/pooling.cpp:28]   --->   Operation 2236 'sext' 'sext_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2237 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_41 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2237 'getelementptr' 'conv_1_out_0_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2238 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_41 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2238 'getelementptr' 'conv_1_out_1_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2239 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_41 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2239 'getelementptr' 'conv_1_out_2_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2240 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_41 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2240 'getelementptr' 'conv_1_out_3_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2241 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_41 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2241 'getelementptr' 'conv_1_out_4_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2242 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_41 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2242 'getelementptr' 'conv_1_out_5_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2243 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_41 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2243 'getelementptr' 'conv_1_out_6_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2244 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_41 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2244 'getelementptr' 'conv_1_out_7_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2245 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_41 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2245 'getelementptr' 'conv_1_out_8_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2246 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_41 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2246 'getelementptr' 'conv_1_out_9_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2247 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_41 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2247 'getelementptr' 'conv_1_out_10_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2248 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_41 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2248 'getelementptr' 'conv_1_out_11_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2249 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_41 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 2249 'getelementptr' 'conv_1_out_12_addr_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_65 = add i12 608, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 2250 'add' 'add_ln28_65' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2251 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_66 = add i12 %zext_ln35, %add_ln28_65" [pool/pooling.cpp:28]   --->   Operation 2251 'add' 'add_ln28_66' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 2252 [1/1] (0.00ns)   --->   "%sext_ln28_24 = sext i12 %add_ln28_66 to i64" [pool/pooling.cpp:28]   --->   Operation 2252 'sext' 'sext_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2253 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_39 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2253 'getelementptr' 'conv_1_out_0_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2254 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_39 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2254 'getelementptr' 'conv_1_out_1_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2255 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_39 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2255 'getelementptr' 'conv_1_out_2_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2256 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_39 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2256 'getelementptr' 'conv_1_out_3_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2257 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_39 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2257 'getelementptr' 'conv_1_out_4_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2258 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_39 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2258 'getelementptr' 'conv_1_out_5_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2259 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_39 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2259 'getelementptr' 'conv_1_out_6_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2260 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_39 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2260 'getelementptr' 'conv_1_out_7_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2261 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_39 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2261 'getelementptr' 'conv_1_out_8_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2262 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_39 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2262 'getelementptr' 'conv_1_out_9_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2263 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_39 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2263 'getelementptr' 'conv_1_out_10_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2264 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_39 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2264 'getelementptr' 'conv_1_out_11_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2265 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_39 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 2265 'getelementptr' 'conv_1_out_12_addr_39' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2266 [1/1] (0.00ns)   --->   "%bitcast_ln28_45 = bitcast float %tmp_98 to i32" [pool/pooling.cpp:28]   --->   Operation 2266 'bitcast' 'bitcast_ln28_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2267 [1/1] (0.00ns)   --->   "%tmp_99 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_45, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2267 'partselect' 'tmp_99' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2268 [1/1] (0.00ns)   --->   "%trunc_ln28_49 = trunc i32 %bitcast_ln28_45 to i23" [pool/pooling.cpp:28]   --->   Operation 2268 'trunc' 'trunc_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2269 [1/1] (0.00ns)   --->   "%bitcast_ln28_46 = bitcast float %select_ln28_25 to i32" [pool/pooling.cpp:28]   --->   Operation 2269 'bitcast' 'bitcast_ln28_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2270 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_46, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2270 'partselect' 'tmp_100' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2271 [1/1] (0.00ns)   --->   "%trunc_ln28_50 = trunc i32 %bitcast_ln28_46 to i23" [pool/pooling.cpp:28]   --->   Operation 2271 'trunc' 'trunc_ln28_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2272 [1/1] (1.55ns)   --->   "%icmp_ln28_90 = icmp ne i8 %tmp_99, -1" [pool/pooling.cpp:28]   --->   Operation 2272 'icmp' 'icmp_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2273 [1/1] (2.44ns)   --->   "%icmp_ln28_91 = icmp eq i23 %trunc_ln28_49, 0" [pool/pooling.cpp:28]   --->   Operation 2273 'icmp' 'icmp_ln28_91' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%or_ln28_45 = or i1 %icmp_ln28_91, %icmp_ln28_90" [pool/pooling.cpp:28]   --->   Operation 2274 'or' 'or_ln28_45' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2275 [1/1] (1.55ns)   --->   "%icmp_ln28_92 = icmp ne i8 %tmp_100, -1" [pool/pooling.cpp:28]   --->   Operation 2275 'icmp' 'icmp_ln28_92' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2276 [1/1] (2.44ns)   --->   "%icmp_ln28_93 = icmp eq i23 %trunc_ln28_50, 0" [pool/pooling.cpp:28]   --->   Operation 2276 'icmp' 'icmp_ln28_93' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2277 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%or_ln28_46 = or i1 %icmp_ln28_93, %icmp_ln28_92" [pool/pooling.cpp:28]   --->   Operation 2277 'or' 'or_ln28_46' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%and_ln28_45 = and i1 %or_ln28_45, %or_ln28_46" [pool/pooling.cpp:28]   --->   Operation 2278 'and' 'and_ln28_45' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2279 [1/1] (6.78ns)   --->   "%tmp_101 = fcmp ogt float %tmp_98, %select_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2279 'fcmp' 'tmp_101' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2280 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_46 = and i1 %and_ln28_45, %tmp_101" [pool/pooling.cpp:28]   --->   Operation 2280 'and' 'and_ln28_46' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2281 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_26 = select i1 %and_ln28_46, float %tmp_98, float %select_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2281 'select' 'select_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2282 [1/1] (0.00ns)   --->   "%bitcast_ln28_50 = bitcast float %tmp_109 to i32" [pool/pooling.cpp:28]   --->   Operation 2282 'bitcast' 'bitcast_ln28_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2283 [1/1] (0.00ns)   --->   "%tmp_110 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_50, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2283 'partselect' 'tmp_110' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2284 [1/1] (0.00ns)   --->   "%trunc_ln28_54 = trunc i32 %bitcast_ln28_50 to i23" [pool/pooling.cpp:28]   --->   Operation 2284 'trunc' 'trunc_ln28_54' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2285 [1/1] (0.00ns)   --->   "%bitcast_ln28_51 = bitcast float %select_ln28_28 to i32" [pool/pooling.cpp:28]   --->   Operation 2285 'bitcast' 'bitcast_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2286 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_51, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2286 'partselect' 'tmp_111' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2287 [1/1] (0.00ns)   --->   "%trunc_ln28_55 = trunc i32 %bitcast_ln28_51 to i23" [pool/pooling.cpp:28]   --->   Operation 2287 'trunc' 'trunc_ln28_55' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_23 : Operation 2288 [1/1] (1.55ns)   --->   "%icmp_ln28_100 = icmp ne i8 %tmp_110, -1" [pool/pooling.cpp:28]   --->   Operation 2288 'icmp' 'icmp_ln28_100' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2289 [1/1] (2.44ns)   --->   "%icmp_ln28_101 = icmp eq i23 %trunc_ln28_54, 0" [pool/pooling.cpp:28]   --->   Operation 2289 'icmp' 'icmp_ln28_101' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2290 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%or_ln28_50 = or i1 %icmp_ln28_101, %icmp_ln28_100" [pool/pooling.cpp:28]   --->   Operation 2290 'or' 'or_ln28_50' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2291 [1/1] (1.55ns)   --->   "%icmp_ln28_102 = icmp ne i8 %tmp_111, -1" [pool/pooling.cpp:28]   --->   Operation 2291 'icmp' 'icmp_ln28_102' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2292 [1/1] (2.44ns)   --->   "%icmp_ln28_103 = icmp eq i23 %trunc_ln28_55, 0" [pool/pooling.cpp:28]   --->   Operation 2292 'icmp' 'icmp_ln28_103' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%or_ln28_51 = or i1 %icmp_ln28_103, %icmp_ln28_102" [pool/pooling.cpp:28]   --->   Operation 2293 'or' 'or_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2294 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%and_ln28_50 = and i1 %or_ln28_50, %or_ln28_51" [pool/pooling.cpp:28]   --->   Operation 2294 'and' 'and_ln28_50' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2295 [1/1] (6.78ns)   --->   "%tmp_112 = fcmp ogt float %tmp_109, %select_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2295 'fcmp' 'tmp_112' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2296 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_51 = and i1 %and_ln28_50, %tmp_112" [pool/pooling.cpp:28]   --->   Operation 2296 'and' 'and_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2297 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_29 = select i1 %and_ln28_51, float %tmp_109, float %select_ln28_28" [pool/pooling.cpp:28]   --->   Operation 2297 'select' 'select_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 2298 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_37 = load float* %conv_1_out_0_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2298 'load' 'conv_1_out_0_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2299 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_37 = load float* %conv_1_out_1_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2299 'load' 'conv_1_out_1_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2300 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_37 = load float* %conv_1_out_2_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2300 'load' 'conv_1_out_2_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2301 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_37 = load float* %conv_1_out_3_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2301 'load' 'conv_1_out_3_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2302 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_37 = load float* %conv_1_out_4_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2302 'load' 'conv_1_out_4_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2303 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_37 = load float* %conv_1_out_5_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2303 'load' 'conv_1_out_5_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2304 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_37 = load float* %conv_1_out_6_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2304 'load' 'conv_1_out_6_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2305 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_37 = load float* %conv_1_out_7_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2305 'load' 'conv_1_out_7_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2306 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_37 = load float* %conv_1_out_8_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2306 'load' 'conv_1_out_8_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2307 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_37 = load float* %conv_1_out_9_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2307 'load' 'conv_1_out_9_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2308 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_37 = load float* %conv_1_out_10_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2308 'load' 'conv_1_out_10_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2309 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_37 = load float* %conv_1_out_11_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2309 'load' 'conv_1_out_11_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2310 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_37 = load float* %conv_1_out_12_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 2310 'load' 'conv_1_out_12_load_37' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2311 [1/1] (2.60ns)   --->   "%tmp_139 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_37, float %conv_1_out_1_load_37, float %conv_1_out_2_load_37, float %conv_1_out_3_load_37, float %conv_1_out_4_load_37, float %conv_1_out_5_load_37, float %conv_1_out_6_load_37, float %conv_1_out_7_load_37, float %conv_1_out_8_load_37, float %conv_1_out_9_load_37, float %conv_1_out_10_load_37, float %conv_1_out_11_load_37, float %conv_1_out_12_load_37, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2311 'mux' 'tmp_139' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2312 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_38 = load float* %conv_1_out_1_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2312 'load' 'conv_1_out_1_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2313 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_38 = load float* %conv_1_out_2_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2313 'load' 'conv_1_out_2_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2314 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_38 = load float* %conv_1_out_3_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2314 'load' 'conv_1_out_3_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2315 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_38 = load float* %conv_1_out_4_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2315 'load' 'conv_1_out_4_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2316 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_38 = load float* %conv_1_out_5_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2316 'load' 'conv_1_out_5_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2317 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_38 = load float* %conv_1_out_6_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2317 'load' 'conv_1_out_6_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2318 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_38 = load float* %conv_1_out_7_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2318 'load' 'conv_1_out_7_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2319 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_38 = load float* %conv_1_out_8_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2319 'load' 'conv_1_out_8_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2320 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_38 = load float* %conv_1_out_9_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2320 'load' 'conv_1_out_9_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2321 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_38 = load float* %conv_1_out_10_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2321 'load' 'conv_1_out_10_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2322 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_38 = load float* %conv_1_out_11_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2322 'load' 'conv_1_out_11_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2323 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_38 = load float* %conv_1_out_12_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2323 'load' 'conv_1_out_12_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2324 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_38 = load float* %conv_1_out_0_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 2324 'load' 'conv_1_out_0_load_38' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2325 [1/1] (2.60ns)   --->   "%tmp_143 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_38, float %conv_1_out_2_load_38, float %conv_1_out_3_load_38, float %conv_1_out_4_load_38, float %conv_1_out_5_load_38, float %conv_1_out_6_load_38, float %conv_1_out_7_load_38, float %conv_1_out_8_load_38, float %conv_1_out_9_load_38, float %conv_1_out_10_load_38, float %conv_1_out_11_load_38, float %conv_1_out_12_load_38, float %conv_1_out_0_load_38, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2325 'mux' 'tmp_143' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2326 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_39 = load float* %conv_1_out_1_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2326 'load' 'conv_1_out_1_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2327 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_39 = load float* %conv_1_out_2_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2327 'load' 'conv_1_out_2_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2328 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_39 = load float* %conv_1_out_3_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2328 'load' 'conv_1_out_3_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2329 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_39 = load float* %conv_1_out_4_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2329 'load' 'conv_1_out_4_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2330 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_39 = load float* %conv_1_out_5_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2330 'load' 'conv_1_out_5_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2331 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_39 = load float* %conv_1_out_6_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2331 'load' 'conv_1_out_6_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2332 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_39 = load float* %conv_1_out_7_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2332 'load' 'conv_1_out_7_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2333 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_39 = load float* %conv_1_out_8_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2333 'load' 'conv_1_out_8_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2334 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_39 = load float* %conv_1_out_9_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2334 'load' 'conv_1_out_9_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2335 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_39 = load float* %conv_1_out_10_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2335 'load' 'conv_1_out_10_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2336 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_39 = load float* %conv_1_out_11_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2336 'load' 'conv_1_out_11_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2337 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_39 = load float* %conv_1_out_12_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2337 'load' 'conv_1_out_12_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2338 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_39 = load float* %conv_1_out_0_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2338 'load' 'conv_1_out_0_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2339 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_41 = load float* %conv_1_out_0_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2339 'load' 'conv_1_out_0_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2340 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_41 = load float* %conv_1_out_1_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2340 'load' 'conv_1_out_1_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2341 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_41 = load float* %conv_1_out_2_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2341 'load' 'conv_1_out_2_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2342 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_41 = load float* %conv_1_out_3_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2342 'load' 'conv_1_out_3_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2343 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_41 = load float* %conv_1_out_4_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2343 'load' 'conv_1_out_4_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2344 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_41 = load float* %conv_1_out_5_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2344 'load' 'conv_1_out_5_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2345 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_41 = load float* %conv_1_out_6_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2345 'load' 'conv_1_out_6_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2346 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_41 = load float* %conv_1_out_7_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2346 'load' 'conv_1_out_7_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2347 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_41 = load float* %conv_1_out_8_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2347 'load' 'conv_1_out_8_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2348 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_41 = load float* %conv_1_out_9_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2348 'load' 'conv_1_out_9_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2349 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_41 = load float* %conv_1_out_10_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2349 'load' 'conv_1_out_10_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2350 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_41 = load float* %conv_1_out_11_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2350 'load' 'conv_1_out_11_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_23 : Operation 2351 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_41 = load float* %conv_1_out_12_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2351 'load' 'conv_1_out_12_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 24 <SV = 23> <Delay = 8.46>
ST_24 : Operation 2352 [1/1] (1.94ns)   --->   "%add_ln28_67 = add i15 640, %trunc_ln28_5" [pool/pooling.cpp:28]   --->   Operation 2352 'add' 'add_ln28_67' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2353 [1/1] (0.00ns)   --->   "%tmp_253 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_67, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 2353 'partselect' 'tmp_253' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2354 [1/1] (0.00ns)   --->   "%tmp_254 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_253, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 2354 'bitconcatenate' 'tmp_254' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2355 [1/1] (0.00ns)   --->   "%zext_ln28_29 = zext i15 %tmp_254 to i64" [pool/pooling.cpp:28]   --->   Operation 2355 'zext' 'zext_ln28_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2356 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_42 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2356 'getelementptr' 'conv_1_out_0_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_68 = add i12 672, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 2357 'add' 'add_ln28_68' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2358 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_69 = add i12 %zext_ln35, %add_ln28_68" [pool/pooling.cpp:28]   --->   Operation 2358 'add' 'add_ln28_69' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln28_25 = sext i12 %add_ln28_69 to i64" [pool/pooling.cpp:28]   --->   Operation 2359 'sext' 'sext_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2360 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_43 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2360 'getelementptr' 'conv_1_out_0_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2361 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_42 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2361 'getelementptr' 'conv_1_out_1_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2362 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_43 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2362 'getelementptr' 'conv_1_out_1_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2363 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_42 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2363 'getelementptr' 'conv_1_out_2_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2364 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_43 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2364 'getelementptr' 'conv_1_out_2_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2365 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_42 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2365 'getelementptr' 'conv_1_out_3_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2366 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_43 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2366 'getelementptr' 'conv_1_out_3_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2367 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_42 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2367 'getelementptr' 'conv_1_out_4_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2368 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_43 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2368 'getelementptr' 'conv_1_out_4_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2369 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_42 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2369 'getelementptr' 'conv_1_out_5_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2370 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_43 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2370 'getelementptr' 'conv_1_out_5_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2371 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_42 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2371 'getelementptr' 'conv_1_out_6_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2372 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_43 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2372 'getelementptr' 'conv_1_out_6_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2373 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_42 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2373 'getelementptr' 'conv_1_out_7_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2374 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_43 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2374 'getelementptr' 'conv_1_out_7_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2375 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_42 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2375 'getelementptr' 'conv_1_out_8_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2376 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_43 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2376 'getelementptr' 'conv_1_out_8_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2377 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_42 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2377 'getelementptr' 'conv_1_out_9_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2378 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_43 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2378 'getelementptr' 'conv_1_out_9_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2379 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_42 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2379 'getelementptr' 'conv_1_out_10_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2380 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_43 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2380 'getelementptr' 'conv_1_out_10_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2381 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_42 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2381 'getelementptr' 'conv_1_out_11_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2382 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_43 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2382 'getelementptr' 'conv_1_out_11_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2383 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_42 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2383 'getelementptr' 'conv_1_out_12_addr_42' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2384 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_43 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 2384 'getelementptr' 'conv_1_out_12_addr_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2385 [1/1] (0.00ns)   --->   "%bitcast_ln28_52 = bitcast float %tmp_113 to i32" [pool/pooling.cpp:28]   --->   Operation 2385 'bitcast' 'bitcast_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2386 [1/1] (0.00ns)   --->   "%tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_52, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2386 'partselect' 'tmp_114' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2387 [1/1] (0.00ns)   --->   "%trunc_ln28_56 = trunc i32 %bitcast_ln28_52 to i23" [pool/pooling.cpp:28]   --->   Operation 2387 'trunc' 'trunc_ln28_56' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2388 [1/1] (0.00ns)   --->   "%bitcast_ln28_53 = bitcast float %select_ln28_29 to i32" [pool/pooling.cpp:28]   --->   Operation 2388 'bitcast' 'bitcast_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2389 [1/1] (0.00ns)   --->   "%tmp_115 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_53, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2389 'partselect' 'tmp_115' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2390 [1/1] (0.00ns)   --->   "%trunc_ln28_57 = trunc i32 %bitcast_ln28_53 to i23" [pool/pooling.cpp:28]   --->   Operation 2390 'trunc' 'trunc_ln28_57' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2391 [1/1] (1.55ns)   --->   "%icmp_ln28_104 = icmp ne i8 %tmp_114, -1" [pool/pooling.cpp:28]   --->   Operation 2391 'icmp' 'icmp_ln28_104' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2392 [1/1] (2.44ns)   --->   "%icmp_ln28_105 = icmp eq i23 %trunc_ln28_56, 0" [pool/pooling.cpp:28]   --->   Operation 2392 'icmp' 'icmp_ln28_105' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2393 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%or_ln28_52 = or i1 %icmp_ln28_105, %icmp_ln28_104" [pool/pooling.cpp:28]   --->   Operation 2393 'or' 'or_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2394 [1/1] (1.55ns)   --->   "%icmp_ln28_106 = icmp ne i8 %tmp_115, -1" [pool/pooling.cpp:28]   --->   Operation 2394 'icmp' 'icmp_ln28_106' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2395 [1/1] (2.44ns)   --->   "%icmp_ln28_107 = icmp eq i23 %trunc_ln28_57, 0" [pool/pooling.cpp:28]   --->   Operation 2395 'icmp' 'icmp_ln28_107' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%or_ln28_53 = or i1 %icmp_ln28_107, %icmp_ln28_106" [pool/pooling.cpp:28]   --->   Operation 2396 'or' 'or_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%and_ln28_52 = and i1 %or_ln28_52, %or_ln28_53" [pool/pooling.cpp:28]   --->   Operation 2397 'and' 'and_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2398 [1/1] (6.78ns)   --->   "%tmp_116 = fcmp ogt float %tmp_113, %select_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2398 'fcmp' 'tmp_116' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2399 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_53 = and i1 %and_ln28_52, %tmp_116" [pool/pooling.cpp:28]   --->   Operation 2399 'and' 'and_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2400 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_30 = select i1 %and_ln28_53, float %tmp_113, float %select_ln28_29" [pool/pooling.cpp:28]   --->   Operation 2400 'select' 'select_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2401 [1/1] (0.00ns)   --->   "%bitcast_ln28_57 = bitcast float %tmp_124 to i32" [pool/pooling.cpp:28]   --->   Operation 2401 'bitcast' 'bitcast_ln28_57' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2402 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_57, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2402 'partselect' 'tmp_125' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2403 [1/1] (0.00ns)   --->   "%trunc_ln28_61 = trunc i32 %bitcast_ln28_57 to i23" [pool/pooling.cpp:28]   --->   Operation 2403 'trunc' 'trunc_ln28_61' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2404 [1/1] (0.00ns)   --->   "%bitcast_ln28_58 = bitcast float %select_ln28_32 to i32" [pool/pooling.cpp:28]   --->   Operation 2404 'bitcast' 'bitcast_ln28_58' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2405 [1/1] (0.00ns)   --->   "%tmp_126 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_58, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2405 'partselect' 'tmp_126' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2406 [1/1] (0.00ns)   --->   "%trunc_ln28_62 = trunc i32 %bitcast_ln28_58 to i23" [pool/pooling.cpp:28]   --->   Operation 2406 'trunc' 'trunc_ln28_62' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_24 : Operation 2407 [1/1] (1.55ns)   --->   "%icmp_ln28_114 = icmp ne i8 %tmp_125, -1" [pool/pooling.cpp:28]   --->   Operation 2407 'icmp' 'icmp_ln28_114' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2408 [1/1] (2.44ns)   --->   "%icmp_ln28_115 = icmp eq i23 %trunc_ln28_61, 0" [pool/pooling.cpp:28]   --->   Operation 2408 'icmp' 'icmp_ln28_115' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2409 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%or_ln28_57 = or i1 %icmp_ln28_115, %icmp_ln28_114" [pool/pooling.cpp:28]   --->   Operation 2409 'or' 'or_ln28_57' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2410 [1/1] (1.55ns)   --->   "%icmp_ln28_116 = icmp ne i8 %tmp_126, -1" [pool/pooling.cpp:28]   --->   Operation 2410 'icmp' 'icmp_ln28_116' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2411 [1/1] (2.44ns)   --->   "%icmp_ln28_117 = icmp eq i23 %trunc_ln28_62, 0" [pool/pooling.cpp:28]   --->   Operation 2411 'icmp' 'icmp_ln28_117' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%or_ln28_58 = or i1 %icmp_ln28_117, %icmp_ln28_116" [pool/pooling.cpp:28]   --->   Operation 2412 'or' 'or_ln28_58' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%and_ln28_57 = and i1 %or_ln28_57, %or_ln28_58" [pool/pooling.cpp:28]   --->   Operation 2413 'and' 'and_ln28_57' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2414 [1/1] (6.78ns)   --->   "%tmp_127 = fcmp ogt float %tmp_124, %select_ln28_32" [pool/pooling.cpp:28]   --->   Operation 2414 'fcmp' 'tmp_127' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2415 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_58 = and i1 %and_ln28_57, %tmp_127" [pool/pooling.cpp:28]   --->   Operation 2415 'and' 'and_ln28_58' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2416 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_33 = select i1 %and_ln28_58, float %tmp_124, float %select_ln28_32" [pool/pooling.cpp:28]   --->   Operation 2416 'select' 'select_ln28_33' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 2417 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_39 = load float* %conv_1_out_1_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2417 'load' 'conv_1_out_1_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2418 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_39 = load float* %conv_1_out_2_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2418 'load' 'conv_1_out_2_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2419 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_39 = load float* %conv_1_out_3_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2419 'load' 'conv_1_out_3_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2420 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_39 = load float* %conv_1_out_4_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2420 'load' 'conv_1_out_4_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2421 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_39 = load float* %conv_1_out_5_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2421 'load' 'conv_1_out_5_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2422 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_39 = load float* %conv_1_out_6_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2422 'load' 'conv_1_out_6_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2423 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_39 = load float* %conv_1_out_7_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2423 'load' 'conv_1_out_7_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2424 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_39 = load float* %conv_1_out_8_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2424 'load' 'conv_1_out_8_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2425 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_39 = load float* %conv_1_out_9_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2425 'load' 'conv_1_out_9_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2426 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_39 = load float* %conv_1_out_10_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2426 'load' 'conv_1_out_10_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2427 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_39 = load float* %conv_1_out_11_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2427 'load' 'conv_1_out_11_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2428 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_39 = load float* %conv_1_out_12_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2428 'load' 'conv_1_out_12_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2429 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_39 = load float* %conv_1_out_0_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 2429 'load' 'conv_1_out_0_load_39' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2430 [1/1] (2.60ns)   --->   "%tmp_147 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_39, float %conv_1_out_2_load_39, float %conv_1_out_3_load_39, float %conv_1_out_4_load_39, float %conv_1_out_5_load_39, float %conv_1_out_6_load_39, float %conv_1_out_7_load_39, float %conv_1_out_8_load_39, float %conv_1_out_9_load_39, float %conv_1_out_10_load_39, float %conv_1_out_11_load_39, float %conv_1_out_12_load_39, float %conv_1_out_0_load_39, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2430 'mux' 'tmp_147' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2431 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_41 = load float* %conv_1_out_0_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2431 'load' 'conv_1_out_0_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2432 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_41 = load float* %conv_1_out_1_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2432 'load' 'conv_1_out_1_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2433 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_41 = load float* %conv_1_out_2_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2433 'load' 'conv_1_out_2_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2434 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_41 = load float* %conv_1_out_3_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2434 'load' 'conv_1_out_3_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2435 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_41 = load float* %conv_1_out_4_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2435 'load' 'conv_1_out_4_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2436 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_41 = load float* %conv_1_out_5_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2436 'load' 'conv_1_out_5_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2437 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_41 = load float* %conv_1_out_6_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2437 'load' 'conv_1_out_6_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2438 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_41 = load float* %conv_1_out_7_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2438 'load' 'conv_1_out_7_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2439 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_41 = load float* %conv_1_out_8_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2439 'load' 'conv_1_out_8_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2440 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_41 = load float* %conv_1_out_9_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2440 'load' 'conv_1_out_9_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2441 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_41 = load float* %conv_1_out_10_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2441 'load' 'conv_1_out_10_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2442 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_41 = load float* %conv_1_out_11_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2442 'load' 'conv_1_out_11_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2443 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_41 = load float* %conv_1_out_12_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 2443 'load' 'conv_1_out_12_load_41' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2444 [1/1] (2.60ns)   --->   "%tmp_154 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_41, float %conv_1_out_1_load_41, float %conv_1_out_2_load_41, float %conv_1_out_3_load_41, float %conv_1_out_4_load_41, float %conv_1_out_5_load_41, float %conv_1_out_6_load_41, float %conv_1_out_7_load_41, float %conv_1_out_8_load_41, float %conv_1_out_9_load_41, float %conv_1_out_10_load_41, float %conv_1_out_11_load_41, float %conv_1_out_12_load_41, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2444 'mux' 'tmp_154' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 2445 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_42 = load float* %conv_1_out_1_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2445 'load' 'conv_1_out_1_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2446 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_42 = load float* %conv_1_out_2_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2446 'load' 'conv_1_out_2_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2447 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_42 = load float* %conv_1_out_3_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2447 'load' 'conv_1_out_3_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2448 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_42 = load float* %conv_1_out_4_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2448 'load' 'conv_1_out_4_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2449 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_42 = load float* %conv_1_out_5_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2449 'load' 'conv_1_out_5_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2450 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_42 = load float* %conv_1_out_6_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2450 'load' 'conv_1_out_6_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2451 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_42 = load float* %conv_1_out_7_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2451 'load' 'conv_1_out_7_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2452 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_42 = load float* %conv_1_out_8_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2452 'load' 'conv_1_out_8_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2453 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_42 = load float* %conv_1_out_9_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2453 'load' 'conv_1_out_9_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2454 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_42 = load float* %conv_1_out_10_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2454 'load' 'conv_1_out_10_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2455 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_42 = load float* %conv_1_out_11_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2455 'load' 'conv_1_out_11_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2456 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_42 = load float* %conv_1_out_12_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2456 'load' 'conv_1_out_12_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2457 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_42 = load float* %conv_1_out_0_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2457 'load' 'conv_1_out_0_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2458 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_43 = load float* %conv_1_out_1_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2458 'load' 'conv_1_out_1_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2459 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_43 = load float* %conv_1_out_2_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2459 'load' 'conv_1_out_2_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2460 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_43 = load float* %conv_1_out_3_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2460 'load' 'conv_1_out_3_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2461 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_43 = load float* %conv_1_out_4_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2461 'load' 'conv_1_out_4_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2462 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_43 = load float* %conv_1_out_5_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2462 'load' 'conv_1_out_5_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2463 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_43 = load float* %conv_1_out_6_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2463 'load' 'conv_1_out_6_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2464 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_43 = load float* %conv_1_out_7_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2464 'load' 'conv_1_out_7_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2465 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_43 = load float* %conv_1_out_8_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2465 'load' 'conv_1_out_8_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2466 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_43 = load float* %conv_1_out_9_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2466 'load' 'conv_1_out_9_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2467 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_43 = load float* %conv_1_out_10_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2467 'load' 'conv_1_out_10_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2468 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_43 = load float* %conv_1_out_11_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2468 'load' 'conv_1_out_11_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2469 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_43 = load float* %conv_1_out_12_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2469 'load' 'conv_1_out_12_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_24 : Operation 2470 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_43 = load float* %conv_1_out_0_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2470 'load' 'conv_1_out_0_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 25 <SV = 24> <Delay = 8.46>
ST_25 : Operation 2471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_33 = add i12 736, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 2471 'add' 'add_ln28_33' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2472 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_34 = add i12 %zext_ln35, %add_ln28_33" [pool/pooling.cpp:28]   --->   Operation 2472 'add' 'add_ln28_34' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 2473 [1/1] (0.00ns)   --->   "%sext_ln28_12 = sext i12 %add_ln28_34 to i64" [pool/pooling.cpp:28]   --->   Operation 2473 'sext' 'sext_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2474 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_45 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2474 'getelementptr' 'conv_1_out_0_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2475 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_45 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2475 'getelementptr' 'conv_1_out_1_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2476 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_45 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2476 'getelementptr' 'conv_1_out_2_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2477 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_45 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2477 'getelementptr' 'conv_1_out_3_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2478 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_45 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2478 'getelementptr' 'conv_1_out_4_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2479 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_45 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2479 'getelementptr' 'conv_1_out_5_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2480 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_45 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2480 'getelementptr' 'conv_1_out_6_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2481 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_45 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2481 'getelementptr' 'conv_1_out_7_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2482 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_45 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2482 'getelementptr' 'conv_1_out_8_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2483 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_45 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2483 'getelementptr' 'conv_1_out_9_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2484 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_45 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2484 'getelementptr' 'conv_1_out_10_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2485 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_45 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2485 'getelementptr' 'conv_1_out_11_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2486 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_45 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2486 'getelementptr' 'conv_1_out_12_addr_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2487 [1/1] (1.94ns)   --->   "%add_ln28_70 = add i15 704, %trunc_ln28_5" [pool/pooling.cpp:28]   --->   Operation 2487 'add' 'add_ln28_70' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2488 [1/1] (0.00ns)   --->   "%tmp_255 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_70, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 2488 'partselect' 'tmp_255' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2489 [1/1] (0.00ns)   --->   "%tmp_256 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_255, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 2489 'bitconcatenate' 'tmp_256' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2490 [1/1] (0.00ns)   --->   "%zext_ln28_30 = zext i15 %tmp_256 to i64" [pool/pooling.cpp:28]   --->   Operation 2490 'zext' 'zext_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2491 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_46 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2491 'getelementptr' 'conv_1_out_0_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2492 [1/1] (1.94ns)   --->   "%add_ln28_73 = add i15 768, %trunc_ln28_5" [pool/pooling.cpp:28]   --->   Operation 2492 'add' 'add_ln28_73' <Predicate = (!icmp_ln10)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2493 [1/1] (0.00ns)   --->   "%tmp_257 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_73, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 2493 'partselect' 'tmp_257' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2494 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_46 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2494 'getelementptr' 'conv_1_out_1_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2495 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_46 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2495 'getelementptr' 'conv_1_out_2_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2496 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_46 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2496 'getelementptr' 'conv_1_out_3_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2497 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_46 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2497 'getelementptr' 'conv_1_out_4_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2498 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_46 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2498 'getelementptr' 'conv_1_out_5_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2499 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_46 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2499 'getelementptr' 'conv_1_out_6_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2500 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_46 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2500 'getelementptr' 'conv_1_out_7_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2501 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_46 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2501 'getelementptr' 'conv_1_out_8_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2502 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_46 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2502 'getelementptr' 'conv_1_out_9_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2503 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_46 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2503 'getelementptr' 'conv_1_out_10_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2504 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_46 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2504 'getelementptr' 'conv_1_out_11_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2505 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_46 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_30" [pool/pooling.cpp:28]   --->   Operation 2505 'getelementptr' 'conv_1_out_12_addr_46' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2506 [1/1] (0.00ns)   --->   "%bitcast_ln28_59 = bitcast float %tmp_128 to i32" [pool/pooling.cpp:28]   --->   Operation 2506 'bitcast' 'bitcast_ln28_59' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2507 [1/1] (0.00ns)   --->   "%tmp_129 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_59, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2507 'partselect' 'tmp_129' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2508 [1/1] (0.00ns)   --->   "%trunc_ln28_63 = trunc i32 %bitcast_ln28_59 to i23" [pool/pooling.cpp:28]   --->   Operation 2508 'trunc' 'trunc_ln28_63' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2509 [1/1] (0.00ns)   --->   "%bitcast_ln28_60 = bitcast float %select_ln28_33 to i32" [pool/pooling.cpp:28]   --->   Operation 2509 'bitcast' 'bitcast_ln28_60' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2510 [1/1] (0.00ns)   --->   "%tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_60, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2510 'partselect' 'tmp_130' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2511 [1/1] (0.00ns)   --->   "%trunc_ln28_64 = trunc i32 %bitcast_ln28_60 to i23" [pool/pooling.cpp:28]   --->   Operation 2511 'trunc' 'trunc_ln28_64' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2512 [1/1] (1.55ns)   --->   "%icmp_ln28_118 = icmp ne i8 %tmp_129, -1" [pool/pooling.cpp:28]   --->   Operation 2512 'icmp' 'icmp_ln28_118' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2513 [1/1] (2.44ns)   --->   "%icmp_ln28_119 = icmp eq i23 %trunc_ln28_63, 0" [pool/pooling.cpp:28]   --->   Operation 2513 'icmp' 'icmp_ln28_119' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2514 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%or_ln28_59 = or i1 %icmp_ln28_119, %icmp_ln28_118" [pool/pooling.cpp:28]   --->   Operation 2514 'or' 'or_ln28_59' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2515 [1/1] (1.55ns)   --->   "%icmp_ln28_120 = icmp ne i8 %tmp_130, -1" [pool/pooling.cpp:28]   --->   Operation 2515 'icmp' 'icmp_ln28_120' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2516 [1/1] (2.44ns)   --->   "%icmp_ln28_121 = icmp eq i23 %trunc_ln28_64, 0" [pool/pooling.cpp:28]   --->   Operation 2516 'icmp' 'icmp_ln28_121' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2517 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%or_ln28_60 = or i1 %icmp_ln28_121, %icmp_ln28_120" [pool/pooling.cpp:28]   --->   Operation 2517 'or' 'or_ln28_60' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%and_ln28_59 = and i1 %or_ln28_59, %or_ln28_60" [pool/pooling.cpp:28]   --->   Operation 2518 'and' 'and_ln28_59' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2519 [1/1] (6.78ns)   --->   "%tmp_131 = fcmp ogt float %tmp_128, %select_ln28_33" [pool/pooling.cpp:28]   --->   Operation 2519 'fcmp' 'tmp_131' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2520 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_60 = and i1 %and_ln28_59, %tmp_131" [pool/pooling.cpp:28]   --->   Operation 2520 'and' 'and_ln28_60' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2521 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_34 = select i1 %and_ln28_60, float %tmp_128, float %select_ln28_33" [pool/pooling.cpp:28]   --->   Operation 2521 'select' 'select_ln28_34' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2522 [1/1] (0.00ns)   --->   "%bitcast_ln28_64 = bitcast float %tmp_139 to i32" [pool/pooling.cpp:28]   --->   Operation 2522 'bitcast' 'bitcast_ln28_64' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2523 [1/1] (0.00ns)   --->   "%tmp_140 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_64, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2523 'partselect' 'tmp_140' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2524 [1/1] (0.00ns)   --->   "%trunc_ln28_68 = trunc i32 %bitcast_ln28_64 to i23" [pool/pooling.cpp:28]   --->   Operation 2524 'trunc' 'trunc_ln28_68' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2525 [1/1] (0.00ns)   --->   "%bitcast_ln28_65 = bitcast float %select_ln28_36 to i32" [pool/pooling.cpp:28]   --->   Operation 2525 'bitcast' 'bitcast_ln28_65' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2526 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_65, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2526 'partselect' 'tmp_141' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2527 [1/1] (0.00ns)   --->   "%trunc_ln28_69 = trunc i32 %bitcast_ln28_65 to i23" [pool/pooling.cpp:28]   --->   Operation 2527 'trunc' 'trunc_ln28_69' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_25 : Operation 2528 [1/1] (1.55ns)   --->   "%icmp_ln28_128 = icmp ne i8 %tmp_140, -1" [pool/pooling.cpp:28]   --->   Operation 2528 'icmp' 'icmp_ln28_128' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2529 [1/1] (2.44ns)   --->   "%icmp_ln28_129 = icmp eq i23 %trunc_ln28_68, 0" [pool/pooling.cpp:28]   --->   Operation 2529 'icmp' 'icmp_ln28_129' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%or_ln28_64 = or i1 %icmp_ln28_129, %icmp_ln28_128" [pool/pooling.cpp:28]   --->   Operation 2530 'or' 'or_ln28_64' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2531 [1/1] (1.55ns)   --->   "%icmp_ln28_130 = icmp ne i8 %tmp_141, -1" [pool/pooling.cpp:28]   --->   Operation 2531 'icmp' 'icmp_ln28_130' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2532 [1/1] (2.44ns)   --->   "%icmp_ln28_131 = icmp eq i23 %trunc_ln28_69, 0" [pool/pooling.cpp:28]   --->   Operation 2532 'icmp' 'icmp_ln28_131' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2533 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%or_ln28_65 = or i1 %icmp_ln28_131, %icmp_ln28_130" [pool/pooling.cpp:28]   --->   Operation 2533 'or' 'or_ln28_65' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2534 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%and_ln28_64 = and i1 %or_ln28_64, %or_ln28_65" [pool/pooling.cpp:28]   --->   Operation 2534 'and' 'and_ln28_64' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2535 [1/1] (6.78ns)   --->   "%tmp_142 = fcmp ogt float %tmp_139, %select_ln28_36" [pool/pooling.cpp:28]   --->   Operation 2535 'fcmp' 'tmp_142' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2536 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_65 = and i1 %and_ln28_64, %tmp_142" [pool/pooling.cpp:28]   --->   Operation 2536 'and' 'and_ln28_65' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2537 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_37 = select i1 %and_ln28_65, float %tmp_139, float %select_ln28_36" [pool/pooling.cpp:28]   --->   Operation 2537 'select' 'select_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 2538 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_42 = load float* %conv_1_out_1_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2538 'load' 'conv_1_out_1_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2539 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_42 = load float* %conv_1_out_2_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2539 'load' 'conv_1_out_2_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2540 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_42 = load float* %conv_1_out_3_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2540 'load' 'conv_1_out_3_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2541 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_42 = load float* %conv_1_out_4_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2541 'load' 'conv_1_out_4_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2542 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_42 = load float* %conv_1_out_5_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2542 'load' 'conv_1_out_5_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2543 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_42 = load float* %conv_1_out_6_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2543 'load' 'conv_1_out_6_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2544 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_42 = load float* %conv_1_out_7_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2544 'load' 'conv_1_out_7_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2545 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_42 = load float* %conv_1_out_8_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2545 'load' 'conv_1_out_8_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2546 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_42 = load float* %conv_1_out_9_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2546 'load' 'conv_1_out_9_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2547 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_42 = load float* %conv_1_out_10_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2547 'load' 'conv_1_out_10_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2548 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_42 = load float* %conv_1_out_11_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2548 'load' 'conv_1_out_11_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2549 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_42 = load float* %conv_1_out_12_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2549 'load' 'conv_1_out_12_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2550 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_42 = load float* %conv_1_out_0_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 2550 'load' 'conv_1_out_0_load_42' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2551 [1/1] (2.60ns)   --->   "%tmp_158 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_42, float %conv_1_out_2_load_42, float %conv_1_out_3_load_42, float %conv_1_out_4_load_42, float %conv_1_out_5_load_42, float %conv_1_out_6_load_42, float %conv_1_out_7_load_42, float %conv_1_out_8_load_42, float %conv_1_out_9_load_42, float %conv_1_out_10_load_42, float %conv_1_out_11_load_42, float %conv_1_out_12_load_42, float %conv_1_out_0_load_42, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2551 'mux' 'tmp_158' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2552 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_43 = load float* %conv_1_out_1_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2552 'load' 'conv_1_out_1_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2553 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_43 = load float* %conv_1_out_2_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2553 'load' 'conv_1_out_2_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2554 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_43 = load float* %conv_1_out_3_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2554 'load' 'conv_1_out_3_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2555 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_43 = load float* %conv_1_out_4_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2555 'load' 'conv_1_out_4_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2556 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_43 = load float* %conv_1_out_5_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2556 'load' 'conv_1_out_5_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2557 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_43 = load float* %conv_1_out_6_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2557 'load' 'conv_1_out_6_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2558 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_43 = load float* %conv_1_out_7_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2558 'load' 'conv_1_out_7_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2559 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_43 = load float* %conv_1_out_8_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2559 'load' 'conv_1_out_8_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2560 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_43 = load float* %conv_1_out_9_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2560 'load' 'conv_1_out_9_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2561 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_43 = load float* %conv_1_out_10_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2561 'load' 'conv_1_out_10_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2562 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_43 = load float* %conv_1_out_11_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2562 'load' 'conv_1_out_11_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2563 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_43 = load float* %conv_1_out_12_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2563 'load' 'conv_1_out_12_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2564 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_43 = load float* %conv_1_out_0_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 2564 'load' 'conv_1_out_0_load_43' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2565 [1/1] (2.60ns)   --->   "%tmp_162 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_43, float %conv_1_out_2_load_43, float %conv_1_out_3_load_43, float %conv_1_out_4_load_43, float %conv_1_out_5_load_43, float %conv_1_out_6_load_43, float %conv_1_out_7_load_43, float %conv_1_out_8_load_43, float %conv_1_out_9_load_43, float %conv_1_out_10_load_43, float %conv_1_out_11_load_43, float %conv_1_out_12_load_43, float %conv_1_out_0_load_43, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2565 'mux' 'tmp_162' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 2566 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_45 = load float* %conv_1_out_0_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2566 'load' 'conv_1_out_0_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2567 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_45 = load float* %conv_1_out_1_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2567 'load' 'conv_1_out_1_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2568 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_45 = load float* %conv_1_out_2_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2568 'load' 'conv_1_out_2_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2569 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_45 = load float* %conv_1_out_3_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2569 'load' 'conv_1_out_3_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2570 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_45 = load float* %conv_1_out_4_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2570 'load' 'conv_1_out_4_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2571 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_45 = load float* %conv_1_out_5_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2571 'load' 'conv_1_out_5_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2572 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_45 = load float* %conv_1_out_6_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2572 'load' 'conv_1_out_6_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2573 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_45 = load float* %conv_1_out_7_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2573 'load' 'conv_1_out_7_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2574 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_45 = load float* %conv_1_out_8_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2574 'load' 'conv_1_out_8_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2575 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_45 = load float* %conv_1_out_9_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2575 'load' 'conv_1_out_9_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2576 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_45 = load float* %conv_1_out_10_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2576 'load' 'conv_1_out_10_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2577 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_45 = load float* %conv_1_out_11_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2577 'load' 'conv_1_out_11_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2578 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_45 = load float* %conv_1_out_12_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2578 'load' 'conv_1_out_12_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2579 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_46 = load float* %conv_1_out_1_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2579 'load' 'conv_1_out_1_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2580 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_46 = load float* %conv_1_out_2_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2580 'load' 'conv_1_out_2_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2581 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_46 = load float* %conv_1_out_3_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2581 'load' 'conv_1_out_3_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2582 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_46 = load float* %conv_1_out_4_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2582 'load' 'conv_1_out_4_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2583 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_46 = load float* %conv_1_out_5_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2583 'load' 'conv_1_out_5_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2584 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_46 = load float* %conv_1_out_6_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2584 'load' 'conv_1_out_6_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2585 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_46 = load float* %conv_1_out_7_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2585 'load' 'conv_1_out_7_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2586 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_46 = load float* %conv_1_out_8_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2586 'load' 'conv_1_out_8_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2587 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_46 = load float* %conv_1_out_9_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2587 'load' 'conv_1_out_9_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2588 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_46 = load float* %conv_1_out_10_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2588 'load' 'conv_1_out_10_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2589 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_46 = load float* %conv_1_out_11_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2589 'load' 'conv_1_out_11_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2590 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_46 = load float* %conv_1_out_12_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2590 'load' 'conv_1_out_12_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_25 : Operation 2591 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_46 = load float* %conv_1_out_0_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2591 'load' 'conv_1_out_0_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 26 <SV = 25> <Delay = 8.46>
ST_26 : Operation 2592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_36 = add i12 800, %trunc_ln28_1" [pool/pooling.cpp:28]   --->   Operation 2592 'add' 'add_ln28_36' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2593 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_37 = add i12 %zext_ln35, %add_ln28_36" [pool/pooling.cpp:28]   --->   Operation 2593 'add' 'add_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln28_13 = sext i12 %add_ln28_37 to i64" [pool/pooling.cpp:28]   --->   Operation 2594 'sext' 'sext_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2595 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_49 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2595 'getelementptr' 'conv_1_out_0_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2596 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_49 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2596 'getelementptr' 'conv_1_out_1_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2597 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_49 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2597 'getelementptr' 'conv_1_out_2_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2598 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_49 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2598 'getelementptr' 'conv_1_out_3_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2599 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_49 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2599 'getelementptr' 'conv_1_out_4_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2600 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_49 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2600 'getelementptr' 'conv_1_out_5_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2601 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_49 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2601 'getelementptr' 'conv_1_out_6_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2602 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_49 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2602 'getelementptr' 'conv_1_out_7_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2603 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_49 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2603 'getelementptr' 'conv_1_out_8_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2604 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_49 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2604 'getelementptr' 'conv_1_out_9_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2605 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_49 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2605 'getelementptr' 'conv_1_out_10_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2606 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_49 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2606 'getelementptr' 'conv_1_out_11_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2607 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_49 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 2607 'getelementptr' 'conv_1_out_12_addr_49' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_71 = add i12 736, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 2608 'add' 'add_ln28_71' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2609 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_72 = add i12 %zext_ln35, %add_ln28_71" [pool/pooling.cpp:28]   --->   Operation 2609 'add' 'add_ln28_72' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2610 [1/1] (0.00ns)   --->   "%sext_ln28_26 = sext i12 %add_ln28_72 to i64" [pool/pooling.cpp:28]   --->   Operation 2610 'sext' 'sext_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2611 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_47 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 2611 'getelementptr' 'conv_1_out_0_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_74 = add i12 800, %trunc_ln28_6" [pool/pooling.cpp:28]   --->   Operation 2612 'add' 'add_ln28_74' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2613 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln28_75 = add i12 %zext_ln35, %add_ln28_74" [pool/pooling.cpp:28]   --->   Operation 2613 'add' 'add_ln28_75' <Predicate = (!icmp_ln10)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 2614 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_47 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 2614 'getelementptr' 'conv_1_out_1_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2615 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_47 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 2615 'getelementptr' 'conv_1_out_2_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2616 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_47 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 2616 'getelementptr' 'conv_1_out_3_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2617 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_47 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 2617 'getelementptr' 'conv_1_out_4_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2618 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_47 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 2618 'getelementptr' 'conv_1_out_5_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2619 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_47 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 2619 'getelementptr' 'conv_1_out_6_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2620 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_47 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 2620 'getelementptr' 'conv_1_out_7_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2621 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_47 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 2621 'getelementptr' 'conv_1_out_8_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2622 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_47 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 2622 'getelementptr' 'conv_1_out_9_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2623 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_47 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 2623 'getelementptr' 'conv_1_out_10_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2624 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_47 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 2624 'getelementptr' 'conv_1_out_11_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2625 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_47 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 2625 'getelementptr' 'conv_1_out_12_addr_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2626 [1/1] (0.00ns)   --->   "%bitcast_ln28_66 = bitcast float %tmp_143 to i32" [pool/pooling.cpp:28]   --->   Operation 2626 'bitcast' 'bitcast_ln28_66' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2627 [1/1] (0.00ns)   --->   "%tmp_144 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_66, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2627 'partselect' 'tmp_144' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2628 [1/1] (0.00ns)   --->   "%trunc_ln28_70 = trunc i32 %bitcast_ln28_66 to i23" [pool/pooling.cpp:28]   --->   Operation 2628 'trunc' 'trunc_ln28_70' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2629 [1/1] (0.00ns)   --->   "%bitcast_ln28_67 = bitcast float %select_ln28_37 to i32" [pool/pooling.cpp:28]   --->   Operation 2629 'bitcast' 'bitcast_ln28_67' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2630 [1/1] (0.00ns)   --->   "%tmp_145 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_67, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2630 'partselect' 'tmp_145' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2631 [1/1] (0.00ns)   --->   "%trunc_ln28_71 = trunc i32 %bitcast_ln28_67 to i23" [pool/pooling.cpp:28]   --->   Operation 2631 'trunc' 'trunc_ln28_71' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2632 [1/1] (1.55ns)   --->   "%icmp_ln28_132 = icmp ne i8 %tmp_144, -1" [pool/pooling.cpp:28]   --->   Operation 2632 'icmp' 'icmp_ln28_132' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2633 [1/1] (2.44ns)   --->   "%icmp_ln28_133 = icmp eq i23 %trunc_ln28_70, 0" [pool/pooling.cpp:28]   --->   Operation 2633 'icmp' 'icmp_ln28_133' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2634 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%or_ln28_66 = or i1 %icmp_ln28_133, %icmp_ln28_132" [pool/pooling.cpp:28]   --->   Operation 2634 'or' 'or_ln28_66' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2635 [1/1] (1.55ns)   --->   "%icmp_ln28_134 = icmp ne i8 %tmp_145, -1" [pool/pooling.cpp:28]   --->   Operation 2635 'icmp' 'icmp_ln28_134' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2636 [1/1] (2.44ns)   --->   "%icmp_ln28_135 = icmp eq i23 %trunc_ln28_71, 0" [pool/pooling.cpp:28]   --->   Operation 2636 'icmp' 'icmp_ln28_135' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2637 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%or_ln28_67 = or i1 %icmp_ln28_135, %icmp_ln28_134" [pool/pooling.cpp:28]   --->   Operation 2637 'or' 'or_ln28_67' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%and_ln28_66 = and i1 %or_ln28_66, %or_ln28_67" [pool/pooling.cpp:28]   --->   Operation 2638 'and' 'and_ln28_66' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2639 [1/1] (6.78ns)   --->   "%tmp_146 = fcmp ogt float %tmp_143, %select_ln28_37" [pool/pooling.cpp:28]   --->   Operation 2639 'fcmp' 'tmp_146' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2640 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_67 = and i1 %and_ln28_66, %tmp_146" [pool/pooling.cpp:28]   --->   Operation 2640 'and' 'and_ln28_67' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2641 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_38 = select i1 %and_ln28_67, float %tmp_143, float %select_ln28_37" [pool/pooling.cpp:28]   --->   Operation 2641 'select' 'select_ln28_38' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2642 [1/1] (0.00ns)   --->   "%bitcast_ln28_71 = bitcast float %tmp_154 to i32" [pool/pooling.cpp:28]   --->   Operation 2642 'bitcast' 'bitcast_ln28_71' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2643 [1/1] (0.00ns)   --->   "%tmp_155 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_71, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2643 'partselect' 'tmp_155' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2644 [1/1] (0.00ns)   --->   "%trunc_ln28_75 = trunc i32 %bitcast_ln28_71 to i23" [pool/pooling.cpp:28]   --->   Operation 2644 'trunc' 'trunc_ln28_75' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2645 [1/1] (0.00ns)   --->   "%bitcast_ln28_72 = bitcast float %select_ln28_40 to i32" [pool/pooling.cpp:28]   --->   Operation 2645 'bitcast' 'bitcast_ln28_72' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2646 [1/1] (0.00ns)   --->   "%tmp_156 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_72, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2646 'partselect' 'tmp_156' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2647 [1/1] (0.00ns)   --->   "%trunc_ln28_76 = trunc i32 %bitcast_ln28_72 to i23" [pool/pooling.cpp:28]   --->   Operation 2647 'trunc' 'trunc_ln28_76' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_26 : Operation 2648 [1/1] (1.55ns)   --->   "%icmp_ln28_142 = icmp ne i8 %tmp_155, -1" [pool/pooling.cpp:28]   --->   Operation 2648 'icmp' 'icmp_ln28_142' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2649 [1/1] (2.44ns)   --->   "%icmp_ln28_143 = icmp eq i23 %trunc_ln28_75, 0" [pool/pooling.cpp:28]   --->   Operation 2649 'icmp' 'icmp_ln28_143' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%or_ln28_71 = or i1 %icmp_ln28_143, %icmp_ln28_142" [pool/pooling.cpp:28]   --->   Operation 2650 'or' 'or_ln28_71' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2651 [1/1] (1.55ns)   --->   "%icmp_ln28_144 = icmp ne i8 %tmp_156, -1" [pool/pooling.cpp:28]   --->   Operation 2651 'icmp' 'icmp_ln28_144' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2652 [1/1] (2.44ns)   --->   "%icmp_ln28_145 = icmp eq i23 %trunc_ln28_76, 0" [pool/pooling.cpp:28]   --->   Operation 2652 'icmp' 'icmp_ln28_145' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2653 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%or_ln28_72 = or i1 %icmp_ln28_145, %icmp_ln28_144" [pool/pooling.cpp:28]   --->   Operation 2653 'or' 'or_ln28_72' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%and_ln28_71 = and i1 %or_ln28_71, %or_ln28_72" [pool/pooling.cpp:28]   --->   Operation 2654 'and' 'and_ln28_71' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2655 [1/1] (6.78ns)   --->   "%tmp_157 = fcmp ogt float %tmp_154, %select_ln28_40" [pool/pooling.cpp:28]   --->   Operation 2655 'fcmp' 'tmp_157' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2656 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_72 = and i1 %and_ln28_71, %tmp_157" [pool/pooling.cpp:28]   --->   Operation 2656 'and' 'and_ln28_72' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2657 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_41 = select i1 %and_ln28_72, float %tmp_154, float %select_ln28_40" [pool/pooling.cpp:28]   --->   Operation 2657 'select' 'select_ln28_41' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 2658 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_45 = load float* %conv_1_out_0_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2658 'load' 'conv_1_out_0_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2659 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_45 = load float* %conv_1_out_1_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2659 'load' 'conv_1_out_1_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2660 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_45 = load float* %conv_1_out_2_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2660 'load' 'conv_1_out_2_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2661 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_45 = load float* %conv_1_out_3_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2661 'load' 'conv_1_out_3_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2662 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_45 = load float* %conv_1_out_4_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2662 'load' 'conv_1_out_4_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2663 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_45 = load float* %conv_1_out_5_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2663 'load' 'conv_1_out_5_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2664 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_45 = load float* %conv_1_out_6_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2664 'load' 'conv_1_out_6_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2665 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_45 = load float* %conv_1_out_7_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2665 'load' 'conv_1_out_7_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2666 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_45 = load float* %conv_1_out_8_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2666 'load' 'conv_1_out_8_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2667 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_45 = load float* %conv_1_out_9_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2667 'load' 'conv_1_out_9_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2668 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_45 = load float* %conv_1_out_10_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2668 'load' 'conv_1_out_10_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2669 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_45 = load float* %conv_1_out_11_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2669 'load' 'conv_1_out_11_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2670 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_45 = load float* %conv_1_out_12_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 2670 'load' 'conv_1_out_12_load_45' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2671 [1/1] (2.60ns)   --->   "%tmp_169 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_45, float %conv_1_out_1_load_45, float %conv_1_out_2_load_45, float %conv_1_out_3_load_45, float %conv_1_out_4_load_45, float %conv_1_out_5_load_45, float %conv_1_out_6_load_45, float %conv_1_out_7_load_45, float %conv_1_out_8_load_45, float %conv_1_out_9_load_45, float %conv_1_out_10_load_45, float %conv_1_out_11_load_45, float %conv_1_out_12_load_45, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2671 'mux' 'tmp_169' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2672 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_46 = load float* %conv_1_out_1_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2672 'load' 'conv_1_out_1_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2673 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_46 = load float* %conv_1_out_2_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2673 'load' 'conv_1_out_2_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2674 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_46 = load float* %conv_1_out_3_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2674 'load' 'conv_1_out_3_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2675 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_46 = load float* %conv_1_out_4_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2675 'load' 'conv_1_out_4_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2676 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_46 = load float* %conv_1_out_5_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2676 'load' 'conv_1_out_5_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2677 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_46 = load float* %conv_1_out_6_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2677 'load' 'conv_1_out_6_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2678 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_46 = load float* %conv_1_out_7_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2678 'load' 'conv_1_out_7_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2679 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_46 = load float* %conv_1_out_8_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2679 'load' 'conv_1_out_8_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2680 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_46 = load float* %conv_1_out_9_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2680 'load' 'conv_1_out_9_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2681 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_46 = load float* %conv_1_out_10_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2681 'load' 'conv_1_out_10_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2682 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_46 = load float* %conv_1_out_11_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2682 'load' 'conv_1_out_11_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2683 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_46 = load float* %conv_1_out_12_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2683 'load' 'conv_1_out_12_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2684 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_46 = load float* %conv_1_out_0_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 2684 'load' 'conv_1_out_0_load_46' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2685 [1/1] (2.60ns)   --->   "%tmp_173 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_46, float %conv_1_out_2_load_46, float %conv_1_out_3_load_46, float %conv_1_out_4_load_46, float %conv_1_out_5_load_46, float %conv_1_out_6_load_46, float %conv_1_out_7_load_46, float %conv_1_out_8_load_46, float %conv_1_out_9_load_46, float %conv_1_out_10_load_46, float %conv_1_out_11_load_46, float %conv_1_out_12_load_46, float %conv_1_out_0_load_46, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2685 'mux' 'tmp_173' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 2686 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_47 = load float* %conv_1_out_1_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2686 'load' 'conv_1_out_1_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2687 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_47 = load float* %conv_1_out_2_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2687 'load' 'conv_1_out_2_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2688 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_47 = load float* %conv_1_out_3_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2688 'load' 'conv_1_out_3_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2689 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_47 = load float* %conv_1_out_4_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2689 'load' 'conv_1_out_4_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2690 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_47 = load float* %conv_1_out_5_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2690 'load' 'conv_1_out_5_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2691 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_47 = load float* %conv_1_out_6_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2691 'load' 'conv_1_out_6_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2692 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_47 = load float* %conv_1_out_7_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2692 'load' 'conv_1_out_7_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2693 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_47 = load float* %conv_1_out_8_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2693 'load' 'conv_1_out_8_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2694 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_47 = load float* %conv_1_out_9_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2694 'load' 'conv_1_out_9_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2695 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_47 = load float* %conv_1_out_10_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2695 'load' 'conv_1_out_10_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2696 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_47 = load float* %conv_1_out_11_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2696 'load' 'conv_1_out_11_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2697 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_47 = load float* %conv_1_out_12_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2697 'load' 'conv_1_out_12_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2698 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_47 = load float* %conv_1_out_0_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2698 'load' 'conv_1_out_0_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2699 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_49 = load float* %conv_1_out_0_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2699 'load' 'conv_1_out_0_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2700 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_49 = load float* %conv_1_out_1_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2700 'load' 'conv_1_out_1_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2701 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_49 = load float* %conv_1_out_2_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2701 'load' 'conv_1_out_2_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2702 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_49 = load float* %conv_1_out_3_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2702 'load' 'conv_1_out_3_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2703 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_49 = load float* %conv_1_out_4_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2703 'load' 'conv_1_out_4_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2704 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_49 = load float* %conv_1_out_5_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2704 'load' 'conv_1_out_5_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2705 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_49 = load float* %conv_1_out_6_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2705 'load' 'conv_1_out_6_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2706 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_49 = load float* %conv_1_out_7_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2706 'load' 'conv_1_out_7_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2707 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_49 = load float* %conv_1_out_8_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2707 'load' 'conv_1_out_8_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2708 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_49 = load float* %conv_1_out_9_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2708 'load' 'conv_1_out_9_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2709 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_49 = load float* %conv_1_out_10_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2709 'load' 'conv_1_out_10_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2710 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_49 = load float* %conv_1_out_11_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2710 'load' 'conv_1_out_11_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2711 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_49 = load float* %conv_1_out_12_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2711 'load' 'conv_1_out_12_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_26 : Operation 2712 [1/1] (0.00ns)   --->   "br label %Row_Loop_end"   --->   Operation 2712 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 11)> <Delay = 0.00>
ST_26 : Operation 2713 [1/1] (0.00ns)   --->   "br label %Row_Loop_end"   --->   Operation 2713 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 10)> <Delay = 0.00>
ST_26 : Operation 2714 [1/1] (0.00ns)   --->   "br label %Row_Loop_end"   --->   Operation 2714 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 9)> <Delay = 0.00>
ST_26 : Operation 2715 [1/1] (0.00ns)   --->   "br label %Row_Loop_end"   --->   Operation 2715 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 8)> <Delay = 0.00>
ST_26 : Operation 2716 [1/1] (0.00ns)   --->   "br label %Row_Loop_end"   --->   Operation 2716 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 7)> <Delay = 0.00>
ST_26 : Operation 2717 [1/1] (0.00ns)   --->   "br label %Row_Loop_end"   --->   Operation 2717 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 6)> <Delay = 0.00>
ST_26 : Operation 2718 [1/1] (0.00ns)   --->   "br label %Row_Loop_end"   --->   Operation 2718 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 5)> <Delay = 0.00>
ST_26 : Operation 2719 [1/1] (0.00ns)   --->   "br label %Row_Loop_end"   --->   Operation 2719 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 4)> <Delay = 0.00>
ST_26 : Operation 2720 [1/1] (0.00ns)   --->   "br label %Row_Loop_end"   --->   Operation 2720 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 3)> <Delay = 0.00>
ST_26 : Operation 2721 [1/1] (0.00ns)   --->   "br label %Row_Loop_end"   --->   Operation 2721 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 2)> <Delay = 0.00>
ST_26 : Operation 2722 [1/1] (0.00ns)   --->   "br label %Row_Loop_end"   --->   Operation 2722 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 1)> <Delay = 0.00>
ST_26 : Operation 2723 [1/1] (0.00ns)   --->   "br label %Row_Loop_end"   --->   Operation 2723 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 0)> <Delay = 0.00>
ST_26 : Operation 2724 [1/1] (0.00ns)   --->   "br label %Row_Loop_end"   --->   Operation 2724 'br' <Predicate = (!icmp_ln10 & select_ln28_52 == 15) | (!icmp_ln10 & select_ln28_52 == 14) | (!icmp_ln10 & select_ln28_52 == 13) | (!icmp_ln10 & select_ln28_52 == 12)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 8.46>
ST_27 : Operation 2725 [1/1] (0.00ns)   --->   "%tmp_258 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_257, i6 %select_ln28_53)" [pool/pooling.cpp:28]   --->   Operation 2725 'bitconcatenate' 'tmp_258' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2726 [1/1] (0.00ns)   --->   "%zext_ln28_31 = zext i15 %tmp_258 to i64" [pool/pooling.cpp:28]   --->   Operation 2726 'zext' 'zext_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2727 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_50 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_31" [pool/pooling.cpp:28]   --->   Operation 2727 'getelementptr' 'conv_1_out_0_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2728 [1/1] (0.00ns)   --->   "%sext_ln28_27 = sext i12 %add_ln28_75 to i64" [pool/pooling.cpp:28]   --->   Operation 2728 'sext' 'sext_ln28_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2729 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_51 = getelementptr [1664 x float]* %conv_1_out_0, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2729 'getelementptr' 'conv_1_out_0_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2730 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_50 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_31" [pool/pooling.cpp:28]   --->   Operation 2730 'getelementptr' 'conv_1_out_1_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2731 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_51 = getelementptr [1664 x float]* %conv_1_out_1, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2731 'getelementptr' 'conv_1_out_1_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2732 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_50 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_31" [pool/pooling.cpp:28]   --->   Operation 2732 'getelementptr' 'conv_1_out_2_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2733 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr_51 = getelementptr [1664 x float]* %conv_1_out_2, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2733 'getelementptr' 'conv_1_out_2_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2734 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_50 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_31" [pool/pooling.cpp:28]   --->   Operation 2734 'getelementptr' 'conv_1_out_3_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2735 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr_51 = getelementptr [1664 x float]* %conv_1_out_3, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2735 'getelementptr' 'conv_1_out_3_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2736 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_50 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %zext_ln28_31" [pool/pooling.cpp:28]   --->   Operation 2736 'getelementptr' 'conv_1_out_4_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2737 [1/1] (0.00ns)   --->   "%conv_1_out_4_addr_51 = getelementptr [1664 x float]* %conv_1_out_4, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2737 'getelementptr' 'conv_1_out_4_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2738 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_50 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %zext_ln28_31" [pool/pooling.cpp:28]   --->   Operation 2738 'getelementptr' 'conv_1_out_5_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2739 [1/1] (0.00ns)   --->   "%conv_1_out_5_addr_51 = getelementptr [1664 x float]* %conv_1_out_5, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2739 'getelementptr' 'conv_1_out_5_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2740 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_50 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %zext_ln28_31" [pool/pooling.cpp:28]   --->   Operation 2740 'getelementptr' 'conv_1_out_6_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2741 [1/1] (0.00ns)   --->   "%conv_1_out_6_addr_51 = getelementptr [1664 x float]* %conv_1_out_6, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2741 'getelementptr' 'conv_1_out_6_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2742 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_50 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %zext_ln28_31" [pool/pooling.cpp:28]   --->   Operation 2742 'getelementptr' 'conv_1_out_7_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2743 [1/1] (0.00ns)   --->   "%conv_1_out_7_addr_51 = getelementptr [1664 x float]* %conv_1_out_7, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2743 'getelementptr' 'conv_1_out_7_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2744 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_50 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %zext_ln28_31" [pool/pooling.cpp:28]   --->   Operation 2744 'getelementptr' 'conv_1_out_8_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2745 [1/1] (0.00ns)   --->   "%conv_1_out_8_addr_51 = getelementptr [1664 x float]* %conv_1_out_8, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2745 'getelementptr' 'conv_1_out_8_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2746 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_50 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %zext_ln28_31" [pool/pooling.cpp:28]   --->   Operation 2746 'getelementptr' 'conv_1_out_9_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2747 [1/1] (0.00ns)   --->   "%conv_1_out_9_addr_51 = getelementptr [1664 x float]* %conv_1_out_9, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2747 'getelementptr' 'conv_1_out_9_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2748 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_50 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %zext_ln28_31" [pool/pooling.cpp:28]   --->   Operation 2748 'getelementptr' 'conv_1_out_10_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2749 [1/1] (0.00ns)   --->   "%conv_1_out_10_addr_51 = getelementptr [1664 x float]* %conv_1_out_10, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2749 'getelementptr' 'conv_1_out_10_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2750 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_50 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %zext_ln28_31" [pool/pooling.cpp:28]   --->   Operation 2750 'getelementptr' 'conv_1_out_11_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2751 [1/1] (0.00ns)   --->   "%conv_1_out_11_addr_51 = getelementptr [1664 x float]* %conv_1_out_11, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2751 'getelementptr' 'conv_1_out_11_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2752 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_50 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %zext_ln28_31" [pool/pooling.cpp:28]   --->   Operation 2752 'getelementptr' 'conv_1_out_12_addr_50' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2753 [1/1] (0.00ns)   --->   "%conv_1_out_12_addr_51 = getelementptr [1664 x float]* %conv_1_out_12, i64 0, i64 %sext_ln28_27" [pool/pooling.cpp:28]   --->   Operation 2753 'getelementptr' 'conv_1_out_12_addr_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2754 [1/1] (0.00ns)   --->   "%bitcast_ln28_73 = bitcast float %tmp_158 to i32" [pool/pooling.cpp:28]   --->   Operation 2754 'bitcast' 'bitcast_ln28_73' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2755 [1/1] (0.00ns)   --->   "%tmp_159 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_73, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2755 'partselect' 'tmp_159' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2756 [1/1] (0.00ns)   --->   "%trunc_ln28_77 = trunc i32 %bitcast_ln28_73 to i23" [pool/pooling.cpp:28]   --->   Operation 2756 'trunc' 'trunc_ln28_77' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2757 [1/1] (0.00ns)   --->   "%bitcast_ln28_74 = bitcast float %select_ln28_41 to i32" [pool/pooling.cpp:28]   --->   Operation 2757 'bitcast' 'bitcast_ln28_74' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2758 [1/1] (0.00ns)   --->   "%tmp_160 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_74, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2758 'partselect' 'tmp_160' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2759 [1/1] (0.00ns)   --->   "%trunc_ln28_78 = trunc i32 %bitcast_ln28_74 to i23" [pool/pooling.cpp:28]   --->   Operation 2759 'trunc' 'trunc_ln28_78' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2760 [1/1] (1.55ns)   --->   "%icmp_ln28_146 = icmp ne i8 %tmp_159, -1" [pool/pooling.cpp:28]   --->   Operation 2760 'icmp' 'icmp_ln28_146' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2761 [1/1] (2.44ns)   --->   "%icmp_ln28_147 = icmp eq i23 %trunc_ln28_77, 0" [pool/pooling.cpp:28]   --->   Operation 2761 'icmp' 'icmp_ln28_147' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%or_ln28_73 = or i1 %icmp_ln28_147, %icmp_ln28_146" [pool/pooling.cpp:28]   --->   Operation 2762 'or' 'or_ln28_73' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2763 [1/1] (1.55ns)   --->   "%icmp_ln28_148 = icmp ne i8 %tmp_160, -1" [pool/pooling.cpp:28]   --->   Operation 2763 'icmp' 'icmp_ln28_148' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2764 [1/1] (2.44ns)   --->   "%icmp_ln28_149 = icmp eq i23 %trunc_ln28_78, 0" [pool/pooling.cpp:28]   --->   Operation 2764 'icmp' 'icmp_ln28_149' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2765 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%or_ln28_74 = or i1 %icmp_ln28_149, %icmp_ln28_148" [pool/pooling.cpp:28]   --->   Operation 2765 'or' 'or_ln28_74' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2766 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%and_ln28_73 = and i1 %or_ln28_73, %or_ln28_74" [pool/pooling.cpp:28]   --->   Operation 2766 'and' 'and_ln28_73' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2767 [1/1] (6.78ns)   --->   "%tmp_161 = fcmp ogt float %tmp_158, %select_ln28_41" [pool/pooling.cpp:28]   --->   Operation 2767 'fcmp' 'tmp_161' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2768 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_74 = and i1 %and_ln28_73, %tmp_161" [pool/pooling.cpp:28]   --->   Operation 2768 'and' 'and_ln28_74' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2769 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_42 = select i1 %and_ln28_74, float %tmp_158, float %select_ln28_41" [pool/pooling.cpp:28]   --->   Operation 2769 'select' 'select_ln28_42' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2770 [1/1] (0.00ns)   --->   "%bitcast_ln28_78 = bitcast float %tmp_169 to i32" [pool/pooling.cpp:28]   --->   Operation 2770 'bitcast' 'bitcast_ln28_78' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2771 [1/1] (0.00ns)   --->   "%tmp_170 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_78, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2771 'partselect' 'tmp_170' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2772 [1/1] (0.00ns)   --->   "%trunc_ln28_82 = trunc i32 %bitcast_ln28_78 to i23" [pool/pooling.cpp:28]   --->   Operation 2772 'trunc' 'trunc_ln28_82' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2773 [1/1] (0.00ns)   --->   "%bitcast_ln28_79 = bitcast float %select_ln28_44 to i32" [pool/pooling.cpp:28]   --->   Operation 2773 'bitcast' 'bitcast_ln28_79' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2774 [1/1] (0.00ns)   --->   "%tmp_171 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_79, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2774 'partselect' 'tmp_171' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2775 [1/1] (0.00ns)   --->   "%trunc_ln28_83 = trunc i32 %bitcast_ln28_79 to i23" [pool/pooling.cpp:28]   --->   Operation 2775 'trunc' 'trunc_ln28_83' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2776 [1/1] (1.55ns)   --->   "%icmp_ln28_156 = icmp ne i8 %tmp_170, -1" [pool/pooling.cpp:28]   --->   Operation 2776 'icmp' 'icmp_ln28_156' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2777 [1/1] (2.44ns)   --->   "%icmp_ln28_157 = icmp eq i23 %trunc_ln28_82, 0" [pool/pooling.cpp:28]   --->   Operation 2777 'icmp' 'icmp_ln28_157' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2778 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%or_ln28_78 = or i1 %icmp_ln28_157, %icmp_ln28_156" [pool/pooling.cpp:28]   --->   Operation 2778 'or' 'or_ln28_78' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2779 [1/1] (1.55ns)   --->   "%icmp_ln28_158 = icmp ne i8 %tmp_171, -1" [pool/pooling.cpp:28]   --->   Operation 2779 'icmp' 'icmp_ln28_158' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2780 [1/1] (2.44ns)   --->   "%icmp_ln28_159 = icmp eq i23 %trunc_ln28_83, 0" [pool/pooling.cpp:28]   --->   Operation 2780 'icmp' 'icmp_ln28_159' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2781 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%or_ln28_79 = or i1 %icmp_ln28_159, %icmp_ln28_158" [pool/pooling.cpp:28]   --->   Operation 2781 'or' 'or_ln28_79' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2782 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%and_ln28_78 = and i1 %or_ln28_78, %or_ln28_79" [pool/pooling.cpp:28]   --->   Operation 2782 'and' 'and_ln28_78' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2783 [1/1] (6.78ns)   --->   "%tmp_172 = fcmp ogt float %tmp_169, %select_ln28_44" [pool/pooling.cpp:28]   --->   Operation 2783 'fcmp' 'tmp_172' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2784 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_79 = and i1 %and_ln28_78, %tmp_172" [pool/pooling.cpp:28]   --->   Operation 2784 'and' 'and_ln28_79' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2785 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_45 = select i1 %and_ln28_79, float %tmp_169, float %select_ln28_44" [pool/pooling.cpp:28]   --->   Operation 2785 'select' 'select_ln28_45' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 2786 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_47 = load float* %conv_1_out_1_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2786 'load' 'conv_1_out_1_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2787 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_47 = load float* %conv_1_out_2_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2787 'load' 'conv_1_out_2_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2788 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_47 = load float* %conv_1_out_3_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2788 'load' 'conv_1_out_3_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2789 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_47 = load float* %conv_1_out_4_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2789 'load' 'conv_1_out_4_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2790 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_47 = load float* %conv_1_out_5_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2790 'load' 'conv_1_out_5_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2791 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_47 = load float* %conv_1_out_6_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2791 'load' 'conv_1_out_6_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2792 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_47 = load float* %conv_1_out_7_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2792 'load' 'conv_1_out_7_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2793 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_47 = load float* %conv_1_out_8_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2793 'load' 'conv_1_out_8_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2794 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_47 = load float* %conv_1_out_9_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2794 'load' 'conv_1_out_9_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2795 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_47 = load float* %conv_1_out_10_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2795 'load' 'conv_1_out_10_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2796 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_47 = load float* %conv_1_out_11_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2796 'load' 'conv_1_out_11_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2797 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_47 = load float* %conv_1_out_12_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2797 'load' 'conv_1_out_12_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2798 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_47 = load float* %conv_1_out_0_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 2798 'load' 'conv_1_out_0_load_47' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2799 [1/1] (2.60ns)   --->   "%tmp_177 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_47, float %conv_1_out_2_load_47, float %conv_1_out_3_load_47, float %conv_1_out_4_load_47, float %conv_1_out_5_load_47, float %conv_1_out_6_load_47, float %conv_1_out_7_load_47, float %conv_1_out_8_load_47, float %conv_1_out_9_load_47, float %conv_1_out_10_load_47, float %conv_1_out_11_load_47, float %conv_1_out_12_load_47, float %conv_1_out_0_load_47, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2799 'mux' 'tmp_177' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2800 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_49 = load float* %conv_1_out_0_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2800 'load' 'conv_1_out_0_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2801 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_49 = load float* %conv_1_out_1_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2801 'load' 'conv_1_out_1_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2802 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_49 = load float* %conv_1_out_2_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2802 'load' 'conv_1_out_2_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2803 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_49 = load float* %conv_1_out_3_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2803 'load' 'conv_1_out_3_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2804 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_49 = load float* %conv_1_out_4_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2804 'load' 'conv_1_out_4_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2805 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_49 = load float* %conv_1_out_5_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2805 'load' 'conv_1_out_5_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2806 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_49 = load float* %conv_1_out_6_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2806 'load' 'conv_1_out_6_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2807 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_49 = load float* %conv_1_out_7_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2807 'load' 'conv_1_out_7_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2808 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_49 = load float* %conv_1_out_8_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2808 'load' 'conv_1_out_8_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2809 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_49 = load float* %conv_1_out_9_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2809 'load' 'conv_1_out_9_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2810 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_49 = load float* %conv_1_out_10_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2810 'load' 'conv_1_out_10_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2811 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_49 = load float* %conv_1_out_11_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2811 'load' 'conv_1_out_11_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2812 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_49 = load float* %conv_1_out_12_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 2812 'load' 'conv_1_out_12_load_49' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2813 [1/1] (2.60ns)   --->   "%tmp_184 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_0_load_49, float %conv_1_out_1_load_49, float %conv_1_out_2_load_49, float %conv_1_out_3_load_49, float %conv_1_out_4_load_49, float %conv_1_out_5_load_49, float %conv_1_out_6_load_49, float %conv_1_out_7_load_49, float %conv_1_out_8_load_49, float %conv_1_out_9_load_49, float %conv_1_out_10_load_49, float %conv_1_out_11_load_49, float %conv_1_out_12_load_49, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2813 'mux' 'tmp_184' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2814 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_50 = load float* %conv_1_out_1_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2814 'load' 'conv_1_out_1_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2815 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_50 = load float* %conv_1_out_2_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2815 'load' 'conv_1_out_2_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2816 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_50 = load float* %conv_1_out_3_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2816 'load' 'conv_1_out_3_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2817 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_50 = load float* %conv_1_out_4_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2817 'load' 'conv_1_out_4_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2818 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_50 = load float* %conv_1_out_5_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2818 'load' 'conv_1_out_5_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2819 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_50 = load float* %conv_1_out_6_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2819 'load' 'conv_1_out_6_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2820 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_50 = load float* %conv_1_out_7_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2820 'load' 'conv_1_out_7_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2821 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_50 = load float* %conv_1_out_8_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2821 'load' 'conv_1_out_8_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2822 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_50 = load float* %conv_1_out_9_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2822 'load' 'conv_1_out_9_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2823 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_50 = load float* %conv_1_out_10_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2823 'load' 'conv_1_out_10_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2824 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_50 = load float* %conv_1_out_11_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2824 'load' 'conv_1_out_11_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2825 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_50 = load float* %conv_1_out_12_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2825 'load' 'conv_1_out_12_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2826 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_50 = load float* %conv_1_out_0_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2826 'load' 'conv_1_out_0_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2827 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_51 = load float* %conv_1_out_1_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2827 'load' 'conv_1_out_1_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2828 [2/2] (3.25ns)   --->   "%conv_1_out_2_load_51 = load float* %conv_1_out_2_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2828 'load' 'conv_1_out_2_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2829 [2/2] (3.25ns)   --->   "%conv_1_out_3_load_51 = load float* %conv_1_out_3_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2829 'load' 'conv_1_out_3_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2830 [2/2] (3.25ns)   --->   "%conv_1_out_4_load_51 = load float* %conv_1_out_4_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2830 'load' 'conv_1_out_4_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2831 [2/2] (3.25ns)   --->   "%conv_1_out_5_load_51 = load float* %conv_1_out_5_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2831 'load' 'conv_1_out_5_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2832 [2/2] (3.25ns)   --->   "%conv_1_out_6_load_51 = load float* %conv_1_out_6_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2832 'load' 'conv_1_out_6_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2833 [2/2] (3.25ns)   --->   "%conv_1_out_7_load_51 = load float* %conv_1_out_7_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2833 'load' 'conv_1_out_7_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2834 [2/2] (3.25ns)   --->   "%conv_1_out_8_load_51 = load float* %conv_1_out_8_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2834 'load' 'conv_1_out_8_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2835 [2/2] (3.25ns)   --->   "%conv_1_out_9_load_51 = load float* %conv_1_out_9_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2835 'load' 'conv_1_out_9_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2836 [2/2] (3.25ns)   --->   "%conv_1_out_10_load_51 = load float* %conv_1_out_10_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2836 'load' 'conv_1_out_10_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2837 [2/2] (3.25ns)   --->   "%conv_1_out_11_load_51 = load float* %conv_1_out_11_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2837 'load' 'conv_1_out_11_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2838 [2/2] (3.25ns)   --->   "%conv_1_out_12_load_51 = load float* %conv_1_out_12_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2838 'load' 'conv_1_out_12_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2839 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_51 = load float* %conv_1_out_0_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2839 'load' 'conv_1_out_0_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_27 : Operation 2840 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_1) nounwind" [pool/pooling.cpp:37]   --->   Operation 2840 'specregionend' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_27 : Operation 2841 [1/1] (1.73ns)   --->   "%r = add i4 %select_ln28_52, 1" [pool/pooling.cpp:13]   --->   Operation 2841 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 2842 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 2842 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 8.46>
ST_28 : Operation 2843 [1/1] (0.00ns)   --->   "%bitcast_ln28_80 = bitcast float %tmp_173 to i32" [pool/pooling.cpp:28]   --->   Operation 2843 'bitcast' 'bitcast_ln28_80' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 2844 [1/1] (0.00ns)   --->   "%tmp_174 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_80, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2844 'partselect' 'tmp_174' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 2845 [1/1] (0.00ns)   --->   "%trunc_ln28_84 = trunc i32 %bitcast_ln28_80 to i23" [pool/pooling.cpp:28]   --->   Operation 2845 'trunc' 'trunc_ln28_84' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 2846 [1/1] (0.00ns)   --->   "%bitcast_ln28_81 = bitcast float %select_ln28_45 to i32" [pool/pooling.cpp:28]   --->   Operation 2846 'bitcast' 'bitcast_ln28_81' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 2847 [1/1] (0.00ns)   --->   "%tmp_175 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_81, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2847 'partselect' 'tmp_175' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 2848 [1/1] (0.00ns)   --->   "%trunc_ln28_85 = trunc i32 %bitcast_ln28_81 to i23" [pool/pooling.cpp:28]   --->   Operation 2848 'trunc' 'trunc_ln28_85' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 2849 [1/1] (1.55ns)   --->   "%icmp_ln28_160 = icmp ne i8 %tmp_174, -1" [pool/pooling.cpp:28]   --->   Operation 2849 'icmp' 'icmp_ln28_160' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2850 [1/1] (2.44ns)   --->   "%icmp_ln28_161 = icmp eq i23 %trunc_ln28_84, 0" [pool/pooling.cpp:28]   --->   Operation 2850 'icmp' 'icmp_ln28_161' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2851 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%or_ln28_80 = or i1 %icmp_ln28_161, %icmp_ln28_160" [pool/pooling.cpp:28]   --->   Operation 2851 'or' 'or_ln28_80' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2852 [1/1] (1.55ns)   --->   "%icmp_ln28_162 = icmp ne i8 %tmp_175, -1" [pool/pooling.cpp:28]   --->   Operation 2852 'icmp' 'icmp_ln28_162' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2853 [1/1] (2.44ns)   --->   "%icmp_ln28_163 = icmp eq i23 %trunc_ln28_85, 0" [pool/pooling.cpp:28]   --->   Operation 2853 'icmp' 'icmp_ln28_163' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%or_ln28_81 = or i1 %icmp_ln28_163, %icmp_ln28_162" [pool/pooling.cpp:28]   --->   Operation 2854 'or' 'or_ln28_81' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2855 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%and_ln28_80 = and i1 %or_ln28_80, %or_ln28_81" [pool/pooling.cpp:28]   --->   Operation 2855 'and' 'and_ln28_80' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2856 [1/1] (6.78ns)   --->   "%tmp_176 = fcmp ogt float %tmp_173, %select_ln28_45" [pool/pooling.cpp:28]   --->   Operation 2856 'fcmp' 'tmp_176' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2857 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_81 = and i1 %and_ln28_80, %tmp_176" [pool/pooling.cpp:28]   --->   Operation 2857 'and' 'and_ln28_81' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2858 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_46 = select i1 %and_ln28_81, float %tmp_173, float %select_ln28_45" [pool/pooling.cpp:28]   --->   Operation 2858 'select' 'select_ln28_46' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2859 [1/1] (0.00ns)   --->   "%bitcast_ln28_85 = bitcast float %tmp_184 to i32" [pool/pooling.cpp:28]   --->   Operation 2859 'bitcast' 'bitcast_ln28_85' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 2860 [1/1] (0.00ns)   --->   "%tmp_185 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_85, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2860 'partselect' 'tmp_185' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 2861 [1/1] (0.00ns)   --->   "%trunc_ln28_89 = trunc i32 %bitcast_ln28_85 to i23" [pool/pooling.cpp:28]   --->   Operation 2861 'trunc' 'trunc_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 2862 [1/1] (0.00ns)   --->   "%bitcast_ln28_86 = bitcast float %select_ln28_48 to i32" [pool/pooling.cpp:28]   --->   Operation 2862 'bitcast' 'bitcast_ln28_86' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 2863 [1/1] (0.00ns)   --->   "%tmp_186 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_86, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2863 'partselect' 'tmp_186' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 2864 [1/1] (0.00ns)   --->   "%trunc_ln28_90 = trunc i32 %bitcast_ln28_86 to i23" [pool/pooling.cpp:28]   --->   Operation 2864 'trunc' 'trunc_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_28 : Operation 2865 [1/1] (1.55ns)   --->   "%icmp_ln28_170 = icmp ne i8 %tmp_185, -1" [pool/pooling.cpp:28]   --->   Operation 2865 'icmp' 'icmp_ln28_170' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2866 [1/1] (2.44ns)   --->   "%icmp_ln28_171 = icmp eq i23 %trunc_ln28_89, 0" [pool/pooling.cpp:28]   --->   Operation 2866 'icmp' 'icmp_ln28_171' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2867 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%or_ln28_85 = or i1 %icmp_ln28_171, %icmp_ln28_170" [pool/pooling.cpp:28]   --->   Operation 2867 'or' 'or_ln28_85' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2868 [1/1] (1.55ns)   --->   "%icmp_ln28_172 = icmp ne i8 %tmp_186, -1" [pool/pooling.cpp:28]   --->   Operation 2868 'icmp' 'icmp_ln28_172' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2869 [1/1] (2.44ns)   --->   "%icmp_ln28_173 = icmp eq i23 %trunc_ln28_90, 0" [pool/pooling.cpp:28]   --->   Operation 2869 'icmp' 'icmp_ln28_173' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2870 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%or_ln28_86 = or i1 %icmp_ln28_173, %icmp_ln28_172" [pool/pooling.cpp:28]   --->   Operation 2870 'or' 'or_ln28_86' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2871 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%and_ln28_85 = and i1 %or_ln28_85, %or_ln28_86" [pool/pooling.cpp:28]   --->   Operation 2871 'and' 'and_ln28_85' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2872 [1/1] (6.78ns)   --->   "%tmp_187 = fcmp ogt float %tmp_184, %select_ln28_48" [pool/pooling.cpp:28]   --->   Operation 2872 'fcmp' 'tmp_187' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2873 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_86 = and i1 %and_ln28_85, %tmp_187" [pool/pooling.cpp:28]   --->   Operation 2873 'and' 'and_ln28_86' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2874 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_49 = select i1 %and_ln28_86, float %tmp_184, float %select_ln28_48" [pool/pooling.cpp:28]   --->   Operation 2874 'select' 'select_ln28_49' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 2875 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_50 = load float* %conv_1_out_1_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2875 'load' 'conv_1_out_1_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2876 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_50 = load float* %conv_1_out_2_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2876 'load' 'conv_1_out_2_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2877 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_50 = load float* %conv_1_out_3_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2877 'load' 'conv_1_out_3_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2878 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_50 = load float* %conv_1_out_4_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2878 'load' 'conv_1_out_4_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2879 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_50 = load float* %conv_1_out_5_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2879 'load' 'conv_1_out_5_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2880 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_50 = load float* %conv_1_out_6_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2880 'load' 'conv_1_out_6_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2881 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_50 = load float* %conv_1_out_7_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2881 'load' 'conv_1_out_7_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2882 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_50 = load float* %conv_1_out_8_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2882 'load' 'conv_1_out_8_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2883 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_50 = load float* %conv_1_out_9_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2883 'load' 'conv_1_out_9_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2884 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_50 = load float* %conv_1_out_10_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2884 'load' 'conv_1_out_10_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2885 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_50 = load float* %conv_1_out_11_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2885 'load' 'conv_1_out_11_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2886 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_50 = load float* %conv_1_out_12_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2886 'load' 'conv_1_out_12_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2887 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_50 = load float* %conv_1_out_0_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 2887 'load' 'conv_1_out_0_load_50' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2888 [1/1] (2.60ns)   --->   "%tmp_188 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_50, float %conv_1_out_2_load_50, float %conv_1_out_3_load_50, float %conv_1_out_4_load_50, float %conv_1_out_5_load_50, float %conv_1_out_6_load_50, float %conv_1_out_7_load_50, float %conv_1_out_8_load_50, float %conv_1_out_9_load_50, float %conv_1_out_10_load_50, float %conv_1_out_11_load_50, float %conv_1_out_12_load_50, float %conv_1_out_0_load_50, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2888 'mux' 'tmp_188' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2889 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_51 = load float* %conv_1_out_1_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2889 'load' 'conv_1_out_1_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2890 [1/2] (3.25ns)   --->   "%conv_1_out_2_load_51 = load float* %conv_1_out_2_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2890 'load' 'conv_1_out_2_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2891 [1/2] (3.25ns)   --->   "%conv_1_out_3_load_51 = load float* %conv_1_out_3_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2891 'load' 'conv_1_out_3_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2892 [1/2] (3.25ns)   --->   "%conv_1_out_4_load_51 = load float* %conv_1_out_4_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2892 'load' 'conv_1_out_4_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2893 [1/2] (3.25ns)   --->   "%conv_1_out_5_load_51 = load float* %conv_1_out_5_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2893 'load' 'conv_1_out_5_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2894 [1/2] (3.25ns)   --->   "%conv_1_out_6_load_51 = load float* %conv_1_out_6_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2894 'load' 'conv_1_out_6_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2895 [1/2] (3.25ns)   --->   "%conv_1_out_7_load_51 = load float* %conv_1_out_7_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2895 'load' 'conv_1_out_7_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2896 [1/2] (3.25ns)   --->   "%conv_1_out_8_load_51 = load float* %conv_1_out_8_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2896 'load' 'conv_1_out_8_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2897 [1/2] (3.25ns)   --->   "%conv_1_out_9_load_51 = load float* %conv_1_out_9_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2897 'load' 'conv_1_out_9_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2898 [1/2] (3.25ns)   --->   "%conv_1_out_10_load_51 = load float* %conv_1_out_10_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2898 'load' 'conv_1_out_10_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2899 [1/2] (3.25ns)   --->   "%conv_1_out_11_load_51 = load float* %conv_1_out_11_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2899 'load' 'conv_1_out_11_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2900 [1/2] (3.25ns)   --->   "%conv_1_out_12_load_51 = load float* %conv_1_out_12_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2900 'load' 'conv_1_out_12_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2901 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_51 = load float* %conv_1_out_0_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 2901 'load' 'conv_1_out_0_load_51' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_28 : Operation 2902 [1/1] (2.60ns)   --->   "%tmp_192 = call float @_ssdm_op_Mux.ap_auto.13float.i32(float %conv_1_out_1_load_51, float %conv_1_out_2_load_51, float %conv_1_out_3_load_51, float %conv_1_out_4_load_51, float %conv_1_out_5_load_51, float %conv_1_out_6_load_51, float %conv_1_out_7_load_51, float %conv_1_out_8_load_51, float %conv_1_out_9_load_51, float %conv_1_out_10_load_51, float %conv_1_out_11_load_51, float %conv_1_out_12_load_51, float %conv_1_out_0_load_51, i32 %zext_ln28_1)" [pool/pooling.cpp:28]   --->   Operation 2902 'mux' 'tmp_192' <Predicate = (!icmp_ln10)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 11.7>
ST_29 : Operation 2903 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %select_ln28_53 to i64" [pool/pooling.cpp:28]   --->   Operation 2903 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2904 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln28" [pool/pooling.cpp:35]   --->   Operation 2904 'getelementptr' 'max_pool_1_out_0_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2905 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln28" [pool/pooling.cpp:35]   --->   Operation 2905 'getelementptr' 'max_pool_1_out_1_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2906 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %zext_ln28" [pool/pooling.cpp:35]   --->   Operation 2906 'getelementptr' 'max_pool_1_out_2_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2907 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_ad = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %zext_ln28" [pool/pooling.cpp:35]   --->   Operation 2907 'getelementptr' 'max_pool_1_out_3_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2908 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_ad = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %zext_ln28" [pool/pooling.cpp:35]   --->   Operation 2908 'getelementptr' 'max_pool_1_out_4_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2909 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_ad = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %zext_ln28" [pool/pooling.cpp:35]   --->   Operation 2909 'getelementptr' 'max_pool_1_out_5_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2910 [1/1] (0.00ns)   --->   "%max_pool_1_out_6_ad = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %zext_ln28" [pool/pooling.cpp:35]   --->   Operation 2910 'getelementptr' 'max_pool_1_out_6_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2911 [1/1] (0.00ns)   --->   "%max_pool_1_out_7_ad = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %zext_ln28" [pool/pooling.cpp:35]   --->   Operation 2911 'getelementptr' 'max_pool_1_out_7_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2912 [1/1] (0.00ns)   --->   "%max_pool_1_out_8_ad = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %zext_ln28" [pool/pooling.cpp:35]   --->   Operation 2912 'getelementptr' 'max_pool_1_out_8_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2913 [1/1] (0.00ns)   --->   "%max_pool_1_out_9_ad = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %zext_ln28" [pool/pooling.cpp:35]   --->   Operation 2913 'getelementptr' 'max_pool_1_out_9_ad' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2914 [1/1] (0.00ns)   --->   "%max_pool_1_out_10_a = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %zext_ln28" [pool/pooling.cpp:35]   --->   Operation 2914 'getelementptr' 'max_pool_1_out_10_a' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2915 [1/1] (0.00ns)   --->   "%max_pool_1_out_11_a = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %zext_ln28" [pool/pooling.cpp:35]   --->   Operation 2915 'getelementptr' 'max_pool_1_out_11_a' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2916 [1/1] (0.00ns)   --->   "%max_pool_1_out_12_a = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %zext_ln28" [pool/pooling.cpp:35]   --->   Operation 2916 'getelementptr' 'max_pool_1_out_12_a' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2917 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %tmp_12 to i32" [pool/pooling.cpp:28]   --->   Operation 2917 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2918 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2918 'partselect' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2919 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = trunc i32 %bitcast_ln28_5 to i23" [pool/pooling.cpp:28]   --->   Operation 2919 'trunc' 'trunc_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2920 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %select_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 2920 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2921 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2921 'partselect' 'tmp_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2922 [1/1] (0.00ns)   --->   "%trunc_ln28_10 = trunc i32 %bitcast_ln28_6 to i23" [pool/pooling.cpp:28]   --->   Operation 2922 'trunc' 'trunc_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2923 [1/1] (1.55ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_13, -1" [pool/pooling.cpp:28]   --->   Operation 2923 'icmp' 'icmp_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2924 [1/1] (2.44ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_9, 0" [pool/pooling.cpp:28]   --->   Operation 2924 'icmp' 'icmp_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2925 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pool/pooling.cpp:28]   --->   Operation 2925 'or' 'or_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2926 [1/1] (1.55ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_14, -1" [pool/pooling.cpp:28]   --->   Operation 2926 'icmp' 'icmp_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2927 [1/1] (2.44ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_10, 0" [pool/pooling.cpp:28]   --->   Operation 2927 'icmp' 'icmp_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pool/pooling.cpp:28]   --->   Operation 2928 'or' 'or_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2929 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6" [pool/pooling.cpp:28]   --->   Operation 2929 'and' 'and_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2930 [1/1] (6.78ns)   --->   "%tmp_15 = fcmp ogt float %tmp_12, %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 2930 'fcmp' 'tmp_15' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2931 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, %tmp_15" [pool/pooling.cpp:28]   --->   Operation 2931 'and' 'and_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2932 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, float %tmp_12, float %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 2932 'select' 'select_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2933 [1/1] (0.00ns)   --->   "%bitcast_ln28_87 = bitcast float %tmp_188 to i32" [pool/pooling.cpp:28]   --->   Operation 2933 'bitcast' 'bitcast_ln28_87' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2934 [1/1] (0.00ns)   --->   "%tmp_189 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_87, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2934 'partselect' 'tmp_189' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2935 [1/1] (0.00ns)   --->   "%trunc_ln28_91 = trunc i32 %bitcast_ln28_87 to i23" [pool/pooling.cpp:28]   --->   Operation 2935 'trunc' 'trunc_ln28_91' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2936 [1/1] (0.00ns)   --->   "%bitcast_ln28_88 = bitcast float %select_ln28_49 to i32" [pool/pooling.cpp:28]   --->   Operation 2936 'bitcast' 'bitcast_ln28_88' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2937 [1/1] (0.00ns)   --->   "%tmp_190 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_88, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2937 'partselect' 'tmp_190' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2938 [1/1] (0.00ns)   --->   "%trunc_ln28_92 = trunc i32 %bitcast_ln28_88 to i23" [pool/pooling.cpp:28]   --->   Operation 2938 'trunc' 'trunc_ln28_92' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_29 : Operation 2939 [1/1] (1.55ns)   --->   "%icmp_ln28_174 = icmp ne i8 %tmp_189, -1" [pool/pooling.cpp:28]   --->   Operation 2939 'icmp' 'icmp_ln28_174' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2940 [1/1] (2.44ns)   --->   "%icmp_ln28_175 = icmp eq i23 %trunc_ln28_91, 0" [pool/pooling.cpp:28]   --->   Operation 2940 'icmp' 'icmp_ln28_175' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2941 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%or_ln28_87 = or i1 %icmp_ln28_175, %icmp_ln28_174" [pool/pooling.cpp:28]   --->   Operation 2941 'or' 'or_ln28_87' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2942 [1/1] (1.55ns)   --->   "%icmp_ln28_176 = icmp ne i8 %tmp_190, -1" [pool/pooling.cpp:28]   --->   Operation 2942 'icmp' 'icmp_ln28_176' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2943 [1/1] (2.44ns)   --->   "%icmp_ln28_177 = icmp eq i23 %trunc_ln28_92, 0" [pool/pooling.cpp:28]   --->   Operation 2943 'icmp' 'icmp_ln28_177' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%or_ln28_88 = or i1 %icmp_ln28_177, %icmp_ln28_176" [pool/pooling.cpp:28]   --->   Operation 2944 'or' 'or_ln28_88' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2945 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%and_ln28_87 = and i1 %or_ln28_87, %or_ln28_88" [pool/pooling.cpp:28]   --->   Operation 2945 'and' 'and_ln28_87' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2946 [1/1] (6.78ns)   --->   "%tmp_191 = fcmp ogt float %tmp_188, %select_ln28_49" [pool/pooling.cpp:28]   --->   Operation 2946 'fcmp' 'tmp_191' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2947 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_88 = and i1 %and_ln28_87, %tmp_191" [pool/pooling.cpp:28]   --->   Operation 2947 'and' 'and_ln28_88' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2948 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_50 = select i1 %and_ln28_88, float %tmp_188, float %select_ln28_49" [pool/pooling.cpp:28]   --->   Operation 2948 'select' 'select_ln28_50' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2949 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_11_a, align 4" [pool/pooling.cpp:35]   --->   Operation 2949 'store' <Predicate = (select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_29 : Operation 2950 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_10_a, align 4" [pool/pooling.cpp:35]   --->   Operation 2950 'store' <Predicate = (select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_29 : Operation 2951 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_9_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 2951 'store' <Predicate = (select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_29 : Operation 2952 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_8_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 2952 'store' <Predicate = (select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_29 : Operation 2953 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_7_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 2953 'store' <Predicate = (select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_29 : Operation 2954 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_6_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 2954 'store' <Predicate = (select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_29 : Operation 2955 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_5_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 2955 'store' <Predicate = (select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_29 : Operation 2956 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_4_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 2956 'store' <Predicate = (select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_29 : Operation 2957 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_3_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 2957 'store' <Predicate = (select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_29 : Operation 2958 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_2_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 2958 'store' <Predicate = (select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_29 : Operation 2959 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_1_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 2959 'store' <Predicate = (select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_29 : Operation 2960 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_0_ad, align 4" [pool/pooling.cpp:35]   --->   Operation 2960 'store' <Predicate = (select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_29 : Operation 2961 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_12_a, align 4" [pool/pooling.cpp:35]   --->   Operation 2961 'store' <Predicate = (select_ln28_52 == 15) | (select_ln28_52 == 14) | (select_ln28_52 == 13) | (select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 30 <SV = 29> <Delay = 11.7>
ST_30 : Operation 2962 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i6 %select_ln28_53 to i7" [pool/pooling.cpp:35]   --->   Operation 2962 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2963 [1/1] (1.87ns)   --->   "%add_ln35 = add i7 32, %zext_ln35_3" [pool/pooling.cpp:35]   --->   Operation 2963 'add' 'add_ln35' <Predicate = (!icmp_ln10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2964 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i7 %add_ln35 to i64" [pool/pooling.cpp:35]   --->   Operation 2964 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2965 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_1 = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 2965 'getelementptr' 'max_pool_1_out_0_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2966 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %select_ln28_53)" [pool/pooling.cpp:35]   --->   Operation 2966 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2967 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_2 = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %tmp" [pool/pooling.cpp:35]   --->   Operation 2967 'getelementptr' 'max_pool_1_out_0_ad_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2968 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad_1 = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 2968 'getelementptr' 'max_pool_1_out_1_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2969 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad_2 = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %tmp" [pool/pooling.cpp:35]   --->   Operation 2969 'getelementptr' 'max_pool_1_out_1_ad_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2970 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad_1 = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 2970 'getelementptr' 'max_pool_1_out_2_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2971 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad_2 = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %tmp" [pool/pooling.cpp:35]   --->   Operation 2971 'getelementptr' 'max_pool_1_out_2_ad_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2972 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_ad_1 = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 2972 'getelementptr' 'max_pool_1_out_3_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2973 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_ad_2 = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %tmp" [pool/pooling.cpp:35]   --->   Operation 2973 'getelementptr' 'max_pool_1_out_3_ad_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2974 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_ad_1 = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 2974 'getelementptr' 'max_pool_1_out_4_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2975 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_ad_2 = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %tmp" [pool/pooling.cpp:35]   --->   Operation 2975 'getelementptr' 'max_pool_1_out_4_ad_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2976 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_ad_1 = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 2976 'getelementptr' 'max_pool_1_out_5_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2977 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_ad_2 = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %tmp" [pool/pooling.cpp:35]   --->   Operation 2977 'getelementptr' 'max_pool_1_out_5_ad_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2978 [1/1] (0.00ns)   --->   "%max_pool_1_out_6_ad_1 = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 2978 'getelementptr' 'max_pool_1_out_6_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2979 [1/1] (0.00ns)   --->   "%max_pool_1_out_6_ad_2 = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %tmp" [pool/pooling.cpp:35]   --->   Operation 2979 'getelementptr' 'max_pool_1_out_6_ad_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2980 [1/1] (0.00ns)   --->   "%max_pool_1_out_7_ad_1 = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 2980 'getelementptr' 'max_pool_1_out_7_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2981 [1/1] (0.00ns)   --->   "%max_pool_1_out_7_ad_2 = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %tmp" [pool/pooling.cpp:35]   --->   Operation 2981 'getelementptr' 'max_pool_1_out_7_ad_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2982 [1/1] (0.00ns)   --->   "%max_pool_1_out_8_ad_1 = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 2982 'getelementptr' 'max_pool_1_out_8_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2983 [1/1] (0.00ns)   --->   "%max_pool_1_out_8_ad_2 = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %tmp" [pool/pooling.cpp:35]   --->   Operation 2983 'getelementptr' 'max_pool_1_out_8_ad_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2984 [1/1] (0.00ns)   --->   "%max_pool_1_out_9_ad_1 = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 2984 'getelementptr' 'max_pool_1_out_9_ad_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2985 [1/1] (0.00ns)   --->   "%max_pool_1_out_9_ad_2 = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %tmp" [pool/pooling.cpp:35]   --->   Operation 2985 'getelementptr' 'max_pool_1_out_9_ad_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2986 [1/1] (0.00ns)   --->   "%max_pool_1_out_10_a_1 = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 2986 'getelementptr' 'max_pool_1_out_10_a_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2987 [1/1] (0.00ns)   --->   "%max_pool_1_out_10_a_2 = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %tmp" [pool/pooling.cpp:35]   --->   Operation 2987 'getelementptr' 'max_pool_1_out_10_a_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2988 [1/1] (0.00ns)   --->   "%max_pool_1_out_11_a_1 = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 2988 'getelementptr' 'max_pool_1_out_11_a_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2989 [1/1] (0.00ns)   --->   "%max_pool_1_out_11_a_2 = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %tmp" [pool/pooling.cpp:35]   --->   Operation 2989 'getelementptr' 'max_pool_1_out_11_a_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2990 [1/1] (0.00ns)   --->   "%max_pool_1_out_12_a_1 = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 2990 'getelementptr' 'max_pool_1_out_12_a_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2991 [1/1] (0.00ns)   --->   "%max_pool_1_out_12_a_2 = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %tmp" [pool/pooling.cpp:35]   --->   Operation 2991 'getelementptr' 'max_pool_1_out_12_a_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2992 [1/1] (0.00ns)   --->   "%bitcast_ln28_12 = bitcast float %tmp_27 to i32" [pool/pooling.cpp:28]   --->   Operation 2992 'bitcast' 'bitcast_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2993 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_12, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2993 'partselect' 'tmp_28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2994 [1/1] (0.00ns)   --->   "%trunc_ln28_16 = trunc i32 %bitcast_ln28_12 to i23" [pool/pooling.cpp:28]   --->   Operation 2994 'trunc' 'trunc_ln28_16' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2995 [1/1] (0.00ns)   --->   "%bitcast_ln28_13 = bitcast float %select_ln28_6 to i32" [pool/pooling.cpp:28]   --->   Operation 2995 'bitcast' 'bitcast_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2996 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_13, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 2996 'partselect' 'tmp_29' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2997 [1/1] (0.00ns)   --->   "%trunc_ln28_17 = trunc i32 %bitcast_ln28_13 to i23" [pool/pooling.cpp:28]   --->   Operation 2997 'trunc' 'trunc_ln28_17' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 2998 [1/1] (1.55ns)   --->   "%icmp_ln28_24 = icmp ne i8 %tmp_28, -1" [pool/pooling.cpp:28]   --->   Operation 2998 'icmp' 'icmp_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2999 [1/1] (2.44ns)   --->   "%icmp_ln28_25 = icmp eq i23 %trunc_ln28_16, 0" [pool/pooling.cpp:28]   --->   Operation 2999 'icmp' 'icmp_ln28_25' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_12 = or i1 %icmp_ln28_25, %icmp_ln28_24" [pool/pooling.cpp:28]   --->   Operation 3000 'or' 'or_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3001 [1/1] (1.55ns)   --->   "%icmp_ln28_26 = icmp ne i8 %tmp_29, -1" [pool/pooling.cpp:28]   --->   Operation 3001 'icmp' 'icmp_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3002 [1/1] (2.44ns)   --->   "%icmp_ln28_27 = icmp eq i23 %trunc_ln28_17, 0" [pool/pooling.cpp:28]   --->   Operation 3002 'icmp' 'icmp_ln28_27' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3003 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_13 = or i1 %icmp_ln28_27, %icmp_ln28_26" [pool/pooling.cpp:28]   --->   Operation 3003 'or' 'or_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3004 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%and_ln28_12 = and i1 %or_ln28_12, %or_ln28_13" [pool/pooling.cpp:28]   --->   Operation 3004 'and' 'and_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3005 [1/1] (6.78ns)   --->   "%tmp_30 = fcmp ogt float %tmp_27, %select_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3005 'fcmp' 'tmp_30' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3006 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_13 = and i1 %and_ln28_12, %tmp_30" [pool/pooling.cpp:28]   --->   Operation 3006 'and' 'and_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3007 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_7 = select i1 %and_ln28_13, float %tmp_27, float %select_ln28_6" [pool/pooling.cpp:28]   --->   Operation 3007 'select' 'select_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3008 [1/1] (0.00ns)   --->   "%bitcast_ln28_19 = bitcast float %tmp_42 to i32" [pool/pooling.cpp:28]   --->   Operation 3008 'bitcast' 'bitcast_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 3009 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_19, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3009 'partselect' 'tmp_43' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 3010 [1/1] (0.00ns)   --->   "%trunc_ln28_23 = trunc i32 %bitcast_ln28_19 to i23" [pool/pooling.cpp:28]   --->   Operation 3010 'trunc' 'trunc_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 3011 [1/1] (0.00ns)   --->   "%bitcast_ln28_20 = bitcast float %select_ln28_10 to i32" [pool/pooling.cpp:28]   --->   Operation 3011 'bitcast' 'bitcast_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 3012 [1/1] (0.00ns)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_20, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3012 'partselect' 'tmp_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 3013 [1/1] (0.00ns)   --->   "%trunc_ln28_24 = trunc i32 %bitcast_ln28_20 to i23" [pool/pooling.cpp:28]   --->   Operation 3013 'trunc' 'trunc_ln28_24' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_30 : Operation 3014 [1/1] (1.55ns)   --->   "%icmp_ln28_38 = icmp ne i8 %tmp_43, -1" [pool/pooling.cpp:28]   --->   Operation 3014 'icmp' 'icmp_ln28_38' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3015 [1/1] (2.44ns)   --->   "%icmp_ln28_39 = icmp eq i23 %trunc_ln28_23, 0" [pool/pooling.cpp:28]   --->   Operation 3015 'icmp' 'icmp_ln28_39' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%or_ln28_19 = or i1 %icmp_ln28_39, %icmp_ln28_38" [pool/pooling.cpp:28]   --->   Operation 3016 'or' 'or_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3017 [1/1] (1.55ns)   --->   "%icmp_ln28_40 = icmp ne i8 %tmp_44, -1" [pool/pooling.cpp:28]   --->   Operation 3017 'icmp' 'icmp_ln28_40' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3018 [1/1] (2.44ns)   --->   "%icmp_ln28_41 = icmp eq i23 %trunc_ln28_24, 0" [pool/pooling.cpp:28]   --->   Operation 3018 'icmp' 'icmp_ln28_41' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3019 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%or_ln28_20 = or i1 %icmp_ln28_41, %icmp_ln28_40" [pool/pooling.cpp:28]   --->   Operation 3019 'or' 'or_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3020 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%and_ln28_19 = and i1 %or_ln28_19, %or_ln28_20" [pool/pooling.cpp:28]   --->   Operation 3020 'and' 'and_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3021 [1/1] (6.78ns)   --->   "%tmp_45 = fcmp ogt float %tmp_42, %select_ln28_10" [pool/pooling.cpp:28]   --->   Operation 3021 'fcmp' 'tmp_45' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3022 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_20 = and i1 %and_ln28_19, %tmp_45" [pool/pooling.cpp:28]   --->   Operation 3022 'and' 'and_ln28_20' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 3023 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_11 = select i1 %and_ln28_20, float %tmp_42, float %select_ln28_10" [pool/pooling.cpp:28]   --->   Operation 3023 'select' 'select_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 3024 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_11_a_1, align 4" [pool/pooling.cpp:35]   --->   Operation 3024 'store' <Predicate = (select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3025 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_11_a_2, align 4" [pool/pooling.cpp:35]   --->   Operation 3025 'store' <Predicate = (select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3026 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_10_a_1, align 4" [pool/pooling.cpp:35]   --->   Operation 3026 'store' <Predicate = (select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3027 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_10_a_2, align 4" [pool/pooling.cpp:35]   --->   Operation 3027 'store' <Predicate = (select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3028 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_9_ad_1, align 4" [pool/pooling.cpp:35]   --->   Operation 3028 'store' <Predicate = (select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3029 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_9_ad_2, align 4" [pool/pooling.cpp:35]   --->   Operation 3029 'store' <Predicate = (select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3030 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_8_ad_1, align 4" [pool/pooling.cpp:35]   --->   Operation 3030 'store' <Predicate = (select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3031 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_8_ad_2, align 4" [pool/pooling.cpp:35]   --->   Operation 3031 'store' <Predicate = (select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3032 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_7_ad_1, align 4" [pool/pooling.cpp:35]   --->   Operation 3032 'store' <Predicate = (select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3033 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_7_ad_2, align 4" [pool/pooling.cpp:35]   --->   Operation 3033 'store' <Predicate = (select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3034 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_6_ad_1, align 4" [pool/pooling.cpp:35]   --->   Operation 3034 'store' <Predicate = (select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3035 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_6_ad_2, align 4" [pool/pooling.cpp:35]   --->   Operation 3035 'store' <Predicate = (select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3036 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_5_ad_1, align 4" [pool/pooling.cpp:35]   --->   Operation 3036 'store' <Predicate = (select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3037 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_5_ad_2, align 4" [pool/pooling.cpp:35]   --->   Operation 3037 'store' <Predicate = (select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3038 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_4_ad_1, align 4" [pool/pooling.cpp:35]   --->   Operation 3038 'store' <Predicate = (select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3039 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_4_ad_2, align 4" [pool/pooling.cpp:35]   --->   Operation 3039 'store' <Predicate = (select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3040 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_3_ad_1, align 4" [pool/pooling.cpp:35]   --->   Operation 3040 'store' <Predicate = (select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3041 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_3_ad_2, align 4" [pool/pooling.cpp:35]   --->   Operation 3041 'store' <Predicate = (select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3042 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_2_ad_1, align 4" [pool/pooling.cpp:35]   --->   Operation 3042 'store' <Predicate = (select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3043 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_2_ad_2, align 4" [pool/pooling.cpp:35]   --->   Operation 3043 'store' <Predicate = (select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3044 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_1_ad_1, align 4" [pool/pooling.cpp:35]   --->   Operation 3044 'store' <Predicate = (select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3045 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_1_ad_2, align 4" [pool/pooling.cpp:35]   --->   Operation 3045 'store' <Predicate = (select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3046 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_0_ad_1, align 4" [pool/pooling.cpp:35]   --->   Operation 3046 'store' <Predicate = (select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3047 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_0_ad_2, align 4" [pool/pooling.cpp:35]   --->   Operation 3047 'store' <Predicate = (select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3048 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_12_a_1, align 4" [pool/pooling.cpp:35]   --->   Operation 3048 'store' <Predicate = (select_ln28_52 == 15) | (select_ln28_52 == 14) | (select_ln28_52 == 13) | (select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_30 : Operation 3049 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_12_a_2, align 4" [pool/pooling.cpp:35]   --->   Operation 3049 'store' <Predicate = (select_ln28_52 == 15) | (select_ln28_52 == 14) | (select_ln28_52 == 13) | (select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 31 <SV = 30> <Delay = 11.7>
ST_31 : Operation 3050 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i6 %select_ln28_53 to i8" [pool/pooling.cpp:35]   --->   Operation 3050 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3051 [1/1] (1.91ns)   --->   "%add_ln35_1 = add i8 96, %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 3051 'add' 'add_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3052 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i8 %add_ln35_1 to i64" [pool/pooling.cpp:35]   --->   Operation 3052 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3053 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_3 = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 3053 'getelementptr' 'max_pool_1_out_0_ad_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3054 [1/1] (0.00ns)   --->   "%tmp_196 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 2, i6 %select_ln28_53)" [pool/pooling.cpp:35]   --->   Operation 3054 'bitconcatenate' 'tmp_196' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3055 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_4 = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %tmp_196" [pool/pooling.cpp:35]   --->   Operation 3055 'getelementptr' 'max_pool_1_out_0_ad_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3056 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad_3 = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 3056 'getelementptr' 'max_pool_1_out_1_ad_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3057 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad_4 = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %tmp_196" [pool/pooling.cpp:35]   --->   Operation 3057 'getelementptr' 'max_pool_1_out_1_ad_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3058 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad_3 = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 3058 'getelementptr' 'max_pool_1_out_2_ad_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3059 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad_4 = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %tmp_196" [pool/pooling.cpp:35]   --->   Operation 3059 'getelementptr' 'max_pool_1_out_2_ad_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3060 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_ad_3 = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 3060 'getelementptr' 'max_pool_1_out_3_ad_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3061 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_ad_4 = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %tmp_196" [pool/pooling.cpp:35]   --->   Operation 3061 'getelementptr' 'max_pool_1_out_3_ad_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3062 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_ad_3 = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 3062 'getelementptr' 'max_pool_1_out_4_ad_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3063 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_ad_4 = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %tmp_196" [pool/pooling.cpp:35]   --->   Operation 3063 'getelementptr' 'max_pool_1_out_4_ad_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3064 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_ad_3 = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 3064 'getelementptr' 'max_pool_1_out_5_ad_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3065 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_ad_4 = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %tmp_196" [pool/pooling.cpp:35]   --->   Operation 3065 'getelementptr' 'max_pool_1_out_5_ad_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3066 [1/1] (0.00ns)   --->   "%max_pool_1_out_6_ad_3 = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 3066 'getelementptr' 'max_pool_1_out_6_ad_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3067 [1/1] (0.00ns)   --->   "%max_pool_1_out_6_ad_4 = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %tmp_196" [pool/pooling.cpp:35]   --->   Operation 3067 'getelementptr' 'max_pool_1_out_6_ad_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3068 [1/1] (0.00ns)   --->   "%max_pool_1_out_7_ad_3 = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 3068 'getelementptr' 'max_pool_1_out_7_ad_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3069 [1/1] (0.00ns)   --->   "%max_pool_1_out_7_ad_4 = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %tmp_196" [pool/pooling.cpp:35]   --->   Operation 3069 'getelementptr' 'max_pool_1_out_7_ad_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3070 [1/1] (0.00ns)   --->   "%max_pool_1_out_8_ad_3 = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 3070 'getelementptr' 'max_pool_1_out_8_ad_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3071 [1/1] (0.00ns)   --->   "%max_pool_1_out_8_ad_4 = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %tmp_196" [pool/pooling.cpp:35]   --->   Operation 3071 'getelementptr' 'max_pool_1_out_8_ad_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3072 [1/1] (0.00ns)   --->   "%max_pool_1_out_9_ad_3 = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 3072 'getelementptr' 'max_pool_1_out_9_ad_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3073 [1/1] (0.00ns)   --->   "%max_pool_1_out_9_ad_4 = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %tmp_196" [pool/pooling.cpp:35]   --->   Operation 3073 'getelementptr' 'max_pool_1_out_9_ad_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3074 [1/1] (0.00ns)   --->   "%max_pool_1_out_10_a_3 = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 3074 'getelementptr' 'max_pool_1_out_10_a_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3075 [1/1] (0.00ns)   --->   "%max_pool_1_out_10_a_4 = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %tmp_196" [pool/pooling.cpp:35]   --->   Operation 3075 'getelementptr' 'max_pool_1_out_10_a_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3076 [1/1] (0.00ns)   --->   "%max_pool_1_out_11_a_3 = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 3076 'getelementptr' 'max_pool_1_out_11_a_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3077 [1/1] (0.00ns)   --->   "%max_pool_1_out_11_a_4 = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %tmp_196" [pool/pooling.cpp:35]   --->   Operation 3077 'getelementptr' 'max_pool_1_out_11_a_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3078 [1/1] (0.00ns)   --->   "%max_pool_1_out_12_a_3 = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 3078 'getelementptr' 'max_pool_1_out_12_a_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3079 [1/1] (0.00ns)   --->   "%max_pool_1_out_12_a_4 = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %tmp_196" [pool/pooling.cpp:35]   --->   Operation 3079 'getelementptr' 'max_pool_1_out_12_a_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3080 [1/1] (0.00ns)   --->   "%bitcast_ln28_26 = bitcast float %tmp_57 to i32" [pool/pooling.cpp:28]   --->   Operation 3080 'bitcast' 'bitcast_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3081 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_26, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3081 'partselect' 'tmp_58' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3082 [1/1] (0.00ns)   --->   "%trunc_ln28_30 = trunc i32 %bitcast_ln28_26 to i23" [pool/pooling.cpp:28]   --->   Operation 3082 'trunc' 'trunc_ln28_30' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3083 [1/1] (0.00ns)   --->   "%bitcast_ln28_27 = bitcast float %select_ln28_14 to i32" [pool/pooling.cpp:28]   --->   Operation 3083 'bitcast' 'bitcast_ln28_27' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3084 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_27, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3084 'partselect' 'tmp_59' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3085 [1/1] (0.00ns)   --->   "%trunc_ln28_31 = trunc i32 %bitcast_ln28_27 to i23" [pool/pooling.cpp:28]   --->   Operation 3085 'trunc' 'trunc_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3086 [1/1] (1.55ns)   --->   "%icmp_ln28_52 = icmp ne i8 %tmp_58, -1" [pool/pooling.cpp:28]   --->   Operation 3086 'icmp' 'icmp_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3087 [1/1] (2.44ns)   --->   "%icmp_ln28_53 = icmp eq i23 %trunc_ln28_30, 0" [pool/pooling.cpp:28]   --->   Operation 3087 'icmp' 'icmp_ln28_53' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3088 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%or_ln28_26 = or i1 %icmp_ln28_53, %icmp_ln28_52" [pool/pooling.cpp:28]   --->   Operation 3088 'or' 'or_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3089 [1/1] (1.55ns)   --->   "%icmp_ln28_54 = icmp ne i8 %tmp_59, -1" [pool/pooling.cpp:28]   --->   Operation 3089 'icmp' 'icmp_ln28_54' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3090 [1/1] (2.44ns)   --->   "%icmp_ln28_55 = icmp eq i23 %trunc_ln28_31, 0" [pool/pooling.cpp:28]   --->   Operation 3090 'icmp' 'icmp_ln28_55' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3091 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%or_ln28_27 = or i1 %icmp_ln28_55, %icmp_ln28_54" [pool/pooling.cpp:28]   --->   Operation 3091 'or' 'or_ln28_27' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3092 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%and_ln28_26 = and i1 %or_ln28_26, %or_ln28_27" [pool/pooling.cpp:28]   --->   Operation 3092 'and' 'and_ln28_26' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3093 [1/1] (6.78ns)   --->   "%tmp_60 = fcmp ogt float %tmp_57, %select_ln28_14" [pool/pooling.cpp:28]   --->   Operation 3093 'fcmp' 'tmp_60' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3094 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_27 = and i1 %and_ln28_26, %tmp_60" [pool/pooling.cpp:28]   --->   Operation 3094 'and' 'and_ln28_27' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3095 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_15 = select i1 %and_ln28_27, float %tmp_57, float %select_ln28_14" [pool/pooling.cpp:28]   --->   Operation 3095 'select' 'select_ln28_15' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3096 [1/1] (0.00ns)   --->   "%bitcast_ln28_33 = bitcast float %tmp_72 to i32" [pool/pooling.cpp:28]   --->   Operation 3096 'bitcast' 'bitcast_ln28_33' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3097 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_33, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3097 'partselect' 'tmp_73' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3098 [1/1] (0.00ns)   --->   "%trunc_ln28_37 = trunc i32 %bitcast_ln28_33 to i23" [pool/pooling.cpp:28]   --->   Operation 3098 'trunc' 'trunc_ln28_37' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3099 [1/1] (0.00ns)   --->   "%bitcast_ln28_34 = bitcast float %select_ln28_18 to i32" [pool/pooling.cpp:28]   --->   Operation 3099 'bitcast' 'bitcast_ln28_34' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3100 [1/1] (0.00ns)   --->   "%tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_34, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3100 'partselect' 'tmp_74' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3101 [1/1] (0.00ns)   --->   "%trunc_ln28_38 = trunc i32 %bitcast_ln28_34 to i23" [pool/pooling.cpp:28]   --->   Operation 3101 'trunc' 'trunc_ln28_38' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_31 : Operation 3102 [1/1] (1.55ns)   --->   "%icmp_ln28_66 = icmp ne i8 %tmp_73, -1" [pool/pooling.cpp:28]   --->   Operation 3102 'icmp' 'icmp_ln28_66' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3103 [1/1] (2.44ns)   --->   "%icmp_ln28_67 = icmp eq i23 %trunc_ln28_37, 0" [pool/pooling.cpp:28]   --->   Operation 3103 'icmp' 'icmp_ln28_67' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%or_ln28_33 = or i1 %icmp_ln28_67, %icmp_ln28_66" [pool/pooling.cpp:28]   --->   Operation 3104 'or' 'or_ln28_33' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3105 [1/1] (1.55ns)   --->   "%icmp_ln28_68 = icmp ne i8 %tmp_74, -1" [pool/pooling.cpp:28]   --->   Operation 3105 'icmp' 'icmp_ln28_68' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3106 [1/1] (2.44ns)   --->   "%icmp_ln28_69 = icmp eq i23 %trunc_ln28_38, 0" [pool/pooling.cpp:28]   --->   Operation 3106 'icmp' 'icmp_ln28_69' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3107 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%or_ln28_34 = or i1 %icmp_ln28_69, %icmp_ln28_68" [pool/pooling.cpp:28]   --->   Operation 3107 'or' 'or_ln28_34' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3108 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%and_ln28_33 = and i1 %or_ln28_33, %or_ln28_34" [pool/pooling.cpp:28]   --->   Operation 3108 'and' 'and_ln28_33' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3109 [1/1] (6.78ns)   --->   "%tmp_75 = fcmp ogt float %tmp_72, %select_ln28_18" [pool/pooling.cpp:28]   --->   Operation 3109 'fcmp' 'tmp_75' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3110 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_34 = and i1 %and_ln28_33, %tmp_75" [pool/pooling.cpp:28]   --->   Operation 3110 'and' 'and_ln28_34' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 3111 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_19 = select i1 %and_ln28_34, float %tmp_72, float %select_ln28_18" [pool/pooling.cpp:28]   --->   Operation 3111 'select' 'select_ln28_19' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 3112 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_11_a_3, align 4" [pool/pooling.cpp:35]   --->   Operation 3112 'store' <Predicate = (select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3113 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_11_a_4, align 4" [pool/pooling.cpp:35]   --->   Operation 3113 'store' <Predicate = (select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3114 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_10_a_3, align 4" [pool/pooling.cpp:35]   --->   Operation 3114 'store' <Predicate = (select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3115 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_10_a_4, align 4" [pool/pooling.cpp:35]   --->   Operation 3115 'store' <Predicate = (select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3116 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_9_ad_3, align 4" [pool/pooling.cpp:35]   --->   Operation 3116 'store' <Predicate = (select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3117 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_9_ad_4, align 4" [pool/pooling.cpp:35]   --->   Operation 3117 'store' <Predicate = (select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3118 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_8_ad_3, align 4" [pool/pooling.cpp:35]   --->   Operation 3118 'store' <Predicate = (select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3119 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_8_ad_4, align 4" [pool/pooling.cpp:35]   --->   Operation 3119 'store' <Predicate = (select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3120 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_7_ad_3, align 4" [pool/pooling.cpp:35]   --->   Operation 3120 'store' <Predicate = (select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3121 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_7_ad_4, align 4" [pool/pooling.cpp:35]   --->   Operation 3121 'store' <Predicate = (select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3122 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_6_ad_3, align 4" [pool/pooling.cpp:35]   --->   Operation 3122 'store' <Predicate = (select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3123 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_6_ad_4, align 4" [pool/pooling.cpp:35]   --->   Operation 3123 'store' <Predicate = (select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3124 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_5_ad_3, align 4" [pool/pooling.cpp:35]   --->   Operation 3124 'store' <Predicate = (select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3125 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_5_ad_4, align 4" [pool/pooling.cpp:35]   --->   Operation 3125 'store' <Predicate = (select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3126 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_4_ad_3, align 4" [pool/pooling.cpp:35]   --->   Operation 3126 'store' <Predicate = (select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3127 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_4_ad_4, align 4" [pool/pooling.cpp:35]   --->   Operation 3127 'store' <Predicate = (select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3128 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_3_ad_3, align 4" [pool/pooling.cpp:35]   --->   Operation 3128 'store' <Predicate = (select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3129 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_3_ad_4, align 4" [pool/pooling.cpp:35]   --->   Operation 3129 'store' <Predicate = (select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3130 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_2_ad_3, align 4" [pool/pooling.cpp:35]   --->   Operation 3130 'store' <Predicate = (select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3131 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_2_ad_4, align 4" [pool/pooling.cpp:35]   --->   Operation 3131 'store' <Predicate = (select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3132 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_1_ad_3, align 4" [pool/pooling.cpp:35]   --->   Operation 3132 'store' <Predicate = (select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3133 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_1_ad_4, align 4" [pool/pooling.cpp:35]   --->   Operation 3133 'store' <Predicate = (select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3134 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_0_ad_3, align 4" [pool/pooling.cpp:35]   --->   Operation 3134 'store' <Predicate = (select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3135 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_0_ad_4, align 4" [pool/pooling.cpp:35]   --->   Operation 3135 'store' <Predicate = (select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3136 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_12_a_3, align 4" [pool/pooling.cpp:35]   --->   Operation 3136 'store' <Predicate = (select_ln28_52 == 15) | (select_ln28_52 == 14) | (select_ln28_52 == 13) | (select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_31 : Operation 3137 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_12_a_4, align 4" [pool/pooling.cpp:35]   --->   Operation 3137 'store' <Predicate = (select_ln28_52 == 15) | (select_ln28_52 == 14) | (select_ln28_52 == 13) | (select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 32 <SV = 31> <Delay = 11.7>
ST_32 : Operation 3138 [1/1] (1.91ns)   --->   "%add_ln35_2 = add i8 -96, %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 3138 'add' 'add_ln35_2' <Predicate = (!icmp_ln10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3139 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i8 %add_ln35_2 to i64" [pool/pooling.cpp:35]   --->   Operation 3139 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3140 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_5 = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 3140 'getelementptr' 'max_pool_1_out_0_ad_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3141 [1/1] (0.00ns)   --->   "%tmp_197 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 3, i6 %select_ln28_53)" [pool/pooling.cpp:35]   --->   Operation 3141 'bitconcatenate' 'tmp_197' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3142 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_6 = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %tmp_197" [pool/pooling.cpp:35]   --->   Operation 3142 'getelementptr' 'max_pool_1_out_0_ad_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3143 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad_5 = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 3143 'getelementptr' 'max_pool_1_out_1_ad_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3144 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad_6 = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %tmp_197" [pool/pooling.cpp:35]   --->   Operation 3144 'getelementptr' 'max_pool_1_out_1_ad_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3145 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad_5 = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 3145 'getelementptr' 'max_pool_1_out_2_ad_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3146 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad_6 = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %tmp_197" [pool/pooling.cpp:35]   --->   Operation 3146 'getelementptr' 'max_pool_1_out_2_ad_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3147 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_ad_5 = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 3147 'getelementptr' 'max_pool_1_out_3_ad_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3148 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_ad_6 = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %tmp_197" [pool/pooling.cpp:35]   --->   Operation 3148 'getelementptr' 'max_pool_1_out_3_ad_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3149 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_ad_5 = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 3149 'getelementptr' 'max_pool_1_out_4_ad_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3150 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_ad_6 = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %tmp_197" [pool/pooling.cpp:35]   --->   Operation 3150 'getelementptr' 'max_pool_1_out_4_ad_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3151 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_ad_5 = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 3151 'getelementptr' 'max_pool_1_out_5_ad_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3152 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_ad_6 = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %tmp_197" [pool/pooling.cpp:35]   --->   Operation 3152 'getelementptr' 'max_pool_1_out_5_ad_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3153 [1/1] (0.00ns)   --->   "%max_pool_1_out_6_ad_5 = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 3153 'getelementptr' 'max_pool_1_out_6_ad_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3154 [1/1] (0.00ns)   --->   "%max_pool_1_out_6_ad_6 = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %tmp_197" [pool/pooling.cpp:35]   --->   Operation 3154 'getelementptr' 'max_pool_1_out_6_ad_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3155 [1/1] (0.00ns)   --->   "%max_pool_1_out_7_ad_5 = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 3155 'getelementptr' 'max_pool_1_out_7_ad_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3156 [1/1] (0.00ns)   --->   "%max_pool_1_out_7_ad_6 = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %tmp_197" [pool/pooling.cpp:35]   --->   Operation 3156 'getelementptr' 'max_pool_1_out_7_ad_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3157 [1/1] (0.00ns)   --->   "%max_pool_1_out_8_ad_5 = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 3157 'getelementptr' 'max_pool_1_out_8_ad_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3158 [1/1] (0.00ns)   --->   "%max_pool_1_out_8_ad_6 = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %tmp_197" [pool/pooling.cpp:35]   --->   Operation 3158 'getelementptr' 'max_pool_1_out_8_ad_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3159 [1/1] (0.00ns)   --->   "%max_pool_1_out_9_ad_5 = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 3159 'getelementptr' 'max_pool_1_out_9_ad_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3160 [1/1] (0.00ns)   --->   "%max_pool_1_out_9_ad_6 = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %tmp_197" [pool/pooling.cpp:35]   --->   Operation 3160 'getelementptr' 'max_pool_1_out_9_ad_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3161 [1/1] (0.00ns)   --->   "%max_pool_1_out_10_a_5 = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 3161 'getelementptr' 'max_pool_1_out_10_a_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3162 [1/1] (0.00ns)   --->   "%max_pool_1_out_10_a_6 = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %tmp_197" [pool/pooling.cpp:35]   --->   Operation 3162 'getelementptr' 'max_pool_1_out_10_a_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3163 [1/1] (0.00ns)   --->   "%max_pool_1_out_11_a_5 = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 3163 'getelementptr' 'max_pool_1_out_11_a_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3164 [1/1] (0.00ns)   --->   "%max_pool_1_out_11_a_6 = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %tmp_197" [pool/pooling.cpp:35]   --->   Operation 3164 'getelementptr' 'max_pool_1_out_11_a_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3165 [1/1] (0.00ns)   --->   "%max_pool_1_out_12_a_5 = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 3165 'getelementptr' 'max_pool_1_out_12_a_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3166 [1/1] (0.00ns)   --->   "%max_pool_1_out_12_a_6 = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %tmp_197" [pool/pooling.cpp:35]   --->   Operation 3166 'getelementptr' 'max_pool_1_out_12_a_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3167 [1/1] (0.00ns)   --->   "%bitcast_ln28_40 = bitcast float %tmp_87 to i32" [pool/pooling.cpp:28]   --->   Operation 3167 'bitcast' 'bitcast_ln28_40' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3168 [1/1] (0.00ns)   --->   "%tmp_88 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_40, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3168 'partselect' 'tmp_88' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3169 [1/1] (0.00ns)   --->   "%trunc_ln28_44 = trunc i32 %bitcast_ln28_40 to i23" [pool/pooling.cpp:28]   --->   Operation 3169 'trunc' 'trunc_ln28_44' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3170 [1/1] (0.00ns)   --->   "%bitcast_ln28_41 = bitcast float %select_ln28_22 to i32" [pool/pooling.cpp:28]   --->   Operation 3170 'bitcast' 'bitcast_ln28_41' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3171 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_41, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3171 'partselect' 'tmp_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3172 [1/1] (0.00ns)   --->   "%trunc_ln28_45 = trunc i32 %bitcast_ln28_41 to i23" [pool/pooling.cpp:28]   --->   Operation 3172 'trunc' 'trunc_ln28_45' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3173 [1/1] (1.55ns)   --->   "%icmp_ln28_80 = icmp ne i8 %tmp_88, -1" [pool/pooling.cpp:28]   --->   Operation 3173 'icmp' 'icmp_ln28_80' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3174 [1/1] (2.44ns)   --->   "%icmp_ln28_81 = icmp eq i23 %trunc_ln28_44, 0" [pool/pooling.cpp:28]   --->   Operation 3174 'icmp' 'icmp_ln28_81' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3175 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%or_ln28_40 = or i1 %icmp_ln28_81, %icmp_ln28_80" [pool/pooling.cpp:28]   --->   Operation 3175 'or' 'or_ln28_40' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3176 [1/1] (1.55ns)   --->   "%icmp_ln28_82 = icmp ne i8 %tmp_89, -1" [pool/pooling.cpp:28]   --->   Operation 3176 'icmp' 'icmp_ln28_82' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3177 [1/1] (2.44ns)   --->   "%icmp_ln28_83 = icmp eq i23 %trunc_ln28_45, 0" [pool/pooling.cpp:28]   --->   Operation 3177 'icmp' 'icmp_ln28_83' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3178 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%or_ln28_41 = or i1 %icmp_ln28_83, %icmp_ln28_82" [pool/pooling.cpp:28]   --->   Operation 3178 'or' 'or_ln28_41' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%and_ln28_40 = and i1 %or_ln28_40, %or_ln28_41" [pool/pooling.cpp:28]   --->   Operation 3179 'and' 'and_ln28_40' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3180 [1/1] (6.78ns)   --->   "%tmp_90 = fcmp ogt float %tmp_87, %select_ln28_22" [pool/pooling.cpp:28]   --->   Operation 3180 'fcmp' 'tmp_90' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3181 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_41 = and i1 %and_ln28_40, %tmp_90" [pool/pooling.cpp:28]   --->   Operation 3181 'and' 'and_ln28_41' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3182 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_23 = select i1 %and_ln28_41, float %tmp_87, float %select_ln28_22" [pool/pooling.cpp:28]   --->   Operation 3182 'select' 'select_ln28_23' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3183 [1/1] (0.00ns)   --->   "%bitcast_ln28_47 = bitcast float %tmp_102 to i32" [pool/pooling.cpp:28]   --->   Operation 3183 'bitcast' 'bitcast_ln28_47' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3184 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_47, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3184 'partselect' 'tmp_103' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3185 [1/1] (0.00ns)   --->   "%trunc_ln28_51 = trunc i32 %bitcast_ln28_47 to i23" [pool/pooling.cpp:28]   --->   Operation 3185 'trunc' 'trunc_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3186 [1/1] (0.00ns)   --->   "%bitcast_ln28_48 = bitcast float %select_ln28_26 to i32" [pool/pooling.cpp:28]   --->   Operation 3186 'bitcast' 'bitcast_ln28_48' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3187 [1/1] (0.00ns)   --->   "%tmp_104 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_48, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3187 'partselect' 'tmp_104' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3188 [1/1] (0.00ns)   --->   "%trunc_ln28_52 = trunc i32 %bitcast_ln28_48 to i23" [pool/pooling.cpp:28]   --->   Operation 3188 'trunc' 'trunc_ln28_52' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_32 : Operation 3189 [1/1] (1.55ns)   --->   "%icmp_ln28_94 = icmp ne i8 %tmp_103, -1" [pool/pooling.cpp:28]   --->   Operation 3189 'icmp' 'icmp_ln28_94' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3190 [1/1] (2.44ns)   --->   "%icmp_ln28_95 = icmp eq i23 %trunc_ln28_51, 0" [pool/pooling.cpp:28]   --->   Operation 3190 'icmp' 'icmp_ln28_95' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%or_ln28_47 = or i1 %icmp_ln28_95, %icmp_ln28_94" [pool/pooling.cpp:28]   --->   Operation 3191 'or' 'or_ln28_47' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3192 [1/1] (1.55ns)   --->   "%icmp_ln28_96 = icmp ne i8 %tmp_104, -1" [pool/pooling.cpp:28]   --->   Operation 3192 'icmp' 'icmp_ln28_96' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3193 [1/1] (2.44ns)   --->   "%icmp_ln28_97 = icmp eq i23 %trunc_ln28_52, 0" [pool/pooling.cpp:28]   --->   Operation 3193 'icmp' 'icmp_ln28_97' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%or_ln28_48 = or i1 %icmp_ln28_97, %icmp_ln28_96" [pool/pooling.cpp:28]   --->   Operation 3194 'or' 'or_ln28_48' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3195 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%and_ln28_47 = and i1 %or_ln28_47, %or_ln28_48" [pool/pooling.cpp:28]   --->   Operation 3195 'and' 'and_ln28_47' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3196 [1/1] (6.78ns)   --->   "%tmp_105 = fcmp ogt float %tmp_102, %select_ln28_26" [pool/pooling.cpp:28]   --->   Operation 3196 'fcmp' 'tmp_105' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3197 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_48 = and i1 %and_ln28_47, %tmp_105" [pool/pooling.cpp:28]   --->   Operation 3197 'and' 'and_ln28_48' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 3198 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_27 = select i1 %and_ln28_48, float %tmp_102, float %select_ln28_26" [pool/pooling.cpp:28]   --->   Operation 3198 'select' 'select_ln28_27' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 3199 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_11_a_5, align 4" [pool/pooling.cpp:35]   --->   Operation 3199 'store' <Predicate = (select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3200 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_11_a_6, align 4" [pool/pooling.cpp:35]   --->   Operation 3200 'store' <Predicate = (select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3201 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_10_a_5, align 4" [pool/pooling.cpp:35]   --->   Operation 3201 'store' <Predicate = (select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3202 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_10_a_6, align 4" [pool/pooling.cpp:35]   --->   Operation 3202 'store' <Predicate = (select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3203 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_9_ad_5, align 4" [pool/pooling.cpp:35]   --->   Operation 3203 'store' <Predicate = (select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3204 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_9_ad_6, align 4" [pool/pooling.cpp:35]   --->   Operation 3204 'store' <Predicate = (select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3205 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_8_ad_5, align 4" [pool/pooling.cpp:35]   --->   Operation 3205 'store' <Predicate = (select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3206 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_8_ad_6, align 4" [pool/pooling.cpp:35]   --->   Operation 3206 'store' <Predicate = (select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3207 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_7_ad_5, align 4" [pool/pooling.cpp:35]   --->   Operation 3207 'store' <Predicate = (select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3208 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_7_ad_6, align 4" [pool/pooling.cpp:35]   --->   Operation 3208 'store' <Predicate = (select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3209 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_6_ad_5, align 4" [pool/pooling.cpp:35]   --->   Operation 3209 'store' <Predicate = (select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3210 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_6_ad_6, align 4" [pool/pooling.cpp:35]   --->   Operation 3210 'store' <Predicate = (select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3211 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_5_ad_5, align 4" [pool/pooling.cpp:35]   --->   Operation 3211 'store' <Predicate = (select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3212 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_5_ad_6, align 4" [pool/pooling.cpp:35]   --->   Operation 3212 'store' <Predicate = (select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3213 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_4_ad_5, align 4" [pool/pooling.cpp:35]   --->   Operation 3213 'store' <Predicate = (select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3214 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_4_ad_6, align 4" [pool/pooling.cpp:35]   --->   Operation 3214 'store' <Predicate = (select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3215 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_3_ad_5, align 4" [pool/pooling.cpp:35]   --->   Operation 3215 'store' <Predicate = (select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3216 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_3_ad_6, align 4" [pool/pooling.cpp:35]   --->   Operation 3216 'store' <Predicate = (select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3217 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_2_ad_5, align 4" [pool/pooling.cpp:35]   --->   Operation 3217 'store' <Predicate = (select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3218 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_2_ad_6, align 4" [pool/pooling.cpp:35]   --->   Operation 3218 'store' <Predicate = (select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3219 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_1_ad_5, align 4" [pool/pooling.cpp:35]   --->   Operation 3219 'store' <Predicate = (select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3220 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_1_ad_6, align 4" [pool/pooling.cpp:35]   --->   Operation 3220 'store' <Predicate = (select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3221 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_0_ad_5, align 4" [pool/pooling.cpp:35]   --->   Operation 3221 'store' <Predicate = (select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3222 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_0_ad_6, align 4" [pool/pooling.cpp:35]   --->   Operation 3222 'store' <Predicate = (select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3223 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_12_a_5, align 4" [pool/pooling.cpp:35]   --->   Operation 3223 'store' <Predicate = (select_ln28_52 == 15) | (select_ln28_52 == 14) | (select_ln28_52 == 13) | (select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_32 : Operation 3224 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_12_a_6, align 4" [pool/pooling.cpp:35]   --->   Operation 3224 'store' <Predicate = (select_ln28_52 == 15) | (select_ln28_52 == 14) | (select_ln28_52 == 13) | (select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 33 <SV = 32> <Delay = 11.7>
ST_33 : Operation 3225 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i6 %select_ln28_53 to i9" [pool/pooling.cpp:35]   --->   Operation 3225 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3226 [1/1] (1.82ns)   --->   "%add_ln35_3 = add i9 224, %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3226 'add' 'add_ln35_3' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3227 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i9 %add_ln35_3 to i64" [pool/pooling.cpp:35]   --->   Operation 3227 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3228 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_7 = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 3228 'getelementptr' 'max_pool_1_out_0_ad_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3229 [1/1] (0.00ns)   --->   "%tmp_198 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 4, i6 %select_ln28_53)" [pool/pooling.cpp:35]   --->   Operation 3229 'bitconcatenate' 'tmp_198' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3230 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_8 = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %tmp_198" [pool/pooling.cpp:35]   --->   Operation 3230 'getelementptr' 'max_pool_1_out_0_ad_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3231 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad_7 = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 3231 'getelementptr' 'max_pool_1_out_1_ad_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3232 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad_8 = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %tmp_198" [pool/pooling.cpp:35]   --->   Operation 3232 'getelementptr' 'max_pool_1_out_1_ad_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3233 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad_7 = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 3233 'getelementptr' 'max_pool_1_out_2_ad_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3234 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad_8 = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %tmp_198" [pool/pooling.cpp:35]   --->   Operation 3234 'getelementptr' 'max_pool_1_out_2_ad_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3235 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_ad_7 = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 3235 'getelementptr' 'max_pool_1_out_3_ad_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3236 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_ad_8 = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %tmp_198" [pool/pooling.cpp:35]   --->   Operation 3236 'getelementptr' 'max_pool_1_out_3_ad_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3237 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_ad_7 = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 3237 'getelementptr' 'max_pool_1_out_4_ad_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3238 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_ad_8 = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %tmp_198" [pool/pooling.cpp:35]   --->   Operation 3238 'getelementptr' 'max_pool_1_out_4_ad_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3239 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_ad_7 = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 3239 'getelementptr' 'max_pool_1_out_5_ad_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3240 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_ad_8 = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %tmp_198" [pool/pooling.cpp:35]   --->   Operation 3240 'getelementptr' 'max_pool_1_out_5_ad_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3241 [1/1] (0.00ns)   --->   "%max_pool_1_out_6_ad_7 = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 3241 'getelementptr' 'max_pool_1_out_6_ad_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3242 [1/1] (0.00ns)   --->   "%max_pool_1_out_6_ad_8 = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %tmp_198" [pool/pooling.cpp:35]   --->   Operation 3242 'getelementptr' 'max_pool_1_out_6_ad_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3243 [1/1] (0.00ns)   --->   "%max_pool_1_out_7_ad_7 = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 3243 'getelementptr' 'max_pool_1_out_7_ad_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3244 [1/1] (0.00ns)   --->   "%max_pool_1_out_7_ad_8 = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %tmp_198" [pool/pooling.cpp:35]   --->   Operation 3244 'getelementptr' 'max_pool_1_out_7_ad_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3245 [1/1] (0.00ns)   --->   "%max_pool_1_out_8_ad_7 = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 3245 'getelementptr' 'max_pool_1_out_8_ad_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3246 [1/1] (0.00ns)   --->   "%max_pool_1_out_8_ad_8 = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %tmp_198" [pool/pooling.cpp:35]   --->   Operation 3246 'getelementptr' 'max_pool_1_out_8_ad_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3247 [1/1] (0.00ns)   --->   "%max_pool_1_out_9_ad_7 = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 3247 'getelementptr' 'max_pool_1_out_9_ad_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3248 [1/1] (0.00ns)   --->   "%max_pool_1_out_9_ad_8 = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %tmp_198" [pool/pooling.cpp:35]   --->   Operation 3248 'getelementptr' 'max_pool_1_out_9_ad_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3249 [1/1] (0.00ns)   --->   "%max_pool_1_out_10_a_7 = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 3249 'getelementptr' 'max_pool_1_out_10_a_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3250 [1/1] (0.00ns)   --->   "%max_pool_1_out_10_a_8 = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %tmp_198" [pool/pooling.cpp:35]   --->   Operation 3250 'getelementptr' 'max_pool_1_out_10_a_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3251 [1/1] (0.00ns)   --->   "%max_pool_1_out_11_a_7 = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 3251 'getelementptr' 'max_pool_1_out_11_a_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3252 [1/1] (0.00ns)   --->   "%max_pool_1_out_11_a_8 = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %tmp_198" [pool/pooling.cpp:35]   --->   Operation 3252 'getelementptr' 'max_pool_1_out_11_a_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3253 [1/1] (0.00ns)   --->   "%max_pool_1_out_12_a_7 = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 3253 'getelementptr' 'max_pool_1_out_12_a_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3254 [1/1] (0.00ns)   --->   "%max_pool_1_out_12_a_8 = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %tmp_198" [pool/pooling.cpp:35]   --->   Operation 3254 'getelementptr' 'max_pool_1_out_12_a_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3255 [1/1] (0.00ns)   --->   "%bitcast_ln28_54 = bitcast float %tmp_117 to i32" [pool/pooling.cpp:28]   --->   Operation 3255 'bitcast' 'bitcast_ln28_54' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3256 [1/1] (0.00ns)   --->   "%tmp_118 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_54, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3256 'partselect' 'tmp_118' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3257 [1/1] (0.00ns)   --->   "%trunc_ln28_58 = trunc i32 %bitcast_ln28_54 to i23" [pool/pooling.cpp:28]   --->   Operation 3257 'trunc' 'trunc_ln28_58' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3258 [1/1] (0.00ns)   --->   "%bitcast_ln28_55 = bitcast float %select_ln28_30 to i32" [pool/pooling.cpp:28]   --->   Operation 3258 'bitcast' 'bitcast_ln28_55' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3259 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_55, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3259 'partselect' 'tmp_119' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3260 [1/1] (0.00ns)   --->   "%trunc_ln28_59 = trunc i32 %bitcast_ln28_55 to i23" [pool/pooling.cpp:28]   --->   Operation 3260 'trunc' 'trunc_ln28_59' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3261 [1/1] (1.55ns)   --->   "%icmp_ln28_108 = icmp ne i8 %tmp_118, -1" [pool/pooling.cpp:28]   --->   Operation 3261 'icmp' 'icmp_ln28_108' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3262 [1/1] (2.44ns)   --->   "%icmp_ln28_109 = icmp eq i23 %trunc_ln28_58, 0" [pool/pooling.cpp:28]   --->   Operation 3262 'icmp' 'icmp_ln28_109' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%or_ln28_54 = or i1 %icmp_ln28_109, %icmp_ln28_108" [pool/pooling.cpp:28]   --->   Operation 3263 'or' 'or_ln28_54' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3264 [1/1] (1.55ns)   --->   "%icmp_ln28_110 = icmp ne i8 %tmp_119, -1" [pool/pooling.cpp:28]   --->   Operation 3264 'icmp' 'icmp_ln28_110' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3265 [1/1] (2.44ns)   --->   "%icmp_ln28_111 = icmp eq i23 %trunc_ln28_59, 0" [pool/pooling.cpp:28]   --->   Operation 3265 'icmp' 'icmp_ln28_111' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3266 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%or_ln28_55 = or i1 %icmp_ln28_111, %icmp_ln28_110" [pool/pooling.cpp:28]   --->   Operation 3266 'or' 'or_ln28_55' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3267 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%and_ln28_54 = and i1 %or_ln28_54, %or_ln28_55" [pool/pooling.cpp:28]   --->   Operation 3267 'and' 'and_ln28_54' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3268 [1/1] (6.78ns)   --->   "%tmp_120 = fcmp ogt float %tmp_117, %select_ln28_30" [pool/pooling.cpp:28]   --->   Operation 3268 'fcmp' 'tmp_120' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3269 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_55 = and i1 %and_ln28_54, %tmp_120" [pool/pooling.cpp:28]   --->   Operation 3269 'and' 'and_ln28_55' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3270 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_31 = select i1 %and_ln28_55, float %tmp_117, float %select_ln28_30" [pool/pooling.cpp:28]   --->   Operation 3270 'select' 'select_ln28_31' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3271 [1/1] (0.00ns)   --->   "%bitcast_ln28_61 = bitcast float %tmp_132 to i32" [pool/pooling.cpp:28]   --->   Operation 3271 'bitcast' 'bitcast_ln28_61' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3272 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_61, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3272 'partselect' 'tmp_133' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3273 [1/1] (0.00ns)   --->   "%trunc_ln28_65 = trunc i32 %bitcast_ln28_61 to i23" [pool/pooling.cpp:28]   --->   Operation 3273 'trunc' 'trunc_ln28_65' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3274 [1/1] (0.00ns)   --->   "%bitcast_ln28_62 = bitcast float %select_ln28_34 to i32" [pool/pooling.cpp:28]   --->   Operation 3274 'bitcast' 'bitcast_ln28_62' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3275 [1/1] (0.00ns)   --->   "%tmp_134 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_62, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3275 'partselect' 'tmp_134' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3276 [1/1] (0.00ns)   --->   "%trunc_ln28_66 = trunc i32 %bitcast_ln28_62 to i23" [pool/pooling.cpp:28]   --->   Operation 3276 'trunc' 'trunc_ln28_66' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_33 : Operation 3277 [1/1] (1.55ns)   --->   "%icmp_ln28_122 = icmp ne i8 %tmp_133, -1" [pool/pooling.cpp:28]   --->   Operation 3277 'icmp' 'icmp_ln28_122' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3278 [1/1] (2.44ns)   --->   "%icmp_ln28_123 = icmp eq i23 %trunc_ln28_65, 0" [pool/pooling.cpp:28]   --->   Operation 3278 'icmp' 'icmp_ln28_123' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3279 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%or_ln28_61 = or i1 %icmp_ln28_123, %icmp_ln28_122" [pool/pooling.cpp:28]   --->   Operation 3279 'or' 'or_ln28_61' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3280 [1/1] (1.55ns)   --->   "%icmp_ln28_124 = icmp ne i8 %tmp_134, -1" [pool/pooling.cpp:28]   --->   Operation 3280 'icmp' 'icmp_ln28_124' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3281 [1/1] (2.44ns)   --->   "%icmp_ln28_125 = icmp eq i23 %trunc_ln28_66, 0" [pool/pooling.cpp:28]   --->   Operation 3281 'icmp' 'icmp_ln28_125' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3282 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%or_ln28_62 = or i1 %icmp_ln28_125, %icmp_ln28_124" [pool/pooling.cpp:28]   --->   Operation 3282 'or' 'or_ln28_62' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%and_ln28_61 = and i1 %or_ln28_61, %or_ln28_62" [pool/pooling.cpp:28]   --->   Operation 3283 'and' 'and_ln28_61' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3284 [1/1] (6.78ns)   --->   "%tmp_135 = fcmp ogt float %tmp_132, %select_ln28_34" [pool/pooling.cpp:28]   --->   Operation 3284 'fcmp' 'tmp_135' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3285 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_62 = and i1 %and_ln28_61, %tmp_135" [pool/pooling.cpp:28]   --->   Operation 3285 'and' 'and_ln28_62' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 3286 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_35 = select i1 %and_ln28_62, float %tmp_132, float %select_ln28_34" [pool/pooling.cpp:28]   --->   Operation 3286 'select' 'select_ln28_35' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 3287 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_11_a_7, align 4" [pool/pooling.cpp:35]   --->   Operation 3287 'store' <Predicate = (select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3288 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_11_a_8, align 4" [pool/pooling.cpp:35]   --->   Operation 3288 'store' <Predicate = (select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3289 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_10_a_7, align 4" [pool/pooling.cpp:35]   --->   Operation 3289 'store' <Predicate = (select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3290 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_10_a_8, align 4" [pool/pooling.cpp:35]   --->   Operation 3290 'store' <Predicate = (select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3291 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_9_ad_7, align 4" [pool/pooling.cpp:35]   --->   Operation 3291 'store' <Predicate = (select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3292 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_9_ad_8, align 4" [pool/pooling.cpp:35]   --->   Operation 3292 'store' <Predicate = (select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3293 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_8_ad_7, align 4" [pool/pooling.cpp:35]   --->   Operation 3293 'store' <Predicate = (select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3294 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_8_ad_8, align 4" [pool/pooling.cpp:35]   --->   Operation 3294 'store' <Predicate = (select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3295 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_7_ad_7, align 4" [pool/pooling.cpp:35]   --->   Operation 3295 'store' <Predicate = (select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3296 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_7_ad_8, align 4" [pool/pooling.cpp:35]   --->   Operation 3296 'store' <Predicate = (select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3297 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_6_ad_7, align 4" [pool/pooling.cpp:35]   --->   Operation 3297 'store' <Predicate = (select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3298 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_6_ad_8, align 4" [pool/pooling.cpp:35]   --->   Operation 3298 'store' <Predicate = (select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3299 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_5_ad_7, align 4" [pool/pooling.cpp:35]   --->   Operation 3299 'store' <Predicate = (select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3300 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_5_ad_8, align 4" [pool/pooling.cpp:35]   --->   Operation 3300 'store' <Predicate = (select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3301 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_4_ad_7, align 4" [pool/pooling.cpp:35]   --->   Operation 3301 'store' <Predicate = (select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3302 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_4_ad_8, align 4" [pool/pooling.cpp:35]   --->   Operation 3302 'store' <Predicate = (select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3303 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_3_ad_7, align 4" [pool/pooling.cpp:35]   --->   Operation 3303 'store' <Predicate = (select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3304 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_3_ad_8, align 4" [pool/pooling.cpp:35]   --->   Operation 3304 'store' <Predicate = (select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3305 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_2_ad_7, align 4" [pool/pooling.cpp:35]   --->   Operation 3305 'store' <Predicate = (select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3306 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_2_ad_8, align 4" [pool/pooling.cpp:35]   --->   Operation 3306 'store' <Predicate = (select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3307 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_1_ad_7, align 4" [pool/pooling.cpp:35]   --->   Operation 3307 'store' <Predicate = (select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3308 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_1_ad_8, align 4" [pool/pooling.cpp:35]   --->   Operation 3308 'store' <Predicate = (select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3309 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_0_ad_7, align 4" [pool/pooling.cpp:35]   --->   Operation 3309 'store' <Predicate = (select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3310 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_0_ad_8, align 4" [pool/pooling.cpp:35]   --->   Operation 3310 'store' <Predicate = (select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3311 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_12_a_7, align 4" [pool/pooling.cpp:35]   --->   Operation 3311 'store' <Predicate = (select_ln28_52 == 15) | (select_ln28_52 == 14) | (select_ln28_52 == 13) | (select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_33 : Operation 3312 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_12_a_8, align 4" [pool/pooling.cpp:35]   --->   Operation 3312 'store' <Predicate = (select_ln28_52 == 15) | (select_ln28_52 == 14) | (select_ln28_52 == 13) | (select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 34 <SV = 33> <Delay = 11.7>
ST_34 : Operation 3313 [1/1] (1.82ns)   --->   "%add_ln35_4 = add i9 -224, %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3313 'add' 'add_ln35_4' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3314 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i9 %add_ln35_4 to i64" [pool/pooling.cpp:35]   --->   Operation 3314 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3315 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_9 = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 3315 'getelementptr' 'max_pool_1_out_0_ad_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3316 [1/1] (0.00ns)   --->   "%tmp_199 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 5, i6 %select_ln28_53)" [pool/pooling.cpp:35]   --->   Operation 3316 'bitconcatenate' 'tmp_199' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3317 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_10 = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %tmp_199" [pool/pooling.cpp:35]   --->   Operation 3317 'getelementptr' 'max_pool_1_out_0_ad_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3318 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad_9 = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 3318 'getelementptr' 'max_pool_1_out_1_ad_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3319 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad_10 = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %tmp_199" [pool/pooling.cpp:35]   --->   Operation 3319 'getelementptr' 'max_pool_1_out_1_ad_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3320 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad_9 = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 3320 'getelementptr' 'max_pool_1_out_2_ad_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3321 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad_10 = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %tmp_199" [pool/pooling.cpp:35]   --->   Operation 3321 'getelementptr' 'max_pool_1_out_2_ad_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3322 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_ad_9 = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 3322 'getelementptr' 'max_pool_1_out_3_ad_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3323 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_ad_10 = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %tmp_199" [pool/pooling.cpp:35]   --->   Operation 3323 'getelementptr' 'max_pool_1_out_3_ad_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3324 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_ad_9 = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 3324 'getelementptr' 'max_pool_1_out_4_ad_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3325 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_ad_10 = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %tmp_199" [pool/pooling.cpp:35]   --->   Operation 3325 'getelementptr' 'max_pool_1_out_4_ad_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3326 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_ad_9 = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 3326 'getelementptr' 'max_pool_1_out_5_ad_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3327 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_ad_10 = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %tmp_199" [pool/pooling.cpp:35]   --->   Operation 3327 'getelementptr' 'max_pool_1_out_5_ad_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3328 [1/1] (0.00ns)   --->   "%max_pool_1_out_6_ad_9 = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 3328 'getelementptr' 'max_pool_1_out_6_ad_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3329 [1/1] (0.00ns)   --->   "%max_pool_1_out_6_ad_10 = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %tmp_199" [pool/pooling.cpp:35]   --->   Operation 3329 'getelementptr' 'max_pool_1_out_6_ad_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3330 [1/1] (0.00ns)   --->   "%max_pool_1_out_7_ad_9 = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 3330 'getelementptr' 'max_pool_1_out_7_ad_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3331 [1/1] (0.00ns)   --->   "%max_pool_1_out_7_ad_10 = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %tmp_199" [pool/pooling.cpp:35]   --->   Operation 3331 'getelementptr' 'max_pool_1_out_7_ad_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3332 [1/1] (0.00ns)   --->   "%max_pool_1_out_8_ad_9 = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 3332 'getelementptr' 'max_pool_1_out_8_ad_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3333 [1/1] (0.00ns)   --->   "%max_pool_1_out_8_ad_10 = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %tmp_199" [pool/pooling.cpp:35]   --->   Operation 3333 'getelementptr' 'max_pool_1_out_8_ad_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3334 [1/1] (0.00ns)   --->   "%max_pool_1_out_9_ad_9 = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 3334 'getelementptr' 'max_pool_1_out_9_ad_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3335 [1/1] (0.00ns)   --->   "%max_pool_1_out_9_ad_10 = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %tmp_199" [pool/pooling.cpp:35]   --->   Operation 3335 'getelementptr' 'max_pool_1_out_9_ad_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3336 [1/1] (0.00ns)   --->   "%max_pool_1_out_10_a_9 = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 3336 'getelementptr' 'max_pool_1_out_10_a_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3337 [1/1] (0.00ns)   --->   "%max_pool_1_out_10_a_10 = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %tmp_199" [pool/pooling.cpp:35]   --->   Operation 3337 'getelementptr' 'max_pool_1_out_10_a_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3338 [1/1] (0.00ns)   --->   "%max_pool_1_out_11_a_9 = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 3338 'getelementptr' 'max_pool_1_out_11_a_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3339 [1/1] (0.00ns)   --->   "%max_pool_1_out_11_a_10 = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %tmp_199" [pool/pooling.cpp:35]   --->   Operation 3339 'getelementptr' 'max_pool_1_out_11_a_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3340 [1/1] (0.00ns)   --->   "%max_pool_1_out_12_a_9 = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 3340 'getelementptr' 'max_pool_1_out_12_a_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3341 [1/1] (0.00ns)   --->   "%max_pool_1_out_12_a_10 = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %tmp_199" [pool/pooling.cpp:35]   --->   Operation 3341 'getelementptr' 'max_pool_1_out_12_a_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3342 [1/1] (0.00ns)   --->   "%bitcast_ln28_68 = bitcast float %tmp_147 to i32" [pool/pooling.cpp:28]   --->   Operation 3342 'bitcast' 'bitcast_ln28_68' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3343 [1/1] (0.00ns)   --->   "%tmp_148 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_68, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3343 'partselect' 'tmp_148' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3344 [1/1] (0.00ns)   --->   "%trunc_ln28_72 = trunc i32 %bitcast_ln28_68 to i23" [pool/pooling.cpp:28]   --->   Operation 3344 'trunc' 'trunc_ln28_72' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3345 [1/1] (0.00ns)   --->   "%bitcast_ln28_69 = bitcast float %select_ln28_38 to i32" [pool/pooling.cpp:28]   --->   Operation 3345 'bitcast' 'bitcast_ln28_69' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3346 [1/1] (0.00ns)   --->   "%tmp_149 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_69, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3346 'partselect' 'tmp_149' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3347 [1/1] (0.00ns)   --->   "%trunc_ln28_73 = trunc i32 %bitcast_ln28_69 to i23" [pool/pooling.cpp:28]   --->   Operation 3347 'trunc' 'trunc_ln28_73' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3348 [1/1] (1.55ns)   --->   "%icmp_ln28_136 = icmp ne i8 %tmp_148, -1" [pool/pooling.cpp:28]   --->   Operation 3348 'icmp' 'icmp_ln28_136' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3349 [1/1] (2.44ns)   --->   "%icmp_ln28_137 = icmp eq i23 %trunc_ln28_72, 0" [pool/pooling.cpp:28]   --->   Operation 3349 'icmp' 'icmp_ln28_137' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3350 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%or_ln28_68 = or i1 %icmp_ln28_137, %icmp_ln28_136" [pool/pooling.cpp:28]   --->   Operation 3350 'or' 'or_ln28_68' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3351 [1/1] (1.55ns)   --->   "%icmp_ln28_138 = icmp ne i8 %tmp_149, -1" [pool/pooling.cpp:28]   --->   Operation 3351 'icmp' 'icmp_ln28_138' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3352 [1/1] (2.44ns)   --->   "%icmp_ln28_139 = icmp eq i23 %trunc_ln28_73, 0" [pool/pooling.cpp:28]   --->   Operation 3352 'icmp' 'icmp_ln28_139' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%or_ln28_69 = or i1 %icmp_ln28_139, %icmp_ln28_138" [pool/pooling.cpp:28]   --->   Operation 3353 'or' 'or_ln28_69' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3354 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%and_ln28_68 = and i1 %or_ln28_68, %or_ln28_69" [pool/pooling.cpp:28]   --->   Operation 3354 'and' 'and_ln28_68' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3355 [1/1] (6.78ns)   --->   "%tmp_150 = fcmp ogt float %tmp_147, %select_ln28_38" [pool/pooling.cpp:28]   --->   Operation 3355 'fcmp' 'tmp_150' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3356 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_69 = and i1 %and_ln28_68, %tmp_150" [pool/pooling.cpp:28]   --->   Operation 3356 'and' 'and_ln28_69' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3357 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_39 = select i1 %and_ln28_69, float %tmp_147, float %select_ln28_38" [pool/pooling.cpp:28]   --->   Operation 3357 'select' 'select_ln28_39' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3358 [1/1] (0.00ns)   --->   "%bitcast_ln28_75 = bitcast float %tmp_162 to i32" [pool/pooling.cpp:28]   --->   Operation 3358 'bitcast' 'bitcast_ln28_75' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3359 [1/1] (0.00ns)   --->   "%tmp_163 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_75, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3359 'partselect' 'tmp_163' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3360 [1/1] (0.00ns)   --->   "%trunc_ln28_79 = trunc i32 %bitcast_ln28_75 to i23" [pool/pooling.cpp:28]   --->   Operation 3360 'trunc' 'trunc_ln28_79' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3361 [1/1] (0.00ns)   --->   "%bitcast_ln28_76 = bitcast float %select_ln28_42 to i32" [pool/pooling.cpp:28]   --->   Operation 3361 'bitcast' 'bitcast_ln28_76' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3362 [1/1] (0.00ns)   --->   "%tmp_164 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_76, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3362 'partselect' 'tmp_164' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3363 [1/1] (0.00ns)   --->   "%trunc_ln28_80 = trunc i32 %bitcast_ln28_76 to i23" [pool/pooling.cpp:28]   --->   Operation 3363 'trunc' 'trunc_ln28_80' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_34 : Operation 3364 [1/1] (1.55ns)   --->   "%icmp_ln28_150 = icmp ne i8 %tmp_163, -1" [pool/pooling.cpp:28]   --->   Operation 3364 'icmp' 'icmp_ln28_150' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3365 [1/1] (2.44ns)   --->   "%icmp_ln28_151 = icmp eq i23 %trunc_ln28_79, 0" [pool/pooling.cpp:28]   --->   Operation 3365 'icmp' 'icmp_ln28_151' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3366 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%or_ln28_75 = or i1 %icmp_ln28_151, %icmp_ln28_150" [pool/pooling.cpp:28]   --->   Operation 3366 'or' 'or_ln28_75' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3367 [1/1] (1.55ns)   --->   "%icmp_ln28_152 = icmp ne i8 %tmp_164, -1" [pool/pooling.cpp:28]   --->   Operation 3367 'icmp' 'icmp_ln28_152' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3368 [1/1] (2.44ns)   --->   "%icmp_ln28_153 = icmp eq i23 %trunc_ln28_80, 0" [pool/pooling.cpp:28]   --->   Operation 3368 'icmp' 'icmp_ln28_153' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3369 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%or_ln28_76 = or i1 %icmp_ln28_153, %icmp_ln28_152" [pool/pooling.cpp:28]   --->   Operation 3369 'or' 'or_ln28_76' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3370 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%and_ln28_75 = and i1 %or_ln28_75, %or_ln28_76" [pool/pooling.cpp:28]   --->   Operation 3370 'and' 'and_ln28_75' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3371 [1/1] (6.78ns)   --->   "%tmp_165 = fcmp ogt float %tmp_162, %select_ln28_42" [pool/pooling.cpp:28]   --->   Operation 3371 'fcmp' 'tmp_165' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3372 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_76 = and i1 %and_ln28_75, %tmp_165" [pool/pooling.cpp:28]   --->   Operation 3372 'and' 'and_ln28_76' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 3373 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_43 = select i1 %and_ln28_76, float %tmp_162, float %select_ln28_42" [pool/pooling.cpp:28]   --->   Operation 3373 'select' 'select_ln28_43' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 3374 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_11_a_9, align 4" [pool/pooling.cpp:35]   --->   Operation 3374 'store' <Predicate = (select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3375 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_11_a_10, align 4" [pool/pooling.cpp:35]   --->   Operation 3375 'store' <Predicate = (select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3376 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_10_a_9, align 4" [pool/pooling.cpp:35]   --->   Operation 3376 'store' <Predicate = (select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3377 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_10_a_10, align 4" [pool/pooling.cpp:35]   --->   Operation 3377 'store' <Predicate = (select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3378 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_9_ad_9, align 4" [pool/pooling.cpp:35]   --->   Operation 3378 'store' <Predicate = (select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3379 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_9_ad_10, align 4" [pool/pooling.cpp:35]   --->   Operation 3379 'store' <Predicate = (select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3380 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_8_ad_9, align 4" [pool/pooling.cpp:35]   --->   Operation 3380 'store' <Predicate = (select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3381 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_8_ad_10, align 4" [pool/pooling.cpp:35]   --->   Operation 3381 'store' <Predicate = (select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3382 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_7_ad_9, align 4" [pool/pooling.cpp:35]   --->   Operation 3382 'store' <Predicate = (select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3383 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_7_ad_10, align 4" [pool/pooling.cpp:35]   --->   Operation 3383 'store' <Predicate = (select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3384 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_6_ad_9, align 4" [pool/pooling.cpp:35]   --->   Operation 3384 'store' <Predicate = (select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3385 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_6_ad_10, align 4" [pool/pooling.cpp:35]   --->   Operation 3385 'store' <Predicate = (select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3386 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_5_ad_9, align 4" [pool/pooling.cpp:35]   --->   Operation 3386 'store' <Predicate = (select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3387 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_5_ad_10, align 4" [pool/pooling.cpp:35]   --->   Operation 3387 'store' <Predicate = (select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3388 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_4_ad_9, align 4" [pool/pooling.cpp:35]   --->   Operation 3388 'store' <Predicate = (select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3389 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_4_ad_10, align 4" [pool/pooling.cpp:35]   --->   Operation 3389 'store' <Predicate = (select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3390 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_3_ad_9, align 4" [pool/pooling.cpp:35]   --->   Operation 3390 'store' <Predicate = (select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3391 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_3_ad_10, align 4" [pool/pooling.cpp:35]   --->   Operation 3391 'store' <Predicate = (select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3392 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_2_ad_9, align 4" [pool/pooling.cpp:35]   --->   Operation 3392 'store' <Predicate = (select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3393 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_2_ad_10, align 4" [pool/pooling.cpp:35]   --->   Operation 3393 'store' <Predicate = (select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3394 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_1_ad_9, align 4" [pool/pooling.cpp:35]   --->   Operation 3394 'store' <Predicate = (select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3395 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_1_ad_10, align 4" [pool/pooling.cpp:35]   --->   Operation 3395 'store' <Predicate = (select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3396 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_0_ad_9, align 4" [pool/pooling.cpp:35]   --->   Operation 3396 'store' <Predicate = (select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3397 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_0_ad_10, align 4" [pool/pooling.cpp:35]   --->   Operation 3397 'store' <Predicate = (select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3398 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_12_a_9, align 4" [pool/pooling.cpp:35]   --->   Operation 3398 'store' <Predicate = (select_ln28_52 == 15) | (select_ln28_52 == 14) | (select_ln28_52 == 13) | (select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_34 : Operation 3399 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_12_a_10, align 4" [pool/pooling.cpp:35]   --->   Operation 3399 'store' <Predicate = (select_ln28_52 == 15) | (select_ln28_52 == 14) | (select_ln28_52 == 13) | (select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 35 <SV = 34> <Delay = 11.7>
ST_35 : Operation 3400 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 3400 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3401 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 416, i64 416, i64 416)"   --->   Operation 3401 'speclooptripcount' 'empty_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3402 [1/1] (1.82ns)   --->   "%add_ln35_5 = add i9 -160, %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 3402 'add' 'add_ln35_5' <Predicate = (!icmp_ln10)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3403 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i9 %add_ln35_5 to i64" [pool/pooling.cpp:35]   --->   Operation 3403 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3404 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_11 = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 3404 'getelementptr' 'max_pool_1_out_0_ad_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3405 [1/1] (0.00ns)   --->   "%tmp_200 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 6, i6 %select_ln28_53)" [pool/pooling.cpp:35]   --->   Operation 3405 'bitconcatenate' 'tmp_200' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3406 [1/1] (0.00ns)   --->   "%max_pool_1_out_0_ad_12 = getelementptr [416 x float]* %max_pool_1_out_0, i64 0, i64 %tmp_200" [pool/pooling.cpp:35]   --->   Operation 3406 'getelementptr' 'max_pool_1_out_0_ad_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3407 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad_11 = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 3407 'getelementptr' 'max_pool_1_out_1_ad_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3408 [1/1] (0.00ns)   --->   "%max_pool_1_out_1_ad_12 = getelementptr [416 x float]* %max_pool_1_out_1, i64 0, i64 %tmp_200" [pool/pooling.cpp:35]   --->   Operation 3408 'getelementptr' 'max_pool_1_out_1_ad_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3409 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad_11 = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 3409 'getelementptr' 'max_pool_1_out_2_ad_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3410 [1/1] (0.00ns)   --->   "%max_pool_1_out_2_ad_12 = getelementptr [416 x float]* %max_pool_1_out_2, i64 0, i64 %tmp_200" [pool/pooling.cpp:35]   --->   Operation 3410 'getelementptr' 'max_pool_1_out_2_ad_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3411 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_ad_11 = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 3411 'getelementptr' 'max_pool_1_out_3_ad_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3412 [1/1] (0.00ns)   --->   "%max_pool_1_out_3_ad_12 = getelementptr [416 x float]* %max_pool_1_out_3, i64 0, i64 %tmp_200" [pool/pooling.cpp:35]   --->   Operation 3412 'getelementptr' 'max_pool_1_out_3_ad_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3413 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_ad_11 = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 3413 'getelementptr' 'max_pool_1_out_4_ad_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3414 [1/1] (0.00ns)   --->   "%max_pool_1_out_4_ad_12 = getelementptr [416 x float]* %max_pool_1_out_4, i64 0, i64 %tmp_200" [pool/pooling.cpp:35]   --->   Operation 3414 'getelementptr' 'max_pool_1_out_4_ad_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3415 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_ad_11 = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 3415 'getelementptr' 'max_pool_1_out_5_ad_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3416 [1/1] (0.00ns)   --->   "%max_pool_1_out_5_ad_12 = getelementptr [416 x float]* %max_pool_1_out_5, i64 0, i64 %tmp_200" [pool/pooling.cpp:35]   --->   Operation 3416 'getelementptr' 'max_pool_1_out_5_ad_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3417 [1/1] (0.00ns)   --->   "%max_pool_1_out_6_ad_11 = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 3417 'getelementptr' 'max_pool_1_out_6_ad_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3418 [1/1] (0.00ns)   --->   "%max_pool_1_out_6_ad_12 = getelementptr [416 x float]* %max_pool_1_out_6, i64 0, i64 %tmp_200" [pool/pooling.cpp:35]   --->   Operation 3418 'getelementptr' 'max_pool_1_out_6_ad_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3419 [1/1] (0.00ns)   --->   "%max_pool_1_out_7_ad_11 = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 3419 'getelementptr' 'max_pool_1_out_7_ad_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3420 [1/1] (0.00ns)   --->   "%max_pool_1_out_7_ad_12 = getelementptr [416 x float]* %max_pool_1_out_7, i64 0, i64 %tmp_200" [pool/pooling.cpp:35]   --->   Operation 3420 'getelementptr' 'max_pool_1_out_7_ad_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3421 [1/1] (0.00ns)   --->   "%max_pool_1_out_8_ad_11 = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 3421 'getelementptr' 'max_pool_1_out_8_ad_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3422 [1/1] (0.00ns)   --->   "%max_pool_1_out_8_ad_12 = getelementptr [416 x float]* %max_pool_1_out_8, i64 0, i64 %tmp_200" [pool/pooling.cpp:35]   --->   Operation 3422 'getelementptr' 'max_pool_1_out_8_ad_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3423 [1/1] (0.00ns)   --->   "%max_pool_1_out_9_ad_11 = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 3423 'getelementptr' 'max_pool_1_out_9_ad_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3424 [1/1] (0.00ns)   --->   "%max_pool_1_out_9_ad_12 = getelementptr [416 x float]* %max_pool_1_out_9, i64 0, i64 %tmp_200" [pool/pooling.cpp:35]   --->   Operation 3424 'getelementptr' 'max_pool_1_out_9_ad_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3425 [1/1] (0.00ns)   --->   "%max_pool_1_out_10_a_11 = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 3425 'getelementptr' 'max_pool_1_out_10_a_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3426 [1/1] (0.00ns)   --->   "%max_pool_1_out_10_a_12 = getelementptr [416 x float]* %max_pool_1_out_10, i64 0, i64 %tmp_200" [pool/pooling.cpp:35]   --->   Operation 3426 'getelementptr' 'max_pool_1_out_10_a_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3427 [1/1] (0.00ns)   --->   "%max_pool_1_out_11_a_11 = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 3427 'getelementptr' 'max_pool_1_out_11_a_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3428 [1/1] (0.00ns)   --->   "%max_pool_1_out_11_a_12 = getelementptr [416 x float]* %max_pool_1_out_11, i64 0, i64 %tmp_200" [pool/pooling.cpp:35]   --->   Operation 3428 'getelementptr' 'max_pool_1_out_11_a_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3429 [1/1] (0.00ns)   --->   "%max_pool_1_out_12_a_11 = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 3429 'getelementptr' 'max_pool_1_out_12_a_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3430 [1/1] (0.00ns)   --->   "%max_pool_1_out_12_a_12 = getelementptr [416 x float]* %max_pool_1_out_12, i64 0, i64 %tmp_200" [pool/pooling.cpp:35]   --->   Operation 3430 'getelementptr' 'max_pool_1_out_12_a_12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3431 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:14]   --->   Operation 3431 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3432 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pool/pooling.cpp:15]   --->   Operation 3432 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3433 [1/1] (0.00ns)   --->   "%bitcast_ln28_82 = bitcast float %tmp_177 to i32" [pool/pooling.cpp:28]   --->   Operation 3433 'bitcast' 'bitcast_ln28_82' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3434 [1/1] (0.00ns)   --->   "%tmp_178 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_82, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3434 'partselect' 'tmp_178' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3435 [1/1] (0.00ns)   --->   "%trunc_ln28_86 = trunc i32 %bitcast_ln28_82 to i23" [pool/pooling.cpp:28]   --->   Operation 3435 'trunc' 'trunc_ln28_86' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3436 [1/1] (0.00ns)   --->   "%bitcast_ln28_83 = bitcast float %select_ln28_46 to i32" [pool/pooling.cpp:28]   --->   Operation 3436 'bitcast' 'bitcast_ln28_83' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3437 [1/1] (0.00ns)   --->   "%tmp_179 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_83, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3437 'partselect' 'tmp_179' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3438 [1/1] (0.00ns)   --->   "%trunc_ln28_87 = trunc i32 %bitcast_ln28_83 to i23" [pool/pooling.cpp:28]   --->   Operation 3438 'trunc' 'trunc_ln28_87' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3439 [1/1] (1.55ns)   --->   "%icmp_ln28_164 = icmp ne i8 %tmp_178, -1" [pool/pooling.cpp:28]   --->   Operation 3439 'icmp' 'icmp_ln28_164' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3440 [1/1] (2.44ns)   --->   "%icmp_ln28_165 = icmp eq i23 %trunc_ln28_86, 0" [pool/pooling.cpp:28]   --->   Operation 3440 'icmp' 'icmp_ln28_165' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3441 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%or_ln28_82 = or i1 %icmp_ln28_165, %icmp_ln28_164" [pool/pooling.cpp:28]   --->   Operation 3441 'or' 'or_ln28_82' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3442 [1/1] (1.55ns)   --->   "%icmp_ln28_166 = icmp ne i8 %tmp_179, -1" [pool/pooling.cpp:28]   --->   Operation 3442 'icmp' 'icmp_ln28_166' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3443 [1/1] (2.44ns)   --->   "%icmp_ln28_167 = icmp eq i23 %trunc_ln28_87, 0" [pool/pooling.cpp:28]   --->   Operation 3443 'icmp' 'icmp_ln28_167' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3444 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%or_ln28_83 = or i1 %icmp_ln28_167, %icmp_ln28_166" [pool/pooling.cpp:28]   --->   Operation 3444 'or' 'or_ln28_83' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3445 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%and_ln28_82 = and i1 %or_ln28_82, %or_ln28_83" [pool/pooling.cpp:28]   --->   Operation 3445 'and' 'and_ln28_82' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3446 [1/1] (6.78ns)   --->   "%tmp_180 = fcmp ogt float %tmp_177, %select_ln28_46" [pool/pooling.cpp:28]   --->   Operation 3446 'fcmp' 'tmp_180' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3447 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_83 = and i1 %and_ln28_82, %tmp_180" [pool/pooling.cpp:28]   --->   Operation 3447 'and' 'and_ln28_83' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3448 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_47 = select i1 %and_ln28_83, float %tmp_177, float %select_ln28_46" [pool/pooling.cpp:28]   --->   Operation 3448 'select' 'select_ln28_47' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3449 [1/1] (0.00ns)   --->   "%bitcast_ln28_89 = bitcast float %tmp_192 to i32" [pool/pooling.cpp:28]   --->   Operation 3449 'bitcast' 'bitcast_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3450 [1/1] (0.00ns)   --->   "%tmp_193 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_89, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3450 'partselect' 'tmp_193' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3451 [1/1] (0.00ns)   --->   "%trunc_ln28_93 = trunc i32 %bitcast_ln28_89 to i23" [pool/pooling.cpp:28]   --->   Operation 3451 'trunc' 'trunc_ln28_93' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3452 [1/1] (0.00ns)   --->   "%bitcast_ln28_90 = bitcast float %select_ln28_50 to i32" [pool/pooling.cpp:28]   --->   Operation 3452 'bitcast' 'bitcast_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3453 [1/1] (0.00ns)   --->   "%tmp_194 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_90, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 3453 'partselect' 'tmp_194' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3454 [1/1] (0.00ns)   --->   "%trunc_ln28_94 = trunc i32 %bitcast_ln28_90 to i23" [pool/pooling.cpp:28]   --->   Operation 3454 'trunc' 'trunc_ln28_94' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_35 : Operation 3455 [1/1] (1.55ns)   --->   "%icmp_ln28_178 = icmp ne i8 %tmp_193, -1" [pool/pooling.cpp:28]   --->   Operation 3455 'icmp' 'icmp_ln28_178' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3456 [1/1] (2.44ns)   --->   "%icmp_ln28_179 = icmp eq i23 %trunc_ln28_93, 0" [pool/pooling.cpp:28]   --->   Operation 3456 'icmp' 'icmp_ln28_179' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3457 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%or_ln28_89 = or i1 %icmp_ln28_179, %icmp_ln28_178" [pool/pooling.cpp:28]   --->   Operation 3457 'or' 'or_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3458 [1/1] (1.55ns)   --->   "%icmp_ln28_180 = icmp ne i8 %tmp_194, -1" [pool/pooling.cpp:28]   --->   Operation 3458 'icmp' 'icmp_ln28_180' <Predicate = (!icmp_ln10)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3459 [1/1] (2.44ns)   --->   "%icmp_ln28_181 = icmp eq i23 %trunc_ln28_94, 0" [pool/pooling.cpp:28]   --->   Operation 3459 'icmp' 'icmp_ln28_181' <Predicate = (!icmp_ln10)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3460 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%or_ln28_90 = or i1 %icmp_ln28_181, %icmp_ln28_180" [pool/pooling.cpp:28]   --->   Operation 3460 'or' 'or_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3461 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%and_ln28_89 = and i1 %or_ln28_89, %or_ln28_90" [pool/pooling.cpp:28]   --->   Operation 3461 'and' 'and_ln28_89' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3462 [1/1] (6.78ns)   --->   "%tmp_195 = fcmp ogt float %tmp_192, %select_ln28_50" [pool/pooling.cpp:28]   --->   Operation 3462 'fcmp' 'tmp_195' <Predicate = (!icmp_ln10)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3463 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_90 = and i1 %and_ln28_89, %tmp_195" [pool/pooling.cpp:28]   --->   Operation 3463 'and' 'and_ln28_90' <Predicate = (!icmp_ln10)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 3464 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_51 = select i1 %and_ln28_90, float %tmp_192, float %select_ln28_50" [pool/pooling.cpp:28]   --->   Operation 3464 'select' 'select_ln28_51' <Predicate = (!icmp_ln10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 3465 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_11_a_11, align 4" [pool/pooling.cpp:35]   --->   Operation 3465 'store' <Predicate = (select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3466 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_11_a_12, align 4" [pool/pooling.cpp:35]   --->   Operation 3466 'store' <Predicate = (select_ln28_52 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3467 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_10_a_11, align 4" [pool/pooling.cpp:35]   --->   Operation 3467 'store' <Predicate = (select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3468 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_10_a_12, align 4" [pool/pooling.cpp:35]   --->   Operation 3468 'store' <Predicate = (select_ln28_52 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3469 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_9_ad_11, align 4" [pool/pooling.cpp:35]   --->   Operation 3469 'store' <Predicate = (select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3470 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_9_ad_12, align 4" [pool/pooling.cpp:35]   --->   Operation 3470 'store' <Predicate = (select_ln28_52 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3471 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_8_ad_11, align 4" [pool/pooling.cpp:35]   --->   Operation 3471 'store' <Predicate = (select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3472 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_8_ad_12, align 4" [pool/pooling.cpp:35]   --->   Operation 3472 'store' <Predicate = (select_ln28_52 == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3473 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_7_ad_11, align 4" [pool/pooling.cpp:35]   --->   Operation 3473 'store' <Predicate = (select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3474 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_7_ad_12, align 4" [pool/pooling.cpp:35]   --->   Operation 3474 'store' <Predicate = (select_ln28_52 == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3475 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_6_ad_11, align 4" [pool/pooling.cpp:35]   --->   Operation 3475 'store' <Predicate = (select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3476 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_6_ad_12, align 4" [pool/pooling.cpp:35]   --->   Operation 3476 'store' <Predicate = (select_ln28_52 == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3477 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_5_ad_11, align 4" [pool/pooling.cpp:35]   --->   Operation 3477 'store' <Predicate = (select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3478 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_5_ad_12, align 4" [pool/pooling.cpp:35]   --->   Operation 3478 'store' <Predicate = (select_ln28_52 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3479 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_4_ad_11, align 4" [pool/pooling.cpp:35]   --->   Operation 3479 'store' <Predicate = (select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3480 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_4_ad_12, align 4" [pool/pooling.cpp:35]   --->   Operation 3480 'store' <Predicate = (select_ln28_52 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3481 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_3_ad_11, align 4" [pool/pooling.cpp:35]   --->   Operation 3481 'store' <Predicate = (select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3482 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_3_ad_12, align 4" [pool/pooling.cpp:35]   --->   Operation 3482 'store' <Predicate = (select_ln28_52 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3483 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_2_ad_11, align 4" [pool/pooling.cpp:35]   --->   Operation 3483 'store' <Predicate = (select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3484 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_2_ad_12, align 4" [pool/pooling.cpp:35]   --->   Operation 3484 'store' <Predicate = (select_ln28_52 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3485 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_1_ad_11, align 4" [pool/pooling.cpp:35]   --->   Operation 3485 'store' <Predicate = (select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3486 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_1_ad_12, align 4" [pool/pooling.cpp:35]   --->   Operation 3486 'store' <Predicate = (select_ln28_52 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3487 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_0_ad_11, align 4" [pool/pooling.cpp:35]   --->   Operation 3487 'store' <Predicate = (select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3488 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_0_ad_12, align 4" [pool/pooling.cpp:35]   --->   Operation 3488 'store' <Predicate = (select_ln28_52 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3489 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_12_a_11, align 4" [pool/pooling.cpp:35]   --->   Operation 3489 'store' <Predicate = (select_ln28_52 == 15) | (select_ln28_52 == 14) | (select_ln28_52 == 13) | (select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>
ST_35 : Operation 3490 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_12_a_12, align 4" [pool/pooling.cpp:35]   --->   Operation 3490 'store' <Predicate = (select_ln28_52 == 15) | (select_ln28_52 == 14) | (select_ln28_52 == 13) | (select_ln28_52 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 416> <RAM>

State 36 <SV = 2> <Delay = 0.00>
ST_36 : Operation 3491 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 3491 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', pool/pooling.cpp:10) with incoming values : ('add_ln10', pool/pooling.cpp:10) [56]  (1.77 ns)

 <State 2>: 14.9ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', pool/pooling.cpp:13) [58]  (0 ns)
	'icmp' operation ('icmp_ln13', pool/pooling.cpp:13) [66]  (1.3 ns)
	'select' operation ('select_ln28_52', pool/pooling.cpp:28) [67]  (1.02 ns)
	'add' operation ('add_ln28', pool/pooling.cpp:28) [271]  (1.73 ns)
	'mul' operation ('mul_ln28', pool/pooling.cpp:28) [274]  (5.63 ns)
	'add' operation ('add_ln28_2', pool/pooling.cpp:28) [285]  (1.94 ns)
	'getelementptr' operation ('conv_1_out_0_addr_4', pool/pooling.cpp:28) [289]  (0 ns)
	'load' operation ('conv_1_out_0_load_4', pool/pooling.cpp:28) on array 'conv_1_out_0' [1257]  (3.25 ns)

 <State 3>: 5.63ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_1', pool/pooling.cpp:28) [766]  (5.63 ns)

 <State 4>: 5.2ns
The critical path consists of the following:
	'add' operation ('add_ln28_11', pool/pooling.cpp:28) [312]  (1.94 ns)
	'getelementptr' operation ('conv_1_out_0_addr_16', pool/pooling.cpp:28) [316]  (0 ns)
	'load' operation ('conv_1_out_0_load_16', pool/pooling.cpp:28) on array 'conv_1_out_0' [1596]  (3.25 ns)

 <State 5>: 5.2ns
The critical path consists of the following:
	'add' operation ('add_ln28_17', pool/pooling.cpp:28) [330]  (1.94 ns)
	'getelementptr' operation ('conv_1_out_0_addr_24', pool/pooling.cpp:28) [334]  (0 ns)
	'load' operation ('conv_1_out_0_load_24', pool/pooling.cpp:28) on array 'conv_1_out_0' [1822]  (3.25 ns)

 <State 6>: 5.2ns
The critical path consists of the following:
	'add' operation ('add_ln28_23', pool/pooling.cpp:28) [348]  (1.94 ns)
	'getelementptr' operation ('conv_1_out_0_addr_32', pool/pooling.cpp:28) [352]  (0 ns)
	'load' operation ('conv_1_out_0_load_32', pool/pooling.cpp:28) on array 'conv_1_out_0' [2048]  (3.25 ns)

 <State 7>: 5.2ns
The critical path consists of the following:
	'add' operation ('add_ln28_29', pool/pooling.cpp:28) [366]  (1.94 ns)
	'getelementptr' operation ('conv_1_out_0_addr_40', pool/pooling.cpp:28) [370]  (0 ns)
	'load' operation ('conv_1_out_0_load_40', pool/pooling.cpp:28) on array 'conv_1_out_0' [2274]  (3.25 ns)

 <State 8>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln28_1', pool/pooling.cpp:28) [282]  (1.55 ns)
	'getelementptr' operation ('conv_1_out_0_addr_1', pool/pooling.cpp:28) [284]  (0 ns)
	'load' operation ('conv_1_out_0_load_1', pool/pooling.cpp:28) on array 'conv_1_out_0' [728]  (3.25 ns)

 <State 9>: 4.8ns
The critical path consists of the following:
	'or' operation ('or_ln28_92', pool/pooling.cpp:28) [773]  (0 ns)
	'add' operation ('add_ln28_39', pool/pooling.cpp:28) [774]  (1.55 ns)
	'getelementptr' operation ('conv_1_out_1_addr_3', pool/pooling.cpp:28) [886]  (0 ns)
	'load' operation ('conv_1_out_1_load_3', pool/pooling.cpp:28) on array 'conv_1_out_1' [1227]  (3.25 ns)

 <State 10>: 13.6ns
The critical path consists of the following:
	'urem' operation ('urem_ln28', pool/pooling.cpp:28) [265]  (3.2 ns)
	'mux' operation ('tmp_2', pool/pooling.cpp:28) [718]  (2.6 ns)
	'fcmp' operation ('tmp_4', pool/pooling.cpp:28) [725]  (6.79 ns)
	'and' operation ('and_ln28', pool/pooling.cpp:28) [726]  (0 ns)
	'select' operation ('select_ln28', pool/pooling.cpp:28) [727]  (0.978 ns)

 <State 11>: 7.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_33', pool/pooling.cpp:28) [1390]  (6.79 ns)
	'and' operation ('and_ln28_14', pool/pooling.cpp:28) [1391]  (0 ns)
	'select' operation ('select_ln28_8', pool/pooling.cpp:28) [1392]  (0.978 ns)

 <State 12>: 7.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_63', pool/pooling.cpp:28) [1616]  (6.79 ns)
	'and' operation ('and_ln28_28', pool/pooling.cpp:28) [1617]  (0 ns)
	'select' operation ('select_ln28_16', pool/pooling.cpp:28) [1618]  (0.978 ns)

 <State 13>: 7.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_93', pool/pooling.cpp:28) [1842]  (6.79 ns)
	'and' operation ('and_ln28_42', pool/pooling.cpp:28) [1843]  (0 ns)
	'select' operation ('select_ln28_24', pool/pooling.cpp:28) [1844]  (0.978 ns)

 <State 14>: 7.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_123', pool/pooling.cpp:28) [2068]  (6.79 ns)
	'and' operation ('and_ln28_56', pool/pooling.cpp:28) [2069]  (0 ns)
	'select' operation ('select_ln28_32', pool/pooling.cpp:28) [2070]  (0.978 ns)

 <State 15>: 7.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_153', pool/pooling.cpp:28) [2294]  (6.79 ns)
	'and' operation ('and_ln28_70', pool/pooling.cpp:28) [2295]  (0 ns)
	'select' operation ('select_ln28_40', pool/pooling.cpp:28) [2296]  (0.978 ns)

 <State 16>: 8.46ns
The critical path consists of the following:
	'fcmp' operation ('tmp_8', pool/pooling.cpp:28) [755]  (6.79 ns)
	'and' operation ('and_ln28_2', pool/pooling.cpp:28) [756]  (0.978 ns)
	'select' operation ('select_ln28_1', pool/pooling.cpp:28) [757]  (0.698 ns)

 <State 17>: 8.46ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', pool/pooling.cpp:28) [1224]  (6.79 ns)
	'and' operation ('and_ln28_4', pool/pooling.cpp:28) [1225]  (0.978 ns)
	'select' operation ('select_ln28_2', pool/pooling.cpp:28) [1226]  (0.698 ns)

 <State 18>: 8.46ns
The critical path consists of the following:
	'fcmp' operation ('tmp_26', pool/pooling.cpp:28) [1337]  (6.79 ns)
	'and' operation ('and_ln28_11', pool/pooling.cpp:28) [1338]  (0.978 ns)
	'select' operation ('select_ln28_6', pool/pooling.cpp:28) [1339]  (0.698 ns)

 <State 19>: 8.46ns
The critical path consists of the following:
	'fcmp' operation ('tmp_41', pool/pooling.cpp:28) [1450]  (6.79 ns)
	'and' operation ('and_ln28_18', pool/pooling.cpp:28) [1451]  (0.978 ns)
	'select' operation ('select_ln28_10', pool/pooling.cpp:28) [1452]  (0.698 ns)

 <State 20>: 8.46ns
The critical path consists of the following:
	'fcmp' operation ('tmp_56', pool/pooling.cpp:28) [1563]  (6.79 ns)
	'and' operation ('and_ln28_25', pool/pooling.cpp:28) [1564]  (0.978 ns)
	'select' operation ('select_ln28_14', pool/pooling.cpp:28) [1565]  (0.698 ns)

 <State 21>: 8.46ns
The critical path consists of the following:
	'fcmp' operation ('tmp_71', pool/pooling.cpp:28) [1676]  (6.79 ns)
	'and' operation ('and_ln28_32', pool/pooling.cpp:28) [1677]  (0.978 ns)
	'select' operation ('select_ln28_18', pool/pooling.cpp:28) [1678]  (0.698 ns)

 <State 22>: 8.46ns
The critical path consists of the following:
	'fcmp' operation ('tmp_86', pool/pooling.cpp:28) [1789]  (6.79 ns)
	'and' operation ('and_ln28_39', pool/pooling.cpp:28) [1790]  (0.978 ns)
	'select' operation ('select_ln28_22', pool/pooling.cpp:28) [1791]  (0.698 ns)

 <State 23>: 8.46ns
The critical path consists of the following:
	'fcmp' operation ('tmp_101', pool/pooling.cpp:28) [1902]  (6.79 ns)
	'and' operation ('and_ln28_46', pool/pooling.cpp:28) [1903]  (0.978 ns)
	'select' operation ('select_ln28_26', pool/pooling.cpp:28) [1904]  (0.698 ns)

 <State 24>: 8.46ns
The critical path consists of the following:
	'fcmp' operation ('tmp_116', pool/pooling.cpp:28) [2015]  (6.79 ns)
	'and' operation ('and_ln28_53', pool/pooling.cpp:28) [2016]  (0.978 ns)
	'select' operation ('select_ln28_30', pool/pooling.cpp:28) [2017]  (0.698 ns)

 <State 25>: 8.46ns
The critical path consists of the following:
	'fcmp' operation ('tmp_131', pool/pooling.cpp:28) [2128]  (6.79 ns)
	'and' operation ('and_ln28_60', pool/pooling.cpp:28) [2129]  (0.978 ns)
	'select' operation ('select_ln28_34', pool/pooling.cpp:28) [2130]  (0.698 ns)

 <State 26>: 8.46ns
The critical path consists of the following:
	'fcmp' operation ('tmp_146', pool/pooling.cpp:28) [2241]  (6.79 ns)
	'and' operation ('and_ln28_67', pool/pooling.cpp:28) [2242]  (0.978 ns)
	'select' operation ('select_ln28_38', pool/pooling.cpp:28) [2243]  (0.698 ns)

 <State 27>: 8.46ns
The critical path consists of the following:
	'fcmp' operation ('tmp_161', pool/pooling.cpp:28) [2354]  (6.79 ns)
	'and' operation ('and_ln28_74', pool/pooling.cpp:28) [2355]  (0.978 ns)
	'select' operation ('select_ln28_42', pool/pooling.cpp:28) [2356]  (0.698 ns)

 <State 28>: 8.46ns
The critical path consists of the following:
	'fcmp' operation ('tmp_176', pool/pooling.cpp:28) [2467]  (6.79 ns)
	'and' operation ('and_ln28_81', pool/pooling.cpp:28) [2468]  (0.978 ns)
	'select' operation ('select_ln28_46', pool/pooling.cpp:28) [2469]  (0.698 ns)

 <State 29>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', pool/pooling.cpp:28) [1254]  (6.79 ns)
	'and' operation ('and_ln28_6', pool/pooling.cpp:28) [1255]  (0.978 ns)
	'select' operation ('select_ln28_3', pool/pooling.cpp:28) [1256]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_3', pool/pooling.cpp:28 on array 'max_pool_1_out_0' [2780]  (3.25 ns)

 <State 30>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_30', pool/pooling.cpp:28) [1367]  (6.79 ns)
	'and' operation ('and_ln28_13', pool/pooling.cpp:28) [1368]  (0.978 ns)
	'select' operation ('select_ln28_7', pool/pooling.cpp:28) [1369]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_7', pool/pooling.cpp:28 on array 'max_pool_1_out_11' [2616]  (3.25 ns)

 <State 31>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_60', pool/pooling.cpp:28) [1593]  (6.79 ns)
	'and' operation ('and_ln28_27', pool/pooling.cpp:28) [1594]  (0.978 ns)
	'select' operation ('select_ln28_15', pool/pooling.cpp:28) [1595]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_15', pool/pooling.cpp:28 on array 'max_pool_1_out_11' [2618]  (3.25 ns)

 <State 32>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_90', pool/pooling.cpp:28) [1819]  (6.79 ns)
	'and' operation ('and_ln28_41', pool/pooling.cpp:28) [1820]  (0.978 ns)
	'select' operation ('select_ln28_23', pool/pooling.cpp:28) [1821]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_23', pool/pooling.cpp:28 on array 'max_pool_1_out_8' [2665]  (3.25 ns)

 <State 33>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_120', pool/pooling.cpp:28) [2045]  (6.79 ns)
	'and' operation ('and_ln28_55', pool/pooling.cpp:28) [2046]  (0.978 ns)
	'select' operation ('select_ln28_31', pool/pooling.cpp:28) [2047]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_31', pool/pooling.cpp:28 on array 'max_pool_1_out_6' [2697]  (3.25 ns)

 <State 34>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_150', pool/pooling.cpp:28) [2271]  (6.79 ns)
	'and' operation ('and_ln28_69', pool/pooling.cpp:28) [2272]  (0.978 ns)
	'select' operation ('select_ln28_39', pool/pooling.cpp:28) [2273]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_39', pool/pooling.cpp:28 on array 'max_pool_1_out_7' [2684]  (3.25 ns)

 <State 35>: 11.7ns
The critical path consists of the following:
	'fcmp' operation ('tmp_180', pool/pooling.cpp:28) [2497]  (6.79 ns)
	'and' operation ('and_ln28_83', pool/pooling.cpp:28) [2498]  (0.978 ns)
	'select' operation ('select_ln28_47', pool/pooling.cpp:28) [2499]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_47', pool/pooling.cpp:28 on array 'max_pool_1_out_11' [2626]  (3.25 ns)

 <State 36>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
