Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2017.08\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2017.08\synpbase
Hostname:    DESKTOP-483ND9B
Date:        Sun Jun 17 14:41:26 2018
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch project_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\project\project_Implmnt\project.srr"
Running: project_Implmnt in foreground

Running project_syn|project_Implmnt

Running: compile (Compile) on project_syn|project_Implmnt
# Sun Jun 17 14:41:26 2018

Running: compile_flow (Compile Process) on project_syn|project_Implmnt
# Sun Jun 17 14:41:26 2018

Running: compiler (Compile Input) on project_syn|project_Implmnt
# Sun Jun 17 14:41:26 2018
Copied C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\project\project_Implmnt\synwork\project_comp.srs to C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\project\project_Implmnt\project.srs

compiler completed
# Sun Jun 17 14:41:36 2018

Return Code: 0
Run Time:00h:00m:10s

Running: multi_srs_gen (Multi-srs Generator) on project_syn|project_Implmnt
# Sun Jun 17 14:41:36 2018

multi_srs_gen completed
# Sun Jun 17 14:41:36 2018

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\project\project_Implmnt\synwork\project_mult.srs to C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\project\project_Implmnt\project.srs
Complete: Compile Process on project_syn|project_Implmnt

Running: premap (Pre-mapping) on project_syn|project_Implmnt
# Sun Jun 17 14:41:36 2018

premap completed with warnings
# Sun Jun 17 14:41:38 2018

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on project_syn|project_Implmnt

Running: map (Map) on project_syn|project_Implmnt
# Sun Jun 17 14:41:38 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on project_syn|project_Implmnt
# Sun Jun 17 14:41:38 2018
Copied C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\project\project_Implmnt\synwork\project_m.srm to C:\Users\Suhail\Downloads\UPDuino-LH154Q01-Display-master\UPDuino-LH154Q01-Display-master\FPGA\project\project_Implmnt\project.srm

fpga_mapper completed with warnings
# Sun Jun 17 14:41:50 2018

Return Code: 1
Run Time:00h:00m:12s
Complete: Map on project_syn|project_Implmnt
Complete: Logic Synthesis on project_syn|project_Implmnt

exit status=0

exit status=0

