
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  TECLADO.VHD
Options:    -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-25pc/pi -b TECLADO.VHD -u TECLADO2.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Wed May 02 19:31:16 2018

Library 'work' => directory 'lc22v10'
Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work'
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Wed May 02 19:31:16 2018

Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Wed May 02 19:31:17 2018

Linking 'C:\ARCHIV~1\Cypress\Warp\bin\std.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\ARCHIV~1\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 22 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 8 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------
Created 54 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (19:31:18)

Input File(s): TECLADO.pla
Device       : C22V10
Package      : palce22v10-25pc/pi
ReportFile   : TECLADO.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (19:31:18)

Messages:
  Information: Process virtual '\d(0)D\'\d(0)D\ ... expanded.
  Information: Process virtual '\d(1)D\'\d(1)D\ ... expanded.
  Information: Process virtual '\d(2)D\'\d(2)D\ ... expanded.
  Information: Process virtual '\d(3)D\'\d(3)D\ ... expanded.
  Information: Process virtual '\d(4)D\'\d(4)D\ ... expanded.
  Information: Process virtual '\d(5)D\'\d(5)D\ ... expanded.
  Information: Process virtual '\d(6)D\'\d(6)D\ ... expanded.
  Information: Optimizing logic using best output polarity for signals:
         d(0).D d(1).D d(2).D d(3).D d(4).D d(5).D d(6).D

  Information: Selected logic optimization OFF for signals:
         columna(0).D columna(0).AR columna(0).C columna(1).D columna(1).AP
         columna(1).C columna(2).D columna(2).AP columna(2).C d(0).AP d(0).C
         d(1).AP d(1).C d(2).AP d(2).C d(3).AP d(3).C d(4).AP d(4).C d(5).AP
         d(5).C d(6).AP d(6).C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (19:31:18)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.
  Information: Selecting D register equation as minimal for signal d(2)
  Information: Selecting D register equation as minimal for signal columna(0)
  Information: Inverting Preset/Reset & output logic polarity for columna(2).
  Information: Selecting D register equation as minimal for signal columna(2)
  Information: Inverting Preset/Reset & output logic polarity for columna(1).
  Information: Selecting D register equation as minimal for signal columna(1)
  Information: Inverting Preset/Reset & output logic polarity for d(6).
  Information: Selecting D register equation as minimal for signal d(6)
  Information: Inverting Preset/Reset & output logic polarity for d(5).
  Information: Selecting D register equation as minimal for signal d(5)
  Information: Inverting Preset/Reset & output logic polarity for d(4).
  Information: Selecting D register equation as minimal for signal d(4)
  Information: Inverting Preset/Reset & output logic polarity for d(3).
  Information: Selecting D register equation as minimal for signal d(3)
  Information: Inverting Preset/Reset & output logic polarity for d(1).
  Information: Selecting D register equation as minimal for signal d(1)
  Information: Inverting Preset/Reset & output logic polarity for d(0).
  Information: Selecting D register equation as minimal for signal d(0)
  Information: Optimizing logic without changing polarity for signals:
         d(0).D d(1).D d(2).D d(3).D d(4).D d(5).D d(6).D

  Information: Selected logic optimization OFF for signals:
         columna(0).D columna(0).AR columna(0).SP columna(0).C columna(1).D
         columna(1).AR columna(1).SP columna(1).C columna(2).D columna(2).AR
         columna(2).SP columna(2).C d(0).AR d(0).SP d(0).C d(1).AR d(1).SP
         d(1).C d(2).AR d(2).SP d(2).C d(3).AR d(3).SP d(3).C d(4).AR d(4).SP
         d(4).C d(5).AR d(5).SP d(5).C d(6).AR d(6).SP d(6).C



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (19:31:18)

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (19:31:18)
</CYPRESSTAG>

    columna(0).D =
          columna(2).Q 

    columna(0).AR =
          clr 

    columna(0).SP =
          GND

    columna(0).C =
          clk 

    /columna(1).D =
          /columna(0).Q 

    columna(1).AR =
          clr 

    columna(1).SP =
          GND

    columna(1).C =
          clk 

    /columna(2).D =
          /columna(1).Q 

    columna(2).AR =
          clr 

    columna(2).SP =
          GND

    columna(2).C =
          clk 

    /d(0).D =
          /d(0).Q * fila(0) * fila(2) * fila(3) 
        + columna(2).Q * /fila(0) 
        + columna(2).Q * /fila(2) 
        + columna(1).Q * /fila(3) 
        + /fila(0) * /fila(3) 
        + /fila(2) * /fila(3) 
        + /fila(1) 

    d(0).AR =
          clr 

    d(0).SP =
          GND

    d(0).C =
          clk 

    /d(1).D =
          /d(1).Q * fila(0) * fila(2) 
        + /columna(0).Q * fila(0) * /fila(2) 
        + /columna(1).Q * fila(0) * /fila(2) 
        + fila(0) * /fila(1) 
        + fila(0) * /fila(3) 

    d(1).AR =
          clr 

    d(1).SP =
          GND

    d(1).C =
          clk 

    /d(2).D =
          /d(2).Q * fila(0) * fila(1) * fila(2) * fila(3) 
        + columna(0).Q * columna(2).Q * /fila(0) * fila(1) 
        + columna(0).Q * columna(2).Q * fila(1) * /fila(2) 
        + /columna(0).Q * columna(2).Q * /fila(1) 
        + columna(0).Q * fila(1) * /fila(3) 
        + /columna(0).Q * /fila(1) * /fila(3) 

    d(2).AR =
          clr 

    d(2).SP =
          GND

    d(2).C =
          clk 

    /d(3).D =
          /d(3).Q * fila(0) * fila(1) * fila(2) * fila(3) 
        + columna(2).Q * /fila(0) 
        + columna(2).Q * /fila(1) 
        + columna(2).Q * /fila(2) 
        + columna(2).Q * /fila(3) 

    d(3).AR =
          clr 

    d(3).SP =
          GND

    d(3).C =
          clk 

    /d(4).D =
          /d(4).Q * fila(0) 
        + columna(1).Q * /fila(0) 
        + fila(0) * /fila(1) 
        + fila(0) * /fila(2) 
        + fila(0) * /fila(3) 

    d(4).AR =
          clr 

    d(4).SP =
          GND

    d(4).C =
          clk 

    /d(5).D =
          /d(5).Q * fila(1) 
        + /fila(0) * fila(1) 
        + /columna(2).Q * /fila(1) 
        + fila(1) * /fila(2) 
        + fila(1) * /fila(3) 

    d(5).AR =
          clr 

    d(5).SP =
          GND

    d(5).C =
          clk 

    /d(6).D =
          /d(6).Q * fila(0) * fila(1) 
        + columna(2).Q * /fila(0) 
        + columna(2).Q * /fila(1) 
        + /fila(2) 
        + /fila(3) 

    d(6).AR =
          clr 

    d(6).SP =
          GND

    d(6).C =
          clk 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (19:31:18)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (19:31:18)
</CYPRESSTAG>
Messages:
  Information: All signals pre-placed in user design.


                                 C22V10
                 __________________________________________
            clk =| 1|                                  |24|* not used       
       not used *| 2|                                  |23|= columna(2)     
       not used *| 3|                                  |22|= columna(1)     
       not used *| 4|                                  |21|= d(6)           
       not used *| 5|                                  |20|= d(5)           
       not used *| 6|                                  |19|= d(4)           
       not used *| 7|                                  |18|= d(3)           
        fila(0) =| 8|                                  |17|= d(2)           
        fila(1) =| 9|                                  |16|= d(1)           
        fila(2) =|10|                                  |15|= d(0)           
        fila(3) =|11|                                  |14|= columna(0)     
       not used *|12|                                  |13|= clr            
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
  Information: Checking for duplicate NODE logic.
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (19:31:18)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    5  |   11  |
                 | Clock/Inputs       |    1  |    1  |
                 | I/O Macrocells     |   10  |   10  |
                 ______________________________________
                                          16  /   22   = 72  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  columna(0)      |   1  |   8  |
                 | 15  |  d(0)            |   7  |  10  |
                 | 16  |  d(1)            |   5  |  12  |
                 | 17  |  d(2)            |   6  |  14  |
                 | 18  |  d(3)            |   5  |  16  |
                 | 19  |  d(4)            |   5  |  16  |
                 | 20  |  d(5)            |   5  |  14  |
                 | 21  |  d(6)            |   5  |  12  |
                 | 22  |  columna(1)      |   1  |  10  |
                 | 23  |  columna(2)      |   1  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             41  / 121   = 33  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (19:31:18)

Messages:
  Information: Output file 'TECLADO.pin' created.
  Information: Output file 'TECLADO.jed' created.

  Usercode:    
  Checksum:    1513



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 19:31:18
