-- VHDL Entity alien_game_lib.five_bit_incrementer.symbol
--
-- Created:
--          by - viuhom.viuhom (linux-desktop9.tuni.fi)
--          at - 10:22:53 11/18/20
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY five_bit_incrementer IS
   PORT( 
      value  : IN     std_logic_vector (4 DOWNTO 0);
      result : OUT    std_logic_vector (4 DOWNTO 0)
   );

-- Declarations

END five_bit_incrementer ;

--
-- VHDL Architecture alien_game_lib.five_bit_incrementer.struct
--
-- Created:
--          by - viuhom.viuhom (linux-desktop9.tuni.fi)
--          at - 10:22:53 11/18/20
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.3 (Build 4)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

LIBRARY alien_game_lib;

ARCHITECTURE struct OF five_bit_incrementer IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL carry  : std_logic;
   SIGNAL carry1 : std_logic;
   SIGNAL carry2 : std_logic;
   SIGNAL carry3 : std_logic;
   SIGNAL dout   : std_logic;


   -- Component Declarations
   COMPONENT c1_t1_half_adder
   PORT (
      sw0   : IN     std_logic ;
      sw1   : IN     std_logic ;
      carry : OUT    std_logic ;
      sum   : OUT    std_logic 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : c1_t1_half_adder USE ENTITY alien_game_lib.c1_t1_half_adder;
   -- pragma synthesis_on


BEGIN

   -- ModuleWare code(v1.12) for instance 'U_3' of 'constval'
   dout <= '1';

   -- Instance port mappings.
   U_0 : c1_t1_half_adder
      PORT MAP (
         sw0   => value(0),
         sw1   => dout,
         carry => carry,
         sum   => result(0)
      );
   U_1 : c1_t1_half_adder
      PORT MAP (
         sw0   => value(1),
         sw1   => carry,
         carry => carry1,
         sum   => result(1)
      );
   U_2 : c1_t1_half_adder
      PORT MAP (
         sw0   => value(2),
         sw1   => carry1,
         carry => carry2,
         sum   => result(2)
      );
   U_4 : c1_t1_half_adder
      PORT MAP (
         sw0   => value(3),
         sw1   => carry2,
         carry => carry3,
         sum   => result(3)
      );
   U_5 : c1_t1_half_adder
      PORT MAP (
         sw0   => value(4),
         sw1   => carry3,
         carry => OPEN,
         sum   => result(4)
      );

END struct;
