#ifndef __C2K_TRACKER_CMIF_H__
#define __C2K_TRACKER_CMIF_H__

#include "reg_access.h"
#include "c2k_base_addr_cmif.h"

#define CMIF_C2K_TRACKER_REG_BASE                                     (CMIF_C2K_RAKE_TRACKER_OFFSET)
#define CMIF_TRK_PARAM_CFG_1XRTT                                      (CMIF_C2K_TRACKER_REG_BASE + 0x000000)
#define CMIF_TRK_PARAM_CFG_EVDO_PILOT                                 (CMIF_C2K_TRACKER_REG_BASE + 0x000004)
#define CMIF_TRK_PARAM_CFG_EVDO_MAC                                   (CMIF_C2K_TRACKER_REG_BASE + 0x000008)
#define CMIF_TRK_ACC_DRIFT_1XRTT(i)                                   (CMIF_C2K_TRACKER_REG_BASE + 0x00000C + ((i) * 0x4))
#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT                                 (CMIF_C2K_TRACKER_REG_BASE + 0x000014)
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC(i)                                (CMIF_C2K_TRACKER_REG_BASE + 0x000018 + ((i) * 0x4))
#define CMIF_TRK_DRIFT_UPDATED_1XRTT(i)                               (CMIF_C2K_TRACKER_REG_BASE + 0x000024 + ((i) * 0x4))
#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT                             (CMIF_C2K_TRACKER_REG_BASE + 0x00002C)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC(i)                            (CMIF_C2K_TRACKER_REG_BASE + 0x000030 + ((i) * 0x4))
#define CMIF_TRK_FNG_MIC_PWR_1XRTT(i)                                 (CMIF_C2K_TRACKER_REG_BASE + 0x00003C + ((i) * 0x4))
#define CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT(i)                            (CMIF_C2K_TRACKER_REG_BASE + 0x00004C + ((i) * 0x4))
#define CMIF_TRK_FNG_MIC_PWR_EVDO_MAC(i)                              (CMIF_C2K_TRACKER_REG_BASE + 0x000054 + ((i) * 0x4))
#define CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT(i)                            (CMIF_C2K_TRACKER_REG_BASE + 0x00006C + ((i) * 0x4))
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT(i)                       (CMIF_C2K_TRACKER_REG_BASE + 0x00007C + ((i) * 0x4))
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC(i)                         (CMIF_C2K_TRACKER_REG_BASE + 0x000084 + ((i) * 0x4))
#define CMIF_TRK_DRIFT_TH_1XRTT                                       (CMIF_C2K_TRACKER_REG_BASE + 0x00009C)
#define CMIF_TRK_DRIFT_TH_PILOT                                       (CMIF_C2K_TRACKER_REG_BASE + 0x0000A0)
#define CMIF_TRK_DRIFT_TH_MAC                                         (CMIF_C2K_TRACKER_REG_BASE + 0x0000A4)
#define CMIF_TRK_COMP_FACTOR_1XRTT                                    (CMIF_C2K_TRACKER_REG_BASE + 0x0000A8)
#define CMIF_TRK_COMP_FACTOR_PILOT                                    (CMIF_C2K_TRACKER_REG_BASE + 0x0000AC)
#define CMIF_TRK_COMP_FACTOR_MAC                                      (CMIF_C2K_TRACKER_REG_BASE + 0x0000B0)
#define CMIF_TRK_ALPHA_FACTOR_1XRTT                                   (CMIF_C2K_TRACKER_REG_BASE + 0x0000B4)
#define CMIF_TRK_ALPHA_FACTOR_PILOT                                   (CMIF_C2K_TRACKER_REG_BASE + 0x0000B8)
#define CMIF_TRK_ALPHA_FACTOR_MAC                                     (CMIF_C2K_TRACKER_REG_BASE + 0x0000BC)
#define CMIF_TRK_FAST_SLOT_NUM_1XRTT                                  (CMIF_C2K_TRACKER_REG_BASE + 0x0000C0)
#define CMIF_TRK_FAST_SLOT_NUM_PILOT                                  (CMIF_C2K_TRACKER_REG_BASE + 0x0000C4)
#define CMIF_TRK_FAST_SLOT_NUM_MAC                                    (CMIF_C2K_TRACKER_REG_BASE + 0x0000C8)
#define CMIF_TRK_OT_CONF_TH_1XRTT                                     (CMIF_C2K_TRACKER_REG_BASE + 0x0000CC)
#define CMIF_TRK_OT_CONF_TH_EVDO                                      (CMIF_C2K_TRACKER_REG_BASE + 0x0000D0)
#define CMIF_TRK_EL_VS_OT_TH_1XRTT                                    (CMIF_C2K_TRACKER_REG_BASE + 0x0000D4)
#define CMIF_TRK_EL_VS_OT_TH_EVDO                                     (CMIF_C2K_TRACKER_REG_BASE + 0x0000D8)
#define CMIF_TRK_A2O_PWR_TH_EVDO                                      (CMIF_C2K_TRACKER_REG_BASE + 0x0000DC)
#define CMIF_TRK_A2O_PWR_SHIFT_EVDO                                   (CMIF_C2K_TRACKER_REG_BASE + 0x0000E0)

#define M_CMIF_TRK_PARAM_CFG_1XRTT_RD()                               REG_READ(CMIF_TRK_PARAM_CFG_1XRTT)
#define M_CMIF_TRK_PARAM_CFG_EVDO_PILOT_RD()                          REG_READ(CMIF_TRK_PARAM_CFG_EVDO_PILOT)
#define M_CMIF_TRK_PARAM_CFG_EVDO_MAC_RD()                            REG_READ(CMIF_TRK_PARAM_CFG_EVDO_MAC)
#define M_CMIF_TRK_ACC_DRIFT_1XRTT_RD(i)                              REG_READ(CMIF_TRK_ACC_DRIFT_1XRTT(i))
#define M_CMIF_TRK_ACC_DRIFT_EVDO_PILOT_RD()                          REG_READ(CMIF_TRK_ACC_DRIFT_EVDO_PILOT)
#define M_CMIF_TRK_ACC_DRIFT_EVDO_MAC_RD(i)                           REG_READ(CMIF_TRK_ACC_DRIFT_EVDO_MAC(i))
#define M_CMIF_TRK_DRIFT_UPDATED_1XRTT_RD(i)                          REG_READ(CMIF_TRK_DRIFT_UPDATED_1XRTT(i))
#define M_CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_RD()                      REG_READ(CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT)
#define M_CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_RD(i)                       REG_READ(CMIF_TRK_DRIFT_UPDATED_EVDO_MAC(i))
#define M_CMIF_TRK_FNG_MIC_PWR_1XRTT_RD(i)                            REG_READ(CMIF_TRK_FNG_MIC_PWR_1XRTT(i))
#define M_CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_RD(i)                       REG_READ(CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT(i))
#define M_CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_RD(i)                         REG_READ(CMIF_TRK_FNG_MIC_PWR_EVDO_MAC(i))
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_RD(i)                       REG_READ(CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT(i))
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_RD(i)                  REG_READ(CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT(i))
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_RD(i)                    REG_READ(CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC(i))
#define M_CMIF_TRK_DRIFT_TH_1XRTT_RD()                                REG_READ(CMIF_TRK_DRIFT_TH_1XRTT)
#define M_CMIF_TRK_DRIFT_TH_PILOT_RD()                                REG_READ(CMIF_TRK_DRIFT_TH_PILOT)
#define M_CMIF_TRK_DRIFT_TH_MAC_RD()                                  REG_READ(CMIF_TRK_DRIFT_TH_MAC)
#define M_CMIF_TRK_COMP_FACTOR_1XRTT_RD()                             REG_READ(CMIF_TRK_COMP_FACTOR_1XRTT)
#define M_CMIF_TRK_COMP_FACTOR_PILOT_RD()                             REG_READ(CMIF_TRK_COMP_FACTOR_PILOT)
#define M_CMIF_TRK_COMP_FACTOR_MAC_RD()                               REG_READ(CMIF_TRK_COMP_FACTOR_MAC)
#define M_CMIF_TRK_ALPHA_FACTOR_1XRTT_RD()                            REG_READ(CMIF_TRK_ALPHA_FACTOR_1XRTT)
#define M_CMIF_TRK_ALPHA_FACTOR_PILOT_RD()                            REG_READ(CMIF_TRK_ALPHA_FACTOR_PILOT)
#define M_CMIF_TRK_ALPHA_FACTOR_MAC_RD()                              REG_READ(CMIF_TRK_ALPHA_FACTOR_MAC)
#define M_CMIF_TRK_FAST_SLOT_NUM_1XRTT_RD()                           REG_READ(CMIF_TRK_FAST_SLOT_NUM_1XRTT)
#define M_CMIF_TRK_FAST_SLOT_NUM_PILOT_RD()                           REG_READ(CMIF_TRK_FAST_SLOT_NUM_PILOT)
#define M_CMIF_TRK_FAST_SLOT_NUM_MAC_RD()                             REG_READ(CMIF_TRK_FAST_SLOT_NUM_MAC)
#define M_CMIF_TRK_OT_CONF_TH_1XRTT_RD()                              REG_READ(CMIF_TRK_OT_CONF_TH_1XRTT)
#define M_CMIF_TRK_OT_CONF_TH_EVDO_RD()                               REG_READ(CMIF_TRK_OT_CONF_TH_EVDO)
#define M_CMIF_TRK_EL_VS_OT_TH_1XRTT_RD()                             REG_READ(CMIF_TRK_EL_VS_OT_TH_1XRTT)
#define M_CMIF_TRK_EL_VS_OT_TH_EVDO_RD()                              REG_READ(CMIF_TRK_EL_VS_OT_TH_EVDO)
#define M_CMIF_TRK_A2O_PWR_TH_EVDO_RD()                               REG_READ(CMIF_TRK_A2O_PWR_TH_EVDO)
#define M_CMIF_TRK_A2O_PWR_SHIFT_EVDO_RD()                            REG_READ(CMIF_TRK_A2O_PWR_SHIFT_EVDO)

#define M_CMIF_TRK_PARAM_CFG_1XRTT_WR(reg)                            REG_WRITE(CMIF_TRK_PARAM_CFG_1XRTT, reg)
#define M_CMIF_TRK_PARAM_CFG_EVDO_PILOT_WR(reg)                       REG_WRITE(CMIF_TRK_PARAM_CFG_EVDO_PILOT, reg)
#define M_CMIF_TRK_PARAM_CFG_EVDO_MAC_WR(reg)                         REG_WRITE(CMIF_TRK_PARAM_CFG_EVDO_MAC, reg)
#define M_CMIF_TRK_ACC_DRIFT_1XRTT_WR(i, reg)                         REG_WRITE(CMIF_TRK_ACC_DRIFT_1XRTT(i), reg)
#define M_CMIF_TRK_ACC_DRIFT_EVDO_PILOT_WR(reg)                       REG_WRITE(CMIF_TRK_ACC_DRIFT_EVDO_PILOT, reg)
#define M_CMIF_TRK_ACC_DRIFT_EVDO_MAC_WR(i, reg)                      REG_WRITE(CMIF_TRK_ACC_DRIFT_EVDO_MAC(i), reg)
#define M_CMIF_TRK_DRIFT_UPDATED_1XRTT_WR(i, reg)                     REG_WRITE(CMIF_TRK_DRIFT_UPDATED_1XRTT(i), reg)
#define M_CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_WR(reg)                   REG_WRITE(CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT, reg)
#define M_CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_WR(i, reg)                  REG_WRITE(CMIF_TRK_DRIFT_UPDATED_EVDO_MAC(i), reg)
#define M_CMIF_TRK_FNG_MIC_PWR_1XRTT_WR(i, reg)                       REG_WRITE(CMIF_TRK_FNG_MIC_PWR_1XRTT(i), reg)
#define M_CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_WR(i, reg)                  REG_WRITE(CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT(i), reg)
#define M_CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_WR(i, reg)                    REG_WRITE(CMIF_TRK_FNG_MIC_PWR_EVDO_MAC(i), reg)
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_WR(i, reg)                  REG_WRITE(CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT(i), reg)
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_WR(i, reg)             REG_WRITE(CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT(i), reg)
#define M_CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_WR(i, reg)               REG_WRITE(CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC(i), reg)
#define M_CMIF_TRK_DRIFT_TH_1XRTT_WR(reg)                             REG_WRITE(CMIF_TRK_DRIFT_TH_1XRTT, reg)
#define M_CMIF_TRK_DRIFT_TH_PILOT_WR(reg)                             REG_WRITE(CMIF_TRK_DRIFT_TH_PILOT, reg)
#define M_CMIF_TRK_DRIFT_TH_MAC_WR(reg)                               REG_WRITE(CMIF_TRK_DRIFT_TH_MAC, reg)
#define M_CMIF_TRK_COMP_FACTOR_1XRTT_WR(reg)                          REG_WRITE(CMIF_TRK_COMP_FACTOR_1XRTT, reg)
#define M_CMIF_TRK_COMP_FACTOR_PILOT_WR(reg)                          REG_WRITE(CMIF_TRK_COMP_FACTOR_PILOT, reg)
#define M_CMIF_TRK_COMP_FACTOR_MAC_WR(reg)                            REG_WRITE(CMIF_TRK_COMP_FACTOR_MAC, reg)
#define M_CMIF_TRK_ALPHA_FACTOR_1XRTT_WR(reg)                         REG_WRITE(CMIF_TRK_ALPHA_FACTOR_1XRTT, reg)
#define M_CMIF_TRK_ALPHA_FACTOR_PILOT_WR(reg)                         REG_WRITE(CMIF_TRK_ALPHA_FACTOR_PILOT, reg)
#define M_CMIF_TRK_ALPHA_FACTOR_MAC_WR(reg)                           REG_WRITE(CMIF_TRK_ALPHA_FACTOR_MAC, reg)
#define M_CMIF_TRK_FAST_SLOT_NUM_1XRTT_WR(reg)                        REG_WRITE(CMIF_TRK_FAST_SLOT_NUM_1XRTT, reg)
#define M_CMIF_TRK_FAST_SLOT_NUM_PILOT_WR(reg)                        REG_WRITE(CMIF_TRK_FAST_SLOT_NUM_PILOT, reg)
#define M_CMIF_TRK_FAST_SLOT_NUM_MAC_WR(reg)                          REG_WRITE(CMIF_TRK_FAST_SLOT_NUM_MAC, reg)
#define M_CMIF_TRK_OT_CONF_TH_1XRTT_WR(reg)                           REG_WRITE(CMIF_TRK_OT_CONF_TH_1XRTT, reg)
#define M_CMIF_TRK_OT_CONF_TH_EVDO_WR(reg)                            REG_WRITE(CMIF_TRK_OT_CONF_TH_EVDO, reg)
#define M_CMIF_TRK_EL_VS_OT_TH_1XRTT_WR(reg)                          REG_WRITE(CMIF_TRK_EL_VS_OT_TH_1XRTT, reg)
#define M_CMIF_TRK_EL_VS_OT_TH_EVDO_WR(reg)                           REG_WRITE(CMIF_TRK_EL_VS_OT_TH_EVDO, reg)
#define M_CMIF_TRK_A2O_PWR_TH_EVDO_WR(reg)                            REG_WRITE(CMIF_TRK_A2O_PWR_TH_EVDO, reg)
#define M_CMIF_TRK_A2O_PWR_SHIFT_EVDO_WR(reg)                         REG_WRITE(CMIF_TRK_A2O_PWR_SHIFT_EVDO, reg)

#define CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_O2A_H_BIT_LSB               (16)
#define CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_O2A_H_BIT_WIDTH             (16)
#define CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_O2A_H_BIT_MASK              ((UINT32) (((1<<CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_O2A_H_BIT_WIDTH)-1) << CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_O2A_H_BIT_LSB) )
#define CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_O2A_H_FLD_WR(reg, val)      (reg |= (val) << CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_O2A_H_BIT_LSB)
#define CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_O2A_H_FLD_RD()              ((M_CMIF_TRK_PARAM_CFG_1XRTT_RD() & CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_O2A_H_BIT_MASK) >> CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_O2A_H_BIT_LSB)

#define CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_A2O_H_BIT_LSB               (0)
#define CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_A2O_H_BIT_WIDTH             (16)
#define CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_A2O_H_BIT_MASK              ((UINT32) (((1<<CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_A2O_H_BIT_WIDTH)-1) << CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_A2O_H_BIT_LSB) )
#define CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_A2O_H_FLD_WR(reg, val)      (reg |= (val) << CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_A2O_H_BIT_LSB)
#define CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_A2O_H_FLD_RD()              ((M_CMIF_TRK_PARAM_CFG_1XRTT_RD() & CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_A2O_H_BIT_MASK) >> CMIF_TRK_PARAM_CFG_1XRTT_PWR_TSHD_A2O_H_BIT_LSB)

#define CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_O2A_BIT_LSB            (16)
#define CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_O2A_BIT_WIDTH          (16)
#define CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_O2A_BIT_MASK           ((UINT32) (((1<<CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_O2A_BIT_WIDTH)-1) << CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_O2A_BIT_LSB) )
#define CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_O2A_FLD_WR(reg, val)   (reg |= (val) << CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_O2A_BIT_LSB)
#define CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_O2A_FLD_RD()           ((M_CMIF_TRK_PARAM_CFG_EVDO_PILOT_RD() & CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_O2A_BIT_MASK) >> CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_O2A_BIT_LSB)

#define CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_A2O_BIT_LSB            (0)
#define CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_A2O_BIT_WIDTH          (16)
#define CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_A2O_BIT_MASK           ((UINT32) (((1<<CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_A2O_BIT_WIDTH)-1) << CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_A2O_BIT_LSB) )
#define CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_A2O_FLD_WR(reg, val)   (reg |= (val) << CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_A2O_BIT_LSB)
#define CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_A2O_FLD_RD()           ((M_CMIF_TRK_PARAM_CFG_EVDO_PILOT_RD() & CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_A2O_BIT_MASK) >> CMIF_TRK_PARAM_CFG_EVDO_PILOT_PWR_TSHD_A2O_BIT_LSB)

#define CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_O2A_BIT_LSB              (16)
#define CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_O2A_BIT_WIDTH            (16)
#define CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_O2A_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_O2A_BIT_WIDTH)-1) << CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_O2A_BIT_LSB) )
#define CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_O2A_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_O2A_BIT_LSB)
#define CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_O2A_FLD_RD()             ((M_CMIF_TRK_PARAM_CFG_EVDO_MAC_RD() & CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_O2A_BIT_MASK) >> CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_O2A_BIT_LSB)

#define CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_A2O_BIT_LSB              (0)
#define CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_A2O_BIT_WIDTH            (16)
#define CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_A2O_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_A2O_BIT_WIDTH)-1) << CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_A2O_BIT_LSB) )
#define CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_A2O_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_A2O_BIT_LSB)
#define CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_A2O_FLD_RD()             ((M_CMIF_TRK_PARAM_CFG_EVDO_MAC_RD() & CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_A2O_BIT_MASK) >> CMIF_TRK_PARAM_CFG_EVDO_MAC_PWR_TSHD_A2O_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_3_BIT_LSB           (24)
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_3_BIT_WIDTH         (8)
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_3_BIT_MASK          ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_3_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_3_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_3_FLD_WR(reg, val)  (reg |= (val) << CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_3_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_3_FLD_RD(i)         ((M_CMIF_TRK_ACC_DRIFT_1XRTT_RD(i) & CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_3_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_3_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_2_BIT_LSB           (16)
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_2_BIT_WIDTH         (8)
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_2_BIT_MASK          ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_2_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_2_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_2_FLD_WR(reg, val)  (reg |= (val) << CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_2_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_2_FLD_RD(i)         ((M_CMIF_TRK_ACC_DRIFT_1XRTT_RD(i) & CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_2_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_2_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_1_BIT_LSB           (8)
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_1_BIT_WIDTH         (8)
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_1_BIT_MASK          ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_1_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_1_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_1_FLD_WR(reg, val)  (reg |= (val) << CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_1_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_1_FLD_RD(i)         ((M_CMIF_TRK_ACC_DRIFT_1XRTT_RD(i) & CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_1_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_1_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_0_BIT_LSB           (0)
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_0_BIT_WIDTH         (8)
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_0_BIT_MASK          ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_0_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_0_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_0_FLD_WR(reg, val)  (reg |= (val) << CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_0_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_0_FLD_RD(i)         ((M_CMIF_TRK_ACC_DRIFT_1XRTT_RD(i) & CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_0_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_1XRTT_ACC_DRIFT_FNG_4N_0_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_2_BIT_LSB         (16)
#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_2_BIT_WIDTH       (8)
#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_2_BIT_MASK        ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_2_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_2_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_2_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_2_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_2_FLD_RD()        ((M_CMIF_TRK_ACC_DRIFT_EVDO_PILOT_RD() & CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_2_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_2_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_1_BIT_LSB         (8)
#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_1_BIT_WIDTH       (8)
#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_1_BIT_MASK        ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_1_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_1_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_1_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_1_FLD_RD()        ((M_CMIF_TRK_ACC_DRIFT_EVDO_PILOT_RD() & CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_1_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_1_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_0_BIT_LSB         (0)
#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_0_BIT_WIDTH       (8)
#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_0_BIT_MASK        ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_0_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_0_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_0_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_0_FLD_RD()        ((M_CMIF_TRK_ACC_DRIFT_EVDO_PILOT_RD() & CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_0_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_EVDO_PILOT_ACC_DRIFT_FNG_0_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_3_BIT_LSB        (24)
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_3_BIT_WIDTH      (8)
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_3_BIT_MASK       ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_3_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_3_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_3_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_3_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_3_FLD_RD(i)      ((M_CMIF_TRK_ACC_DRIFT_EVDO_MAC_RD(i) & CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_3_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_3_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_2_BIT_LSB        (16)
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_2_BIT_WIDTH      (8)
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_2_BIT_MASK       ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_2_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_2_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_2_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_2_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_2_FLD_RD(i)      ((M_CMIF_TRK_ACC_DRIFT_EVDO_MAC_RD(i) & CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_2_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_2_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_1_BIT_LSB        (8)
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_1_BIT_WIDTH      (8)
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_1_BIT_MASK       ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_1_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_1_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_1_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_1_FLD_RD(i)      ((M_CMIF_TRK_ACC_DRIFT_EVDO_MAC_RD(i) & CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_1_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_1_BIT_LSB)

#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_0_BIT_LSB        (0)
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_0_BIT_WIDTH      (8)
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_0_BIT_MASK       ((UINT32) (((1<<CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_0_BIT_WIDTH)-1) << CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_0_BIT_LSB) )
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_0_BIT_LSB)
#define CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_0_FLD_RD(i)      ((M_CMIF_TRK_ACC_DRIFT_EVDO_MAC_RD(i) & CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_0_BIT_MASK) >> CMIF_TRK_ACC_DRIFT_EVDO_MAC_ACC_DRIFT_FNG_4N_0_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_3_BIT_LSB   (24)
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_3_BIT_WIDTH (8)
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_3_BIT_MASK  ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_3_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_3_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_3_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_3_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_3_FLD_RD(i) ((M_CMIF_TRK_DRIFT_UPDATED_1XRTT_RD(i) & CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_3_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_3_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_2_BIT_LSB   (16)
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_2_BIT_WIDTH (8)
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_2_BIT_MASK  ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_2_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_2_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_2_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_2_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_2_FLD_RD(i) ((M_CMIF_TRK_DRIFT_UPDATED_1XRTT_RD(i) & CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_2_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_2_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_1_BIT_LSB   (8)
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_1_BIT_WIDTH (8)
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_1_BIT_MASK  ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_1_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_1_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_1_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_1_FLD_RD(i) ((M_CMIF_TRK_DRIFT_UPDATED_1XRTT_RD(i) & CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_1_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_1_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_0_BIT_LSB   (0)
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_0_BIT_WIDTH (8)
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_0_BIT_MASK  ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_0_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_0_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_0_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_0_FLD_RD(i) ((M_CMIF_TRK_DRIFT_UPDATED_1XRTT_RD(i) & CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_0_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_1XRTT_DRIFT_UPDATED_FNG_4N_0_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_2_BIT_LSB (16)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_2_BIT_WIDTH (8)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_2_BIT_MASK ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_2_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_2_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_2_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_2_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_2_FLD_RD() ((M_CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_RD() & CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_2_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_2_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_1_BIT_LSB (8)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_1_BIT_WIDTH (8)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_1_BIT_MASK ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_1_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_1_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_1_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_1_FLD_RD() ((M_CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_RD() & CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_1_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_1_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_0_BIT_LSB (0)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_0_BIT_WIDTH (8)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_0_BIT_MASK ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_0_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_0_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_0_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_0_FLD_RD() ((M_CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_RD() & CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_0_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_EVDO_PILOT_DRIFT_UPDATED_FNG_0_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_3_BIT_LSB (24)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_3_BIT_WIDTH (8)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_3_BIT_MASK ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_3_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_3_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_3_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_3_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_3_FLD_RD(i) ((M_CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_RD(i) & CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_3_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_3_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_2_BIT_LSB (16)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_2_BIT_WIDTH (8)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_2_BIT_MASK ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_2_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_2_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_2_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_2_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_2_FLD_RD(i) ((M_CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_RD(i) & CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_2_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_2_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_1_BIT_LSB (8)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_1_BIT_WIDTH (8)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_1_BIT_MASK ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_1_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_1_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_1_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_1_FLD_RD(i) ((M_CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_RD(i) & CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_1_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_1_BIT_LSB)

#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_0_BIT_LSB (0)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_0_BIT_WIDTH (8)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_0_BIT_MASK ((UINT32) (((1<<CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_0_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_0_BIT_LSB) )
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_0_BIT_LSB)
#define CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_0_FLD_RD(i) ((M_CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_RD(i) & CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_0_BIT_MASK) >> CMIF_TRK_DRIFT_UPDATED_EVDO_MAC_DRIFT_UPDATED_FNG_4N_0_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_1_BIT_LSB           (16)
#define CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_1_BIT_WIDTH         (16)
#define CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_1_BIT_MASK          ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_1_FLD_WR(reg, val)  (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_1_FLD_RD(i)         ((M_CMIF_TRK_FNG_MIC_PWR_1XRTT_RD(i) & CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_0_BIT_LSB           (0)
#define CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_0_BIT_WIDTH         (16)
#define CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_0_BIT_MASK          ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_0_FLD_WR(reg, val)  (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_0_FLD_RD(i)         ((M_CMIF_TRK_FNG_MIC_PWR_1XRTT_RD(i) & CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_1XRTT_FNG_MIC_PWR_2N_0_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_1_BIT_LSB      (16)
#define CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_1_BIT_WIDTH    (16)
#define CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_1_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_1_FLD_RD(i)    ((M_CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_RD(i) & CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_0_BIT_LSB      (0)
#define CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_0_BIT_WIDTH    (16)
#define CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_0_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_0_FLD_RD(i)    ((M_CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_RD(i) & CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_EVDO_PILOT_FNG_MIC_PWR_2N_0_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_1_BIT_LSB        (16)
#define CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_1_BIT_WIDTH      (16)
#define CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_1_BIT_MASK       ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_1_FLD_RD(i)      ((M_CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_RD(i) & CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_0_BIT_LSB        (0)
#define CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_0_BIT_WIDTH      (16)
#define CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_0_BIT_MASK       ((UINT32) (((1<<CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_0_FLD_RD(i)      ((M_CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_RD(i) & CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_FNG_MIC_PWR_EVDO_MAC_FNG_MIC_PWR_2N_0_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_1_BIT_LSB (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_1_BIT_MASK ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_1_FLD_RD(i) ((M_CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_0_BIT_LSB (0)
#define CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_0_BIT_MASK ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_0_FLD_RD(i) ((M_CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_1XRTT_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_1_BIT_LSB (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_1_BIT_MASK ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_1_FLD_RD(i) ((M_CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_0_BIT_LSB (0)
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_0_BIT_MASK ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_0_FLD_RD(i) ((M_CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_PILOT_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_1_BIT_LSB (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_1_BIT_MASK ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_1_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_1_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_1_FLD_RD(i) ((M_CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_1_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_1_BIT_LSB)

#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_0_BIT_LSB (0)
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH (16)
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_0_BIT_MASK ((UINT32) (((1<<CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_0_BIT_WIDTH)-1) << CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_0_BIT_LSB) )
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)
#define CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_0_FLD_RD(i) ((M_CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_RD(i) & CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_0_BIT_MASK) >> CMIF_TRK_INIT_FNG_MIC_PWR_EVDO_MAC_INIT_FNG_MIC_PWR_2N_0_BIT_LSB)

#define CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_SLOW_BIT_LSB           (16)
#define CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_SLOW_BIT_WIDTH         (16)
#define CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_SLOW_BIT_MASK          ((UINT32) (((1<<CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_SLOW_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_SLOW_BIT_LSB) )
#define CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_SLOW_FLD_WR(reg, val)  (reg |= (val) << CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_SLOW_BIT_LSB)
#define CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_SLOW_FLD_RD()          ((M_CMIF_TRK_DRIFT_TH_1XRTT_RD() & CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_SLOW_BIT_MASK) >> CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_SLOW_BIT_LSB)

#define CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_FAST_BIT_LSB           (0)
#define CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_FAST_BIT_WIDTH         (16)
#define CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_FAST_BIT_MASK          ((UINT32) (((1<<CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_FAST_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_FAST_BIT_LSB) )
#define CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_FAST_FLD_WR(reg, val)  (reg |= (val) << CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_FAST_BIT_LSB)
#define CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_FAST_FLD_RD()          ((M_CMIF_TRK_DRIFT_TH_1XRTT_RD() & CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_FAST_BIT_MASK) >> CMIF_TRK_DRIFT_TH_1XRTT_DRIFT_TH_1XRTT_FAST_BIT_LSB)

#define CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_SLOW_BIT_LSB           (16)
#define CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_SLOW_BIT_WIDTH         (16)
#define CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_SLOW_BIT_MASK          ((UINT32) (((1<<CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_SLOW_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_SLOW_BIT_LSB) )
#define CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_SLOW_FLD_WR(reg, val)  (reg |= (val) << CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_SLOW_BIT_LSB)
#define CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_SLOW_FLD_RD()          ((M_CMIF_TRK_DRIFT_TH_PILOT_RD() & CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_SLOW_BIT_MASK) >> CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_SLOW_BIT_LSB)

#define CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_FAST_BIT_LSB           (0)
#define CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_FAST_BIT_WIDTH         (16)
#define CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_FAST_BIT_MASK          ((UINT32) (((1<<CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_FAST_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_FAST_BIT_LSB) )
#define CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_FAST_FLD_WR(reg, val)  (reg |= (val) << CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_FAST_BIT_LSB)
#define CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_FAST_FLD_RD()          ((M_CMIF_TRK_DRIFT_TH_PILOT_RD() & CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_FAST_BIT_MASK) >> CMIF_TRK_DRIFT_TH_PILOT_DRIFT_TH_PILOT_FAST_BIT_LSB)

#define CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_SLOW_BIT_LSB               (16)
#define CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_SLOW_BIT_WIDTH             (16)
#define CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_SLOW_BIT_MASK              ((UINT32) (((1<<CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_SLOW_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_SLOW_BIT_LSB) )
#define CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_SLOW_FLD_WR(reg, val)      (reg |= (val) << CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_SLOW_BIT_LSB)
#define CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_SLOW_FLD_RD()              ((M_CMIF_TRK_DRIFT_TH_MAC_RD() & CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_SLOW_BIT_MASK) >> CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_SLOW_BIT_LSB)

#define CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_FAST_BIT_LSB               (0)
#define CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_FAST_BIT_WIDTH             (16)
#define CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_FAST_BIT_MASK              ((UINT32) (((1<<CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_FAST_BIT_WIDTH)-1) << CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_FAST_BIT_LSB) )
#define CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_FAST_FLD_WR(reg, val)      (reg |= (val) << CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_FAST_BIT_LSB)
#define CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_FAST_FLD_RD()              ((M_CMIF_TRK_DRIFT_TH_MAC_RD() & CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_FAST_BIT_MASK) >> CMIF_TRK_DRIFT_TH_MAC_DRIFT_TH_MAC_FAST_BIT_LSB)

#define CMIF_TRK_COMP_FACTOR_1XRTT_COMP_FACTOR_1XRTT_BIT_LSB          (0)
#define CMIF_TRK_COMP_FACTOR_1XRTT_COMP_FACTOR_1XRTT_BIT_WIDTH        (32)
#define CMIF_TRK_COMP_FACTOR_1XRTT_COMP_FACTOR_1XRTT_BIT_MASK         ((UINT32) (((1<<CMIF_TRK_COMP_FACTOR_1XRTT_COMP_FACTOR_1XRTT_BIT_WIDTH)-1) << CMIF_TRK_COMP_FACTOR_1XRTT_COMP_FACTOR_1XRTT_BIT_LSB) )
#define CMIF_TRK_COMP_FACTOR_1XRTT_COMP_FACTOR_1XRTT_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_COMP_FACTOR_1XRTT_COMP_FACTOR_1XRTT_BIT_LSB)
#define CMIF_TRK_COMP_FACTOR_1XRTT_COMP_FACTOR_1XRTT_FLD_RD()         ((M_CMIF_TRK_COMP_FACTOR_1XRTT_RD() & CMIF_TRK_COMP_FACTOR_1XRTT_COMP_FACTOR_1XRTT_BIT_MASK) >> CMIF_TRK_COMP_FACTOR_1XRTT_COMP_FACTOR_1XRTT_BIT_LSB)

#define CMIF_TRK_COMP_FACTOR_PILOT_COMP_FACTOR_PILOT_BIT_LSB          (0)
#define CMIF_TRK_COMP_FACTOR_PILOT_COMP_FACTOR_PILOT_BIT_WIDTH        (32)
#define CMIF_TRK_COMP_FACTOR_PILOT_COMP_FACTOR_PILOT_BIT_MASK         ((UINT32) (((1<<CMIF_TRK_COMP_FACTOR_PILOT_COMP_FACTOR_PILOT_BIT_WIDTH)-1) << CMIF_TRK_COMP_FACTOR_PILOT_COMP_FACTOR_PILOT_BIT_LSB) )
#define CMIF_TRK_COMP_FACTOR_PILOT_COMP_FACTOR_PILOT_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_COMP_FACTOR_PILOT_COMP_FACTOR_PILOT_BIT_LSB)
#define CMIF_TRK_COMP_FACTOR_PILOT_COMP_FACTOR_PILOT_FLD_RD()         ((M_CMIF_TRK_COMP_FACTOR_PILOT_RD() & CMIF_TRK_COMP_FACTOR_PILOT_COMP_FACTOR_PILOT_BIT_MASK) >> CMIF_TRK_COMP_FACTOR_PILOT_COMP_FACTOR_PILOT_BIT_LSB)

#define CMIF_TRK_COMP_FACTOR_MAC_COMP_FACTOR_MAC_BIT_LSB              (0)
#define CMIF_TRK_COMP_FACTOR_MAC_COMP_FACTOR_MAC_BIT_WIDTH            (32)
#define CMIF_TRK_COMP_FACTOR_MAC_COMP_FACTOR_MAC_BIT_MASK             ((UINT32) (((1<<CMIF_TRK_COMP_FACTOR_MAC_COMP_FACTOR_MAC_BIT_WIDTH)-1) << CMIF_TRK_COMP_FACTOR_MAC_COMP_FACTOR_MAC_BIT_LSB) )
#define CMIF_TRK_COMP_FACTOR_MAC_COMP_FACTOR_MAC_FLD_WR(reg, val)     (reg |= (val) << CMIF_TRK_COMP_FACTOR_MAC_COMP_FACTOR_MAC_BIT_LSB)
#define CMIF_TRK_COMP_FACTOR_MAC_COMP_FACTOR_MAC_FLD_RD()             ((M_CMIF_TRK_COMP_FACTOR_MAC_RD() & CMIF_TRK_COMP_FACTOR_MAC_COMP_FACTOR_MAC_BIT_MASK) >> CMIF_TRK_COMP_FACTOR_MAC_COMP_FACTOR_MAC_BIT_LSB)

#define CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_SLOW_BIT_LSB   (16)
#define CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_SLOW_BIT_WIDTH (16)
#define CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_SLOW_BIT_MASK  ((UINT32) (((1<<CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_SLOW_BIT_WIDTH)-1) << CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_SLOW_BIT_LSB) )
#define CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_SLOW_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_SLOW_BIT_LSB)
#define CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_SLOW_FLD_RD()  ((M_CMIF_TRK_ALPHA_FACTOR_1XRTT_RD() & CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_SLOW_BIT_MASK) >> CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_SLOW_BIT_LSB)

#define CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_FAST_BIT_LSB   (0)
#define CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_FAST_BIT_WIDTH (16)
#define CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_FAST_BIT_MASK  ((UINT32) (((1<<CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_FAST_BIT_WIDTH)-1) << CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_FAST_BIT_LSB) )
#define CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_FAST_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_FAST_BIT_LSB)
#define CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_FAST_FLD_RD()  ((M_CMIF_TRK_ALPHA_FACTOR_1XRTT_RD() & CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_FAST_BIT_MASK) >> CMIF_TRK_ALPHA_FACTOR_1XRTT_ALPHA_FACTOR_1XRTT_FAST_BIT_LSB)

#define CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_SLOW_BIT_LSB   (16)
#define CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_SLOW_BIT_WIDTH (16)
#define CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_SLOW_BIT_MASK  ((UINT32) (((1<<CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_SLOW_BIT_WIDTH)-1) << CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_SLOW_BIT_LSB) )
#define CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_SLOW_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_SLOW_BIT_LSB)
#define CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_SLOW_FLD_RD()  ((M_CMIF_TRK_ALPHA_FACTOR_PILOT_RD() & CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_SLOW_BIT_MASK) >> CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_SLOW_BIT_LSB)

#define CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_FAST_BIT_LSB   (0)
#define CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_FAST_BIT_WIDTH (16)
#define CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_FAST_BIT_MASK  ((UINT32) (((1<<CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_FAST_BIT_WIDTH)-1) << CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_FAST_BIT_LSB) )
#define CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_FAST_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_FAST_BIT_LSB)
#define CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_FAST_FLD_RD()  ((M_CMIF_TRK_ALPHA_FACTOR_PILOT_RD() & CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_FAST_BIT_MASK) >> CMIF_TRK_ALPHA_FACTOR_PILOT_ALPHA_FACTOR_PILOT_FAST_BIT_LSB)

#define CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_SLOW_BIT_LSB       (16)
#define CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_SLOW_BIT_WIDTH     (16)
#define CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_SLOW_BIT_MASK      ((UINT32) (((1<<CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_SLOW_BIT_WIDTH)-1) << CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_SLOW_BIT_LSB) )
#define CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_SLOW_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_SLOW_BIT_LSB)
#define CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_SLOW_FLD_RD()      ((M_CMIF_TRK_ALPHA_FACTOR_MAC_RD() & CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_SLOW_BIT_MASK) >> CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_SLOW_BIT_LSB)

#define CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_FAST_BIT_LSB       (0)
#define CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_FAST_BIT_WIDTH     (16)
#define CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_FAST_BIT_MASK      ((UINT32) (((1<<CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_FAST_BIT_WIDTH)-1) << CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_FAST_BIT_LSB) )
#define CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_FAST_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_FAST_BIT_LSB)
#define CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_FAST_FLD_RD()      ((M_CMIF_TRK_ALPHA_FACTOR_MAC_RD() & CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_FAST_BIT_MASK) >> CMIF_TRK_ALPHA_FACTOR_MAC_ALPHA_FACTOR_MAC_FAST_BIT_LSB)

#define CMIF_TRK_FAST_SLOT_NUM_1XRTT_FAST_SLOT_NUM_1XRTT_BIT_LSB      (0)
#define CMIF_TRK_FAST_SLOT_NUM_1XRTT_FAST_SLOT_NUM_1XRTT_BIT_WIDTH    (32)
#define CMIF_TRK_FAST_SLOT_NUM_1XRTT_FAST_SLOT_NUM_1XRTT_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_FAST_SLOT_NUM_1XRTT_FAST_SLOT_NUM_1XRTT_BIT_WIDTH)-1) << CMIF_TRK_FAST_SLOT_NUM_1XRTT_FAST_SLOT_NUM_1XRTT_BIT_LSB) )
#define CMIF_TRK_FAST_SLOT_NUM_1XRTT_FAST_SLOT_NUM_1XRTT_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_FAST_SLOT_NUM_1XRTT_FAST_SLOT_NUM_1XRTT_BIT_LSB)
#define CMIF_TRK_FAST_SLOT_NUM_1XRTT_FAST_SLOT_NUM_1XRTT_FLD_RD()     ((M_CMIF_TRK_FAST_SLOT_NUM_1XRTT_RD() & CMIF_TRK_FAST_SLOT_NUM_1XRTT_FAST_SLOT_NUM_1XRTT_BIT_MASK) >> CMIF_TRK_FAST_SLOT_NUM_1XRTT_FAST_SLOT_NUM_1XRTT_BIT_LSB)

#define CMIF_TRK_FAST_SLOT_NUM_PILOT_FAST_SLOT_NUM_PILOT_BIT_LSB      (0)
#define CMIF_TRK_FAST_SLOT_NUM_PILOT_FAST_SLOT_NUM_PILOT_BIT_WIDTH    (32)
#define CMIF_TRK_FAST_SLOT_NUM_PILOT_FAST_SLOT_NUM_PILOT_BIT_MASK     ((UINT32) (((1<<CMIF_TRK_FAST_SLOT_NUM_PILOT_FAST_SLOT_NUM_PILOT_BIT_WIDTH)-1) << CMIF_TRK_FAST_SLOT_NUM_PILOT_FAST_SLOT_NUM_PILOT_BIT_LSB) )
#define CMIF_TRK_FAST_SLOT_NUM_PILOT_FAST_SLOT_NUM_PILOT_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_FAST_SLOT_NUM_PILOT_FAST_SLOT_NUM_PILOT_BIT_LSB)
#define CMIF_TRK_FAST_SLOT_NUM_PILOT_FAST_SLOT_NUM_PILOT_FLD_RD()     ((M_CMIF_TRK_FAST_SLOT_NUM_PILOT_RD() & CMIF_TRK_FAST_SLOT_NUM_PILOT_FAST_SLOT_NUM_PILOT_BIT_MASK) >> CMIF_TRK_FAST_SLOT_NUM_PILOT_FAST_SLOT_NUM_PILOT_BIT_LSB)

#define CMIF_TRK_FAST_SLOT_NUM_MAC_FAST_SLOT_NUM_MAC_BIT_LSB          (0)
#define CMIF_TRK_FAST_SLOT_NUM_MAC_FAST_SLOT_NUM_MAC_BIT_WIDTH        (32)
#define CMIF_TRK_FAST_SLOT_NUM_MAC_FAST_SLOT_NUM_MAC_BIT_MASK         ((UINT32) (((1<<CMIF_TRK_FAST_SLOT_NUM_MAC_FAST_SLOT_NUM_MAC_BIT_WIDTH)-1) << CMIF_TRK_FAST_SLOT_NUM_MAC_FAST_SLOT_NUM_MAC_BIT_LSB) )
#define CMIF_TRK_FAST_SLOT_NUM_MAC_FAST_SLOT_NUM_MAC_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_FAST_SLOT_NUM_MAC_FAST_SLOT_NUM_MAC_BIT_LSB)
#define CMIF_TRK_FAST_SLOT_NUM_MAC_FAST_SLOT_NUM_MAC_FLD_RD()         ((M_CMIF_TRK_FAST_SLOT_NUM_MAC_RD() & CMIF_TRK_FAST_SLOT_NUM_MAC_FAST_SLOT_NUM_MAC_BIT_MASK) >> CMIF_TRK_FAST_SLOT_NUM_MAC_FAST_SLOT_NUM_MAC_BIT_LSB)

#define CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_1_BIT_LSB         (16)
#define CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_1_BIT_WIDTH       (16)
#define CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_1_BIT_MASK        ((UINT32) (((1<<CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_1_BIT_WIDTH)-1) << CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_1_BIT_LSB) )
#define CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_1_BIT_LSB)
#define CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_1_FLD_RD()        ((M_CMIF_TRK_OT_CONF_TH_1XRTT_RD() & CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_1_BIT_MASK) >> CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_1_BIT_LSB)

#define CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_0_BIT_LSB         (0)
#define CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_0_BIT_WIDTH       (16)
#define CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_0_BIT_MASK        ((UINT32) (((1<<CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_0_BIT_WIDTH)-1) << CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_0_BIT_LSB) )
#define CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_0_BIT_LSB)
#define CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_0_FLD_RD()        ((M_CMIF_TRK_OT_CONF_TH_1XRTT_RD() & CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_0_BIT_MASK) >> CMIF_TRK_OT_CONF_TH_1XRTT_OT_CONFIG_THD_RTT_0_BIT_LSB)

#define CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_1_BIT_LSB         (16)
#define CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_1_BIT_WIDTH       (16)
#define CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_1_BIT_MASK        ((UINT32) (((1<<CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_1_BIT_WIDTH)-1) << CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_1_BIT_LSB) )
#define CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_1_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_1_BIT_LSB)
#define CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_1_FLD_RD()        ((M_CMIF_TRK_OT_CONF_TH_EVDO_RD() & CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_1_BIT_MASK) >> CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_1_BIT_LSB)

#define CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_0_BIT_LSB         (0)
#define CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_0_BIT_WIDTH       (16)
#define CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_0_BIT_MASK        ((UINT32) (((1<<CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_0_BIT_WIDTH)-1) << CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_0_BIT_LSB) )
#define CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_0_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_0_BIT_LSB)
#define CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_0_FLD_RD()        ((M_CMIF_TRK_OT_CONF_TH_EVDO_RD() & CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_0_BIT_MASK) >> CMIF_TRK_OT_CONF_TH_EVDO_OT_CONFIG_THD_EVDO_0_BIT_LSB)

#define CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_1_BIT_LSB             (16)
#define CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_1_BIT_WIDTH           (10)
#define CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_1_BIT_MASK            ((UINT32) (((1<<CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_1_BIT_WIDTH)-1) << CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_1_BIT_LSB) )
#define CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_1_FLD_WR(reg, val)    (reg |= (val) << CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_1_BIT_LSB)
#define CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_1_FLD_RD()            ((M_CMIF_TRK_EL_VS_OT_TH_1XRTT_RD() & CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_1_BIT_MASK) >> CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_1_BIT_LSB)

#define CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_0_BIT_LSB             (0)
#define CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_0_BIT_WIDTH           (10)
#define CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_0_BIT_MASK            ((UINT32) (((1<<CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_0_BIT_WIDTH)-1) << CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_0_BIT_LSB) )
#define CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_0_FLD_WR(reg, val)    (reg |= (val) << CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_0_BIT_LSB)
#define CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_0_FLD_RD()            ((M_CMIF_TRK_EL_VS_OT_TH_1XRTT_RD() & CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_0_BIT_MASK) >> CMIF_TRK_EL_VS_OT_TH_1XRTT_EL_VS_OT_RTT_0_BIT_LSB)

#define CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_1_BIT_LSB             (16)
#define CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_1_BIT_WIDTH           (10)
#define CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_1_BIT_MASK            ((UINT32) (((1<<CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_1_BIT_WIDTH)-1) << CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_1_BIT_LSB) )
#define CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_1_FLD_WR(reg, val)    (reg |= (val) << CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_1_BIT_LSB)
#define CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_1_FLD_RD()            ((M_CMIF_TRK_EL_VS_OT_TH_EVDO_RD() & CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_1_BIT_MASK) >> CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_1_BIT_LSB)

#define CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_0_BIT_LSB             (0)
#define CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_0_BIT_WIDTH           (10)
#define CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_0_BIT_MASK            ((UINT32) (((1<<CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_0_BIT_WIDTH)-1) << CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_0_BIT_LSB) )
#define CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_0_FLD_WR(reg, val)    (reg |= (val) << CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_0_BIT_LSB)
#define CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_0_FLD_RD()            ((M_CMIF_TRK_EL_VS_OT_TH_EVDO_RD() & CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_0_BIT_MASK) >> CMIF_TRK_EL_VS_OT_TH_EVDO_EL_VS_OT_EVDO_0_BIT_LSB)

#define CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_MAC_BIT_LSB          (16)
#define CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_MAC_BIT_WIDTH        (16)
#define CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_MAC_BIT_MASK         ((UINT32) (((1<<CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_MAC_BIT_WIDTH)-1) << CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_MAC_BIT_LSB) )
#define CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_MAC_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_MAC_BIT_LSB)
#define CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_MAC_FLD_RD()         ((M_CMIF_TRK_A2O_PWR_TH_EVDO_RD() & CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_MAC_BIT_MASK) >> CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_MAC_BIT_LSB)

#define CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_PILOT_BIT_LSB        (0)
#define CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_PILOT_BIT_WIDTH      (16)
#define CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_PILOT_BIT_MASK       ((UINT32) (((1<<CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_PILOT_BIT_WIDTH)-1) << CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_PILOT_BIT_LSB) )
#define CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_PILOT_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_PILOT_BIT_LSB)
#define CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_PILOT_FLD_RD()       ((M_CMIF_TRK_A2O_PWR_TH_EVDO_RD() & CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_PILOT_BIT_MASK) >> CMIF_TRK_A2O_PWR_TH_EVDO_A2O_PWR_PROTECT_PILOT_BIT_LSB)

#define CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_MAC_BIT_LSB       (16)
#define CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_MAC_BIT_WIDTH     (16)
#define CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_MAC_BIT_MASK      ((UINT32) (((1<<CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_MAC_BIT_WIDTH)-1) << CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_MAC_BIT_LSB) )
#define CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_MAC_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_MAC_BIT_LSB)
#define CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_MAC_FLD_RD()      ((M_CMIF_TRK_A2O_PWR_SHIFT_EVDO_RD() & CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_MAC_BIT_MASK) >> CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_MAC_BIT_LSB)

#define CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_PILOT_BIT_LSB     (0)
#define CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_PILOT_BIT_WIDTH   (16)
#define CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_PILOT_BIT_MASK    ((UINT32) (((1<<CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_PILOT_BIT_WIDTH)-1) << CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_PILOT_BIT_LSB) )
#define CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_PILOT_FLD_WR(reg, val) (reg |= (val) << CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_PILOT_BIT_LSB)
#define CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_PILOT_FLD_RD()    ((M_CMIF_TRK_A2O_PWR_SHIFT_EVDO_RD() & CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_PILOT_BIT_MASK) >> CMIF_TRK_A2O_PWR_SHIFT_EVDO_A2O_POWER_SHIFT_PILOT_BIT_LSB)

#endif /* __C2K_TRACKER_CMIF_H__ */
