module wideexpr_00682(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ^({$signed($unsigned({$signed((s7)^~(s6)),(1'sb0)<=((2'sb00)<<(1'sb1)),((ctrl[2]?3'sb000:2'sb11))&((ctrl[0]?s5:1'sb0)),((s2)|(s6))<=(+(5'sb10011))}))});
  assign y1 = ^({4{(ctrl[7]?(ctrl[0]?s0:(2'b10)-(s6)):((ctrl[4]?2'sb00:u0))|(s7))}});
  assign y2 = 1'sb0;
  assign y3 = (ctrl[4]?6'sb100111:(s0)&((ctrl[5]?$signed((s6)^~(s3)):+({s6,3'sb111}))));
  assign y4 = ((s1)<<<({4{~|(((ctrl[6]?((1'sb1)>>(u6))|($signed(u3)):+($signed(u2))))-(($signed((s2)^~(5'sb11010)))>>>(3'sb111)))}}))^((ctrl[6]?$signed($signed(((((s2)<<<(s2))-((ctrl[1]?3'sb000:s0)))==(($signed(s6))&((ctrl[7]?3'sb101:s7))))^($signed((ctrl[2]?u7:{s7,s4}))))):(((ctrl[0]?$signed(2'sb10):((-(s7))+((s7)>>>(s2)))>>(6'b000000)))-(2'sb11))<<<(s1)));
  assign y5 = |((~&(6'sb101010))<<<(1'sb0));
  assign y6 = (6'sb101111)>>>(s5);
  assign y7 = (s1)-(((ctrl[4]?((ctrl[1]?5'sb11111:-(s6)))^~(+(1'b0)):$signed({{+(u7),-(3'sb011),$signed(s0),4'sb0001},+(~|($signed(s3))),(ctrl[0]?6'sb110111:2'sb10),{1{-((ctrl[3]?5'sb01111:s1))}}})))-(-(s0)));
endmodule
