Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6e034b00751c4d3bb5f7577199286d81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tbUSB_behav xil_defaultlib.tbUSB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controllo
Compiling module xil_defaultlib.shReg
Compiling module xil_defaultlib.cnt11
Compiling module xil_defaultlib.cnt34us
Compiling module xil_defaultlib.tbUSB
Compiling module xil_defaultlib.glbl
Built simulation snapshot tbUSB_behav
