

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Fri Oct 21 21:44:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_initial
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_fft_Pipeline_Reverse_fu_104  |fft_Pipeline_Reverse  |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_fft_Pipeline_DFTpts_fu_112   |fft_Pipeline_DFTpts   |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- stages      |        ?|        ?|         ?|          -|          -|       10|        no|
        | + butterfly  |        ?|        ?|         ?|          -|          -|  1 ~ 512|        no|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    117|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    2640|   6058|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    284|    -|
|Register         |        -|    -|     136|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   16|    2776|   6459|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    7|       2|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |grp_fft_Pipeline_DFTpts_fu_112   |fft_Pipeline_DFTpts   |        0|  16|  1547|  2482|    0|
    |grp_fft_Pipeline_Reverse_fu_104  |fft_Pipeline_Reverse  |        0|   0|  1093|  3525|    0|
    |mul_9s_9s_9_1_1_U18              |mul_9s_9s_9_1_1       |        0|   0|     0|    51|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |Total                            |                      |        0|  16|  2640|  6058|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_imag_U  |W_imag_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |W_real_U  |W_real_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                    |        2|  0|   0|    0|  1024|   64|     2|        32768|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln98_fu_181_p2   |         +|   0|  0|  13|          10|           1|
    |stage_3_fu_196_p2    |         +|   0|  0|  13|           4|           1|
    |icmp_ln90_fu_136_p2  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln98_fu_176_p2  |      icmp|   0|  0|  11|          10|          10|
    |ec_V_fu_166_p2       |      lshr|   0|  0|  47|          11|          19|
    |DFTpts_fu_150_p2     |       shl|   0|  0|  24|           1|          11|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 117|          40|          46|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |X_I_address0  |  14|          3|   10|         30|
    |X_I_address1  |  14|          3|   10|         30|
    |X_I_ce0       |  14|          3|    1|          3|
    |X_I_ce1       |  14|          3|    1|          3|
    |X_I_d0        |  14|          3|   32|         96|
    |X_I_d1        |  14|          3|   32|         96|
    |X_I_we0       |  14|          3|    1|          3|
    |X_I_we1       |  14|          3|    1|          3|
    |X_R_address0  |  14|          3|   10|         30|
    |X_R_address1  |  14|          3|   10|         30|
    |X_R_ce0       |  14|          3|    1|          3|
    |X_R_ce1       |  14|          3|    1|          3|
    |X_R_d0        |  14|          3|   32|         96|
    |X_R_d1        |  14|          3|   32|         96|
    |X_R_we0       |  14|          3|    1|          3|
    |X_R_we1       |  14|          3|    1|          3|
    |ap_NS_fsm     |  42|          8|    1|          8|
    |j_reg_92      |   9|          2|   10|         20|
    |stage_fu_62   |   9|          2|    4|          8|
    +--------------+----+-----------+-----+-----------+
    |Total         | 284|         60|  191|        564|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |DFTpts_reg_224                                |  11|   0|   11|          0|
    |add_ln98_reg_243                              |  10|   0|   10|          0|
    |ap_CS_fsm                                     |   7|   0|    7|          0|
    |c2_reg_263                                    |  32|   0|   32|          0|
    |grp_fft_Pipeline_DFTpts_fu_112_ap_start_reg   |   1|   0|    1|          0|
    |grp_fft_Pipeline_Reverse_fu_104_ap_start_reg  |   1|   0|    1|          0|
    |j_reg_92                                      |  10|   0|   10|          0|
    |ret_V_reg_248                                 |   9|   0|    9|          0|
    |s2_reg_268                                    |  32|   0|   32|          0|
    |stage_fu_62                                   |   4|   0|    4|          0|
    |trunc_ln98_reg_235                            |   9|   0|    9|          0|
    |trunc_ln_reg_229                              |  10|   0|   10|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 136|   0|  136|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|           fft|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|           fft|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|           fft|  return value|
|X_R_address0  |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce0       |  out|    1|   ap_memory|           X_R|         array|
|X_R_we0       |  out|    1|   ap_memory|           X_R|         array|
|X_R_d0        |  out|   32|   ap_memory|           X_R|         array|
|X_R_q0        |   in|   32|   ap_memory|           X_R|         array|
|X_R_address1  |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce1       |  out|    1|   ap_memory|           X_R|         array|
|X_R_we1       |  out|    1|   ap_memory|           X_R|         array|
|X_R_d1        |  out|   32|   ap_memory|           X_R|         array|
|X_R_q1        |   in|   32|   ap_memory|           X_R|         array|
|X_I_address0  |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce0       |  out|    1|   ap_memory|           X_I|         array|
|X_I_we0       |  out|    1|   ap_memory|           X_I|         array|
|X_I_d0        |  out|   32|   ap_memory|           X_I|         array|
|X_I_q0        |   in|   32|   ap_memory|           X_I|         array|
|X_I_address1  |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce1       |  out|    1|   ap_memory|           X_I|         array|
|X_I_we1       |  out|    1|   ap_memory|           X_I|         array|
|X_I_d1        |  out|   32|   ap_memory|           X_I|         array|
|X_I_q1        |   in|   32|   ap_memory|           X_I|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%stage = alloca i32 1"   --->   Operation 8 'alloca' 'stage' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_Reverse, i32 %X_R, i32 %X_I"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln90 = store i4 1, i4 %stage" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 10 'store' 'store_ln90' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln43 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:43]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_Reverse, i32 %X_R, i32 %X_I"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln90 = br void %butterfly" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 17 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%stage_2 = load i4 %stage" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 18 'load' 'stage_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln90 = icmp_eq  i4 %stage_2, i4 11" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 19 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %butterfly.split, void %for.end79" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 21 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i4 %stage_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 22 'zext' 'zext_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i4 %stage_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 23 'zext' 'zext_ln90_1' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../FFT/FFT/HLS/0_Initial/fft.cpp:54]   --->   Operation 24 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (2.39ns)   --->   "%DFTpts = shl i11 1, i11 %zext_ln90_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:93]   --->   Operation 25 'shl' 'DFTpts' <Predicate = (!icmp_ln90)> <Delay = 2.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %DFTpts, i32 1, i32 10" [../FFT/FFT/HLS/0_Initial/fft.cpp:93]   --->   Operation 26 'partselect' 'trunc_ln' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (3.56ns)   --->   "%ec_V = lshr i19 1024, i19 %zext_ln90" [../FFT/FFT/HLS/0_Initial/fft.cpp:96]   --->   Operation 27 'lshr' 'ec_V' <Predicate = (!icmp_ln90)> <Delay = 3.56> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i19 %ec_V" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 28 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.58ns)   --->   "%br_ln98 = br void %DFTpts33" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 29 'br' 'br_ln98' <Predicate = (!icmp_ln90)> <Delay = 1.58>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln119 = ret" [../FFT/FFT/HLS/0_Initial/fft.cpp:119]   --->   Operation 30 'ret' 'ret_ln119' <Predicate = (icmp_ln90)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.35>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%j = phi i10 %add_ln98, void %DFTpts33.split, i10 0, void %butterfly.split" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 31 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.77ns)   --->   "%icmp_ln98 = icmp_eq  i10 %j, i10 %trunc_ln" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 32 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 512, i64 0"   --->   Operation 33 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.73ns)   --->   "%add_ln98 = add i10 %j, i10 1" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 34 'add' 'add_ln98' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %DFTpts33.split, void %for.inc77.loopexit" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 35 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1540 = trunc i10 %j"   --->   Operation 36 'trunc' 'trunc_ln1540' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (4.35ns)   --->   "%ret_V = mul i9 %trunc_ln1540, i9 %trunc_ln98"   --->   Operation 37 'mul' 'ret_V' <Predicate = (!icmp_ln98)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (1.73ns)   --->   "%stage_3 = add i4 %stage_2, i4 1" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 38 'add' 'stage_3' <Predicate = (icmp_ln98)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln90 = store i4 %stage_3, i4 %stage" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 39 'store' 'store_ln90' <Predicate = (icmp_ln98)> <Delay = 1.58>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln90 = br void %butterfly" [../FFT/FFT/HLS/0_Initial/fft.cpp:90]   --->   Operation 40 'br' 'br_ln90' <Predicate = (icmp_ln98)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i9 %ret_V"   --->   Operation 41 'zext' 'zext_ln1540' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%W_real_addr = getelementptr i32 %W_real, i64 0, i64 %zext_ln1540" [../FFT/FFT/HLS/0_Initial/fft.cpp:101]   --->   Operation 42 'getelementptr' 'W_real_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (3.25ns)   --->   "%c2 = load i9 %W_real_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:101]   --->   Operation 43 'load' 'c2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%W_imag_addr = getelementptr i32 %W_imag, i64 0, i64 %zext_ln1540" [../FFT/FFT/HLS/0_Initial/fft.cpp:102]   --->   Operation 44 'getelementptr' 'W_imag_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (3.25ns)   --->   "%s2 = load i9 %W_imag_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:102]   --->   Operation 45 'load' 's2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

State 6 <SV = 5> <Delay = 4.84>
ST_6 : Operation 46 [1/2] (3.25ns)   --->   "%c2 = load i9 %W_real_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:101]   --->   Operation 46 'load' 'c2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_6 : Operation 47 [1/2] (3.25ns)   --->   "%s2 = load i9 %W_imag_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:102]   --->   Operation 47 'load' 's2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_6 : Operation 48 [2/2] (1.58ns)   --->   "%call_ln98 = call void @fft_Pipeline_DFTpts, i10 %j, i10 %trunc_ln, i32 %X_R, i32 %c2, i32 %X_I, i32 %s2, i11 %DFTpts" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 48 'call' 'call_ln98' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../FFT/FFT/HLS/0_Initial/fft.cpp:50]   --->   Operation 49 'specloopname' 'specloopname_ln50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln98 = call void @fft_Pipeline_DFTpts, i10 %j, i10 %trunc_ln, i32 %X_R, i32 %c2, i32 %X_I, i32 %s2, i11 %DFTpts" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 50 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln98 = br void %DFTpts33" [../FFT/FFT/HLS/0_Initial/fft.cpp:98]   --->   Operation 51 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stage              (alloca           ) [ 01111111]
store_ln90         (store            ) [ 00000000]
spectopmodule_ln43 (spectopmodule    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000]
call_ln0           (call             ) [ 00000000]
br_ln90            (br               ) [ 00000000]
stage_2            (load             ) [ 00001111]
icmp_ln90          (icmp             ) [ 00011111]
empty              (speclooptripcount) [ 00000000]
br_ln90            (br               ) [ 00000000]
zext_ln90          (zext             ) [ 00000000]
zext_ln90_1        (zext             ) [ 00000000]
specloopname_ln54  (specloopname     ) [ 00000000]
DFTpts             (shl              ) [ 00001111]
trunc_ln           (partselect       ) [ 00001111]
ec_V               (lshr             ) [ 00000000]
trunc_ln98         (trunc            ) [ 00001111]
br_ln98            (br               ) [ 00011111]
ret_ln119          (ret              ) [ 00000000]
j                  (phi              ) [ 00001111]
icmp_ln98          (icmp             ) [ 00011111]
empty_13           (speclooptripcount) [ 00000000]
add_ln98           (add              ) [ 00011111]
br_ln98            (br               ) [ 00000000]
trunc_ln1540       (trunc            ) [ 00000000]
ret_V              (mul              ) [ 00000100]
stage_3            (add              ) [ 00000000]
store_ln90         (store            ) [ 00000000]
br_ln90            (br               ) [ 00000000]
zext_ln1540        (zext             ) [ 00000000]
W_real_addr        (getelementptr    ) [ 00000010]
W_imag_addr        (getelementptr    ) [ 00000010]
c2                 (load             ) [ 00000001]
s2                 (load             ) [ 00000001]
specloopname_ln50  (specloopname     ) [ 00000000]
call_ln98          (call             ) [ 00000000]
br_ln98            (br               ) [ 00011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="W_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_Pipeline_Reverse"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_Pipeline_DFTpts"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="stage_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stage/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="W_real_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="9" slack="0"/>
<pin id="70" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="9" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c2/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="W_imag_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="9" slack="0"/>
<pin id="83" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="9" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s2/5 "/>
</bind>
</comp>

<comp id="92" class="1005" name="j_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="1"/>
<pin id="94" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="j_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="1" slack="1"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fft_Pipeline_Reverse_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fft_Pipeline_DFTpts_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="2"/>
<pin id="115" dir="0" index="2" bw="10" slack="3"/>
<pin id="116" dir="0" index="3" bw="32" slack="0"/>
<pin id="117" dir="0" index="4" bw="32" slack="0"/>
<pin id="118" dir="0" index="5" bw="32" slack="0"/>
<pin id="119" dir="0" index="6" bw="32" slack="0"/>
<pin id="120" dir="0" index="7" bw="11" slack="3"/>
<pin id="121" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln90_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="stage_2_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="2"/>
<pin id="135" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stage_2/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln90_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="4" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln90_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln90_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_1/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="DFTpts_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="DFTpts/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="11" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="0" index="3" bw="5" slack="0"/>
<pin id="161" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="ec_V_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="ec_V/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln98_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="19" slack="0"/>
<pin id="174" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln98_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="0" index="1" bw="10" slack="1"/>
<pin id="179" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln98_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln1540_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="0"/>
<pin id="189" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1540/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="ret_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="1"/>
<pin id="194" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="stage_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stage_3/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln90_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="3"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln1540_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1540/5 "/>
</bind>
</comp>

<comp id="211" class="1005" name="stage_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="stage "/>
</bind>
</comp>

<comp id="224" class="1005" name="DFTpts_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="3"/>
<pin id="226" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="DFTpts "/>
</bind>
</comp>

<comp id="229" class="1005" name="trunc_ln_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="1"/>
<pin id="231" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="235" class="1005" name="trunc_ln98_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="1"/>
<pin id="237" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln98 "/>
</bind>
</comp>

<comp id="243" class="1005" name="add_ln98_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln98 "/>
</bind>
</comp>

<comp id="248" class="1005" name="ret_V_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="1"/>
<pin id="250" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="253" class="1005" name="W_real_addr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="1"/>
<pin id="255" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="W_imag_addr_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="1"/>
<pin id="260" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr "/>
</bind>
</comp>

<comp id="263" class="1005" name="c2_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="s2_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="54" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="54" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="103"><net_src comp="96" pin="4"/><net_sink comp="92" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="122"><net_src comp="58" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="92" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="125"><net_src comp="73" pin="3"/><net_sink comp="112" pin=4"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="127"><net_src comp="86" pin="3"/><net_sink comp="112" pin=6"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="133" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="133" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="133" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="150" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="170"><net_src comp="46" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="142" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="96" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="96" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="56" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="96" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="12" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="196" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="206" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="214"><net_src comp="62" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="217"><net_src comp="211" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="227"><net_src comp="150" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="112" pin=7"/></net>

<net id="232"><net_src comp="156" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="238"><net_src comp="172" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="246"><net_src comp="181" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="251"><net_src comp="191" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="256"><net_src comp="66" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="261"><net_src comp="79" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="266"><net_src comp="73" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="271"><net_src comp="86" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="112" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R | {1 2 6 7 }
	Port: X_I | {1 2 6 7 }
 - Input state : 
	Port: fft : X_R | {1 2 6 7 }
	Port: fft : X_I | {1 2 6 7 }
	Port: fft : W_real | {5 6 }
	Port: fft : W_imag | {5 6 }
  - Chain level:
	State 1
		store_ln90 : 1
	State 2
	State 3
		icmp_ln90 : 1
		br_ln90 : 2
		zext_ln90 : 1
		zext_ln90_1 : 1
		DFTpts : 2
		trunc_ln : 3
		ec_V : 2
		trunc_ln98 : 3
	State 4
		icmp_ln98 : 1
		add_ln98 : 1
		br_ln98 : 2
		trunc_ln1540 : 1
		ret_V : 2
		store_ln90 : 1
	State 5
		W_real_addr : 1
		c2 : 2
		W_imag_addr : 1
		s2 : 2
	State 6
		call_ln98 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|   call   | grp_fft_Pipeline_Reverse_fu_104 |    0    |  6.352  |   1088  |   1286  |
|          |  grp_fft_Pipeline_DFTpts_fu_112 |    16   |  23.425 |   1811  |   2351  |
|----------|---------------------------------|---------|---------|---------|---------|
|    mul   |           ret_V_fu_191          |    0    |    0    |    0    |    51   |
|----------|---------------------------------|---------|---------|---------|---------|
|   lshr   |           ec_V_fu_166           |    0    |    0    |    0    |    26   |
|----------|---------------------------------|---------|---------|---------|---------|
|    add   |         add_ln98_fu_181         |    0    |    0    |    0    |    13   |
|          |          stage_3_fu_196         |    0    |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|---------|
|   icmp   |         icmp_ln90_fu_136        |    0    |    0    |    0    |    9    |
|          |         icmp_ln98_fu_176        |    0    |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|---------|
|    shl   |          DFTpts_fu_150          |    0    |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         zext_ln90_fu_142        |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln90_1_fu_146       |    0    |    0    |    0    |    0    |
|          |        zext_ln1540_fu_206       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|partselect|         trunc_ln_fu_156         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   trunc  |        trunc_ln98_fu_172        |    0    |    0    |    0    |    0    |
|          |       trunc_ln1540_fu_187       |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    16   |  29.777 |   2899  |   3769  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|W_imag|    1   |    0   |    0   |
|W_real|    1   |    0   |    0   |
+------+--------+--------+--------+
| Total|    2   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   DFTpts_reg_224  |   11   |
|W_imag_addr_reg_258|    9   |
|W_real_addr_reg_253|    9   |
|  add_ln98_reg_243 |   10   |
|     c2_reg_263    |   32   |
|      j_reg_92     |   10   |
|   ret_V_reg_248   |    9   |
|     s2_reg_268    |   32   |
|   stage_reg_211   |    4   |
| trunc_ln98_reg_235|    9   |
|  trunc_ln_reg_229 |   10   |
+-------------------+--------+
|       Total       |   145  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_73        |  p0  |   2  |   9  |   18   ||    9    |
|        grp_access_fu_86        |  p0  |   2  |   9  |   18   ||    9    |
|            j_reg_92            |  p0  |   2  |  10  |   20   ||    9    |
| grp_fft_Pipeline_DFTpts_fu_112 |  p4  |   2  |  32  |   64   ||    9    |
| grp_fft_Pipeline_DFTpts_fu_112 |  p6  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   184  ||   7.94  ||    45   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   16   |   29   |  2899  |  3769  |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   45   |
|  Register |    -   |    -   |    -   |   145  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   16   |   37   |  3044  |  3814  |
+-----------+--------+--------+--------+--------+--------+
