行政院國家科學委員會專題研究計畫成果報告 
 
三種微帶線雙頻耦合器之電路新架構與其合成方法 
Circuit Structures and Synthesis Methods of Three Microstrip Dual-band 
Couplers 
 
計畫編號：NSC 99-2221-E-182-033 
執行期限：99年08月01日至100年7月31日 
主持人：長庚大學電子系 金國生副教授  
 
中文摘要：本計畫研究三種微帶線雙頻耦合器之新架構與其合成方法。在現代RF 及微波通
訊系統應用方面，微帶線耦合器除具有分割微波能量功能外，亦可提供不同相位之輸出訊
號，其中最常見者有三：枝幹線耦合器、環形耦合器及耦合線耦合器等，由於其電性長度
對應於特定波長，因此僅能操作在單一頻率。隨著無線通訊產品輕薄短小之發展趨勢，研
究雙頻微帶線耦合器已成為近年來國際文獻上熱切討論之議題。據此，本計畫應用步階阻
抗殘段線架構以取代傳統單頻/4 線，利用其阻抗不均勻之特點來等效為雙頻90線，以進
行下列三種耦合器設計：(1)雙頻枝幹線耦合器、(2)雙頻環形耦合器及(3)雙頻耦合線耦合器
等。由於步階阻抗殘段線之電路設計參數多於雙頻90線之等效條件數目，因此合成公式會
有兩項額外之自由度，可帶來電路設計上的諸多彈性。本計畫實作數組電路進行驗證，量
測結果良好確認其可行性。 
 
英文摘要：This project develops circuit structures and synthesis methods of three microstrip 
dual-band couplers. In modern communication systems, microstrip couplers are useful because of 
they can provide output signals with equal or unequal power ratios and with 90 or 180 phase 
differences. The branch-line coupler, rat-race coupler, and coupled-line coupler are three popular 
circuits often used in communication systems. Since they require structures with uniform 
impedances and specific wavelengths involved, they only can be used for single band applications. 
For this reason, how to enable single coupler operated in dual bands is a popular research topic 
recently. In this research, we propose the stepped-impedance-stub line to replace the traditional /4 
line for coupler design. By taking the advantage of non-uniform impedance distribution, the 
stepped-impedance-stub line can have an equivalent 90 electrical length at dual bands. According 
to the aforementioned, this project is divided into three researches: (1) Dual-band branch-line 
coupler, (2) Dual-band rat-race coupler, and (3) Dual-band coupled-line coupler. This project 
fabricates several dual-band couplers to demonstrate the capability of the proposed circuit 
structures. 
 
中文關鍵詞： 雙頻枝幹線耦合器、雙頻環形耦合器、雙頻耦合線耦合器、步階阻抗殘段線 
英文關鍵詞：  Dual-band branch-line coupler, dual-band rat-race coupler, dual-band coupled-line 
coupler, stepped-impedance-stub line 
 
 
2 
 
 
組電路設計值存在。吾人可以定義最佳電路條件來選解，此自由度可望帶來電路設計上的
諸多彈性。藉由進一步分析此自由度發現，在適當的R、U組合下，步階阻抗殘段線具有以
下三項優點;可運用於(1)縮減電路尺寸(2)增加雙頻帶之頻率比實現範圍以及(3)將不可實作
之微帶線阻抗降為可實作阻抗。簡言之，本研究故意製造電路阻抗之不均勻來獲致設計上
的諸多彈性。三種耦合器各自之研究方法及進行步驟分節敘述於下列章節。 
 
 
第二章  雙頻枝幹線耦合器研究 
 
   
2-1 雙頻枝幹線耦合器理論分析： 
為了達到雙頻操作之要求，我們將傳統等功率枝幹線耦合器中的50  和 2/50  之四
分之ㄧ波長枝幹線以步階阻抗殘段枝幹線來取代。圖2.1所示即為雙頻步階阻抗殘段枝幹
線，係由三段不同阻抗及電性長度之傳輸線所組成，第一段至第三段之阻抗及電性長度標
示為 (Z1, 1)，(Z2, 2)，及(Z3, 3)。其中(Z3, 3)為主要的信號傳送路徑，(Z1, 1)及(Z2, 2)則
為步階阻抗殘段。當Z1 = Z2時，可視為T形線，因此T形線僅為本枝幹線的特例，而本枝幹
線架構具有較高的設計彈性。圖2.2為雙頻枝幹線耦合器整體架構示意圖。 
 
 
1Z
Z2
Z3
ZS
S
1
2
3  3  
圖2.1雙頻步階阻抗殘段枝幹線 
 
Output
(Port 2)
Output
(Port 3)
 Input
(Port 1)
Isolated
(Port 4)
 50 
 50/  2 
 Dual-band
 Dual-band
 50 
 Dual-band
 50/  2 
 Dual-bandS
3
 
圖2.2雙頻枝幹線耦合器 
 
 4
 
 
(2.4a)及(2.4b)的1、2及3均定義於第一操作頻率f。由於(2.4a)及(2.4c)在頻率s時亦需成
立，可得出(2.4b)及(2.4d)兩式。經由對(2.4a)-(2.4d)的化簡，可解出3及Z3為 
 
3
2     ,   1 ,  2,  3...
1 f
n n
r
                                            (2.5a) 
3
3
1
tan / 2
Z
J                                                          (2.5b) 
 
由上式可知Z3及3僅與rf有關。公式(2.4a)-(2.4d)中共有六項未知數(Z1、1、Z2、2、Z3及3)，
卻只有四條合成公式，因此在電路設計上提供了兩項自由度。我們利用阻抗比及電性長度
比來定義兩個新的自由變數R = Z1/Z2 及U = 1/2，並與(2.4a)-(2.4d)一同解出各項未知數。
然而公式(2.4a)-(2.4d)基本上為超越方程式(Transcendental Equations)，即使在固定R、U值下
仍有無窮多組解。因此我們將(2.5a)、(2.5b)、Z1 = RZ2 和1 = U2代入(2.4a)及(2.4b)來消去
Z2，可求得一條超越方程式： 
 
)cot()cot(1
)]cot()[cot(
)]1(tan[
22
2
22
2 

f
f
f UrUR
UrUR
r 
                                 (2.6) 
 
在任意選取R、U及rf值下，(2.6)式僅存在唯一變數2，在此我們可利用圖解法繪出(2.6)中等
號左右之兩條曲線，並取其交點即為2之解。圖2.3為選定rf = 2.417，R = 0.2，和U = 1.5條
件下的範例圖。由圖中可看出2有多組解，其前四組解分別為2 = 12.35°、44.74°、58.21°
和93.44°，且每一解皆有各自對應的Z1、1和Z2。顯然地，在Z1、Z2為可實現的情況下，愈
小的2會有較小的電路面積。此外，藉由選取適當的R、U值，可有效縮減電路面積、增加
可實現的頻率比範圍，及將不可實作的阻抗值變為可實作值。至於如何選取適當的R、U值，
將在下一節中討論。 
 
 
 
-5
-2.5
0
5
2.5
15 30 45 60 75 90 105 120 135 150 165
 2 (Degree)
180
Tr
an
sc
en
de
nt
al
 E
qu
at
io
n 
(4
.6
)
0
Left-hand
Right-hand
side of (4.6)
side of (4.6)
 
圖2.3 於rf = 2.417，R = 0.2，和U = 1.5下公式(2.6)之圖解 
 
 
 
 6
 
 
圖2.5繪出雙頻步階阻抗殘段枝幹線架構在rf = 2.417及R、U值分別為0 ~ 0.9及0.2 ~ 1.0
時，電性長度S (S = 1+2)於不同R值下所對應電性長度比U的曲線。在此為得到較短的S
而在(2.6)中選擇較小的2值。經計算後得知50  及 2/50  雙頻枝幹線於同組R、U值下會
有相同的1、2及S，因此僅用一張圖來表示雙頻步階阻抗殘段枝幹線之電性長度特性。 
 
 
R = 0.3
R = 0.2
R = 0.7
R = 0.5
R = 0.4
R = 0.6
90
80
95
85
75
110
100
105
0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.90
115




S
(D
eg
re
e)
Electrical Length Ratio U 
1
2
R = 1.0
T-shaped line
1 2(Z  = Z )
 
 
圖2.5不同R值下對應U值的電性長度變化曲線圖 
 
 
由此圖可看出當R = 1，電路退化為T形枝幹線，此時的S為定值，保持在105.36°。若R < 1，
S將恆小於105.36°，証明了步階阻抗線可縮短電性長度，且R值愈小，縮短幅度愈大，最終
至(R, U) = (0.2, 0.2)時，達到最低點。由圖2.1可知，S和3分別代表步階阻抗殘段枝幹線的
長度與寬度，但3僅隨rf變化，而無法藉由調整R、U值來縮短其長度。在相同頻率比條件
下，3與T形線的k相等，因此S就成了縮小耦合器電路面積的重要因素。 
在得到(R, U) = (0.2, 0.2)擁有最小S的結論後，我們仍須考量電路實作的可行性。由於
較小的U值在圖2.4中可能會有無法實現的阻抗，為了同時達到最小S及可實作的Z1與Z2，必
須同時考慮圖2.4及圖2.5，以求得最佳的R、U組合。由以上條件及圖中曲線可得知，在rf = 
2.417時，50 及 2/50  雙頻枝幹線最佳的R、U組合分別為(R，U) = (0.2，0.2)和(R，U) = 
(0.3，0.2)。 
圖2.6為50  時，雙頻枝幹線的S與T形架構的m於不同頻率比rf下之比值。圖中指出隨
頻率比增加，S較m縮短程度也隨之遞增，至rf = 2.4時約比例為0.79。証明此架構可有效減
小電路面積。圖2.7(a)及圖2.7(b)分別為50 及 2/50  雙頻枝幹線之阻抗(Z1、Z2)對應於頻
率比rf = 1.7~2.7時的設計值。如圖所示，若欲達成之rf太高或太低時，Z1及Z2阻抗值可能會
無法實作，此時改變R、U值的組合，可得出較易實作之Z1及Z2，增加頻率比實現範圍。為
比較之用，此圖亦將T形線的Zm繪入，可明顯看出T形枝幹線只有非常有限的rf範圍，50 
約1.8 < rf  < 2.24， 2/50 約為1.9 < rf  < 2.32，證明了步階阻抗殘段線可應用於更大頻率比
範圍。此外，於相同頻率比rf時，步階阻抗殘段線之各段阻抗比T形線為低，換言之，步階
阻抗線可將過高而不易實作的阻抗減小至可實作的值，進而增加電路可實現的彈性。 
 
 8
 
 
2-3 模擬及實作結果 
為驗證所提出的雙頻步階阻抗殘段枝幹線的可行性，將實作兩組雙頻枝幹線耦合器電
路 及 。由於現今無線網路常用的頻段有802.11a (5.2 GHz、5.8 GHz (傳輸速率54 Mbps))、
802.11b (2.4 GHz (傳輸速率11 Mbps))、802.11g (2.4 GHz (傳輸速率54 Mbps)等)，因此電路
將分別選擇不同R、U值組合來實現2.4 GHz/5.8 GHz雙頻頻段。使用基板為Arlon 25N板，介
電係數為3.38，板厚為0.762 mm。 
 
2-3-1 耦合器 
耦合器設計頻率為2.4 GHz及5.8 GHz即rf = 2.417時。依據圖2.7電性長度最短時的R、
U值組合，可得各項電路參數：50  雙頻枝幹線採用(R，U) = (0.2，0.2)：Z1a = 23.8 ，1a 
= 14°，Z2a = 119 ，2a = 69.5°，Z3a = 38.12 ，3a = 105.36°； 2/50  雙頻枝幹線採用(R，
U) = (0.3，0.2)：Z1b = 32 ，1b = 14.5°，Z2b = 106 ，2b = 74°，Z3b = 26.95 ，3b = 105.36°。
在實作上需考量電路的不連續效應，因此中間並聯枝幹線的電性長度需加長約10°-20°左右。 
圖2.8繪出模擬及量測的響應圖，量測時我們以SOLT方式校正網路分析儀。由圖可知中
心頻率分別是2.36 GHz及5.7 GHz，有輕微頻偏。介入損耗量測結果為：2.36 GHz時，傳輸
埠S21 = -3.56 dB，耦合埠S31 = -3.73 dB；在5.7 GHz時，傳輸埠S21 = -4.11 dB，耦合埠S31 = -4.44 
dB。振幅不平衡度小於0.4 dB。模擬與量測結果相當接近，且反射損耗(S11)及隔離度(S41)
於兩頻帶均低於-20 dB。 
 
 
S11
S 21
S 31
S 41
Simulated
|S
  |
 (d
B
)
ij
-40
-30
-20
-10
  0
41S
31S
21S
11S
Measured
2 3 4 5 6 7
Frequency (GHz)
1
ij
|S
  |
 (d
B
)
-50
-40
-30
-20
-10
  0
 
圖2.8  雙頻枝幹線耦合器模擬與量測響應圖 
 
 10
 
 
2-3-2 耦合器 
耦合器設計頻率同樣為2.4 GHz及5.8 GHz。但改採用與耦合器不同的R、U值組合，
(R，U) = (0.3，0.4)。50  雙頻枝幹線電路尺寸為Z1 = 32.31 ，1 = 25.83°，Z2 = 107.7 ，
2 = 64.58°，Z3 = 38 ，3 = 105.36°； 2/50  雙頻枝幹線為：Z1 = 22.85 ，1 = 25.83°，
Z2 = 76.17 ，2 = 64.58°，Z3 = 26.96 ，3 = 105.36°。 
圖2.11繪出模擬及量測的響應圖。由圖可知中心頻率分別是2.4 GHz及5.74 GHz。量測
結果為：2.4 GHz時，介入損耗於傳輸埠S21 = -3.57 dB，於耦合埠S31 = -3.62 dB；5.74 GHz
時，傳輸埠S21 = -4.06 dB，耦合埠S31 = -4.23 dB。模擬與量測結果亦相當接近，且反射損耗
及隔離度於第一操作頻率時低於-25 dB，於第二操作頻率時低於-20 dB。圖2.12繪出兩操作
頻率時，傳輸埠與耦合埠的相位差，在2.4 GHz時為89.1°，以及在5.74 GHz時為-91.7°，皆
符合枝幹線耦合器所要求之特性。量測頻寬於低頻帶與高頻帶時分別為13%和7%。圖2.13
則為雙頻枝幹線耦合器的電路完成圖。 
 
 
 
S  11
S  21
S  31
S  41
Simulated  
|S
  |
 (d
B
)
ij
-50
-40
-30
-20
-10
  0
 
41S  
31S  
21S  
11S  
Measured  
2 3 4 5 6 7
Frequency (GHz)
1
ij
|S
  |
 (d
B
)
-50
-40
-30
-20
-10
  0
 
 
圖2.11  雙頻枝幹線耦合器模擬與量測響應圖 
 
 
 
 12
 
 
第三章  雙頻環形耦合器研究 
 
第二章已完整敘述雙頻枝幹線耦合器之設計原理與方法，本章將針對雙頻環形耦合器
進行分析探討。 
 
3-1步階阻抗殘段線理論分析： 
圖3.1所示為傳統環形耦合器常用之四分之ㄧ波長線，由於線路為均勻阻抗，因此僅能
針對單一操作頻率達到90°電性長度，故僅能使用在單一頻率上。為了達成雙頻效果，近年
來有文獻提出以T型線架構來設計雙頻耦合器，T型線架構如圖3.2所示。 
為了進一步提升電路設計彈性，我們提出雙頻步階阻抗殘段線來取代傳統等功率分割
環形耦合器中70.7 之四分之ㄧ波長線，而四分之三波長線部分則是以三組步階阻抗殘段
線串接來取代。圖3.3所示即為步階阻抗殘段線示意圖，此結構與第二章類似。由於步階阻
抗殘段線之阻抗為不均勻，因此可在兩個不同操作頻率處皆達到90°的效果。圖3.4為採用步
階阻抗殘段線構成之雙頻環形耦合器整體架構示意圖。 
 
 
 
c
o   Z, 90
 
圖 3. 1傳統四分之一波長線 
    
 
 
圖 3.2雙頻T型阻抗殘段線 
 
 
 
1Z
Z2
Z3
ZS
S
1
2
3  3
 
圖 3.3雙頻步階阻抗殘段線 
 
 
 14
 
 
由於一般化學蝕刻製程所能實現之阻抗值約在20 -120 範圍內，因此在圖3.5中可選
擇R = 0.3-1，U = 0.3-0.7等可實作範圍的曲線。如圖所示，Z1及Z2 隨其比例R值以不同比例
遞增，在R = 1時交於一點。同時，當U值增加時，Z1及Z2將隨之遞減。圖中適合實作之(R, U)
組合並不止一組，R與U值之決定可參考阻抗值及電性長度來作最佳選擇。此外，由(2.5a)
可知，當rf = 2.167且n = 1時，可求得3 = 105.4°，再將3代入(2.5b)，可求得Z3為38.12 ，3 
與Z3均與R、U值無關。 
 
 
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
Electrical Length Ratio
85
90
95
100
105
110
115
120
 s
 =
  1
 +
  2
 (D
eg
re
e)
R=0.2
R=0.3
R=0.4
R=0.5
R=0.6
T-shaped line
 
圖 3.6 3於不同R值下對應U值的電性長度變化曲線圖 
 
 
 
圖3.6繪出步階阻抗殘段線架構在rf = 2.167時，殘段長度S (S = 1+2)於不同R值下對
應電性長度比U的變化曲線。圖3.6中水平虛線代表R = 1時之情形，此時電路簡化為T型線
架構，故S為一常數，保持在113.7°。當R < 1，S將恆小於113.7°，並隨R值的減小而逐步
縮短其電性長度。最終至(R, U) = (0.2, 0.2)時，達到最低點。雖然(R, U) = (0.2, 0.2)擁有最小
S，但亦須考量阻抗值是否易於實作。 
由圖3.3可知S和3為步階阻抗殘段線垂直與水平方向之電性長度，關係著電路的面
積，因3與R、U值無關，不易縮短其長度，但S可藉由適當之選擇R與U值來縮小電路尺寸。
圖3.7為不同頻率比情形下，70.7 Ω雙頻步階阻抗殘段線之Z1、Z2、1及2設計曲線。圖中並
提供各種(R, U)值組合使頻率比可實現範圍涵蓋rf = 1.7-2.4。如圖所示，若欲達成之rf 太高
或太低時阻抗值可能會無法實作，此時改變R、U值之組合，可得出較易實作之阻抗，以利
增加頻率比之實現範圍。為比較之用，此圖亦將T形線之Zh 繪入，可明顯看出T形線之rf範
圍較小，約為1.71 < rf < 2.17，證明步階阻抗殘段線可應用於更大頻率比範圍。此外，亦可
看出步階阻抗殘段線之阻抗值較T形線為低，換言之，步階阻抗線可將過高而不易實作的阻
抗值減小至可實作值，進而增加電路實作之彈性。 
 
 
 
 16
 
 
    圖3.8(e)為步階阻抗雙頻環形耦合器的電路完成圖，此電路70.7  的S約99.7°，相較於
T型線之h = 113.7°， 縮短約12.3%，證明以步階組抗殘段線製作雙頻環形耦合器確實可縮
小電路面積。 
 
 
 
 
 
S  11
S  21
S  31
S  41
Simulated  
|S
  |
 (d
B
)
ij
 0
-10
-20
-30
-40
-50  
 
(a) 
 
 
S  11
S  21
S  31
S  41
Frequency (GHz)
|S
  |
 (d
B
)
ij
 0
-10
-20
-30
-40
-50
2 3 4 5 6 71
Measured
 
(b) 
 18
 
 
第四章  雙頻耦合線耦合器研究 
 
本章提出以雙頻步階殘段耦合線來合成雙頻耦合器。此架構主要有以下優點：(1)可縮
小電路尺寸，(2)於兩操作頻率均可達成90相位差，(3)增加可實作頻率比範圍，(4)將過高
之殘段阻抗值降低，使其容易實現。 
 
 
 
圖4. 1 雙頻步階殘段耦合線結構 
 
 
    為達成雙頻需求，本章提出將傳統四分之一波長耦合線以雙頻步階殘段耦合線取代，
圖4.1所示即為步階殘段耦合線結構。此結構係由左右各一對耦合線並在中央處搭接步階阻
抗殘段線所組成，耦合線之阻抗及電性長度標示為(Z0e, Z0o, )，殘段線由上而下之阻抗及電
性長度標示為(Z1, θ1)及(Z2, θ2)。 
 
為驗證本章所提出之步階阻抗殘段耦合線架構之可行性，本章亦進行雙頻耦合線耦合
器之電路實作。頻率規格選擇為2.4/5.2 GHz，頻率比rf = 2.167，耦合量-7.78 dB，能量分割
比例為1:5。板材使用Roger 6010板，介電係數為10.2，板厚為1.905 mm。 
 
步階殘段之阻抗參數為Z1 = 20.8 及Z2 = 104 ，電性長度參數為θ1 = 24.74º及θ2 = 
123.7º。偶模阻抗Z0e = 89 Ω、奇模阻抗Z0o = 32 Ω及耦合線長度θ = 57º。圖4.2(a)為模擬S參
數響應圖，圖4.2(b)為量測S參數響應圖，圖4.2(c)為相位差∠S31-∠S21模擬響應圖，圖4.2(d)
為相位差∠S31-∠S21量測響應圖。模擬與量測結果相當接近，由圖可知實測中心頻率為2.27 
GHz及5.1 GHz。量測結果，於第一操作頻率2.27 GHz時，耦合量S31 = -7.42 dB，傳輸量S21 = 
-1.32 dB，隔離度S41 = -28.98 dB，返回損耗S11 = -26.5 dB。於第二操作頻率5.1 GHz時，耦合
量S31 = -7.84 dB，傳輸量S21 = -1.41 dB，隔離度S41 = -25.19 dB，返回損耗S11 = -33.65 dB。
而第一頻帶之相位差∠S31-∠S21 = 90.49º，第二頻帶之相位差∠S31-∠S21 = -89.85º。以上結
果證實步階殘段耦合線耦合器之電性相當優異。 
 20
 
 
 
 
 
0 1 2 3 4 5 6 7 8
Frequency (GHz)
-270
-180
-90
0
90
180
270
Ph
as
e 
D
iff
er
en
ce
, S
31
- S
21
 (D
eg
re
e)
       Simulated
Phase(31-21)
 
(c) 
 
 
 
0 1 2 3 4 5 6 7 8
Frequency (GHz)
-270
-180
-90
0
90
180
270
Ph
as
e 
D
iff
er
en
ce
, S
31
- S
21
 (D
eg
re
e)        MeasuredPhase(31-21)
 
(d) 
 
圖4. 2 雙頻步階阻抗殘段耦合線耦合器電路實作：(a)模擬響應圖，(b)量測響應圖，(c)相位
差∠S31-∠S21模擬圖，(d)相位差∠S31-∠S21量測圖。 
 
 22
 
 
參考文獻 
[1]  C.-L. Hsu, J.-T. Kuo, and C.-W. Chang, “Miniaturized dual-band hybrid couplers with 
arbitrary power division ratios,” IEEE Trans. Microw. Theory Tech., vol. 57, pp. 149-156, 
Jan. 2009. 
[2]  D. Draskovic, C. Panagamuwa, D. Budimir, and J.C. Vardaxoglou, “Frequency switchable 
dual-band branch-line couplers,” in Proceedings of the 39th European Microwave 
Conference 2009, Rome, Italy, pp. 133-136, Sep. 29-Oct. 1, 2009. 
[3]  K.-K. M. Cheng and F.-L. Wong, “Dual-band rat-race coupler design using tri-section 
branch-line,” Electron. Lett., vol. 43, no. 6, pp. 41-42, Mar. 2007. 
[4]  C. Collado, A. Grau, and F. D. Flaviis, “Dual-band planar quadrature hybrid with enhanced 
bandwidth response,” IEEE Trans. Microw. Theory Tech., vol. 54, pp. 180-188, Jan. 2006. 
[5]  I-H. Lin, M. DeVincentis, C. Caloz, and T. Itoh, “Arbitrary dual-band components using 
composite right/left-handed transmission lines,” IEEE Trans. Microw. Theory Tech., vol. 52, 
pp. 1142-1149, Apr. 2004. 
[6]  P.-L. Chi and T. Itoh, “Miniaturized dual-band directional couplers using composite 
right/left-handed transmission structures and their applications in beam pattern diversity 
systems,” IEEE Trans. Microwave Theory & Tech., vol. 57, no. 12, pp. 1207-1215, May 
2009. 
[7]  J.-X. Niu and X.-L. Zhou, “A novel dual-band branch line coupler based on strip-shaped 
complementary split ring resonators,” Microw. Optical Tech. Lett., vol. 49, no. 11, pp. 
2859-2862, Nov. 2007. 
[8]  G. Siso, J. Bonache, and F. Martin, “Dual-band rat race hybrid coupler implemented through 
artificial lines based on complementary split ring resonators,” in IEEE MTT-S Int. 
Microwave Symp. Dig., pp. 625 – 628, June 2009. 
[9]  M.-J. Park and B. Lee, “Dual-band, cross coupled branch line coupler,” IEEE Microw. 
Wireless Compon. Lett., vol. 15, no. 10, pp. 655-657, Oct. 2005. 
[10] K.-K. M. Cheng and F.-L. Wong, “A novel approach to the design and implementation of 
dual-band compact planar 90o branch-line coupler,” IEEE Trans. Microw. Theory Tech., vol. 
52, pp. 2458-2463, Nov. 2004. 
[11]  A. F. Sheta, A. Mohra, and S. F. Mahmoud, “A new class of miniature quadrature couplers for 
MIC and MMIC applications,” Microw. Optical Tech. Lett., vol. 34, no. 3, pp. 215-219, Aug. 
2002. 
[12]  B. Mayer and R. Knöchel, “Branchline-couplers with improved design flexibility and broad 
bandwidth,” in IEEE MTT-S Int. Microwave Symp. Dig., pp. 391-394, 1990. 
[13] A. S. Mohra and M. A. Alkanhal, “Dual band Wilkinson power dividers using T-sections,” 
Journal of Microwaves, Optoelectronics and Electromagnetic Applications, vol. 7, no. 2, pp. 
83-90, Dec. 2008. 
[14] H. Zhang and K. J. Chen, “Design of dual-band rat-race couplers,” IET Microw. Antennas and 
Propag., vol. 3,  pp. 514-521, 2009. 
 24
 
 
計畫成果自評 
 
一、 本計畫直接成果： 
本計畫進行三種雙頻耦合器合成方法研究，原計畫中所列之目標已全數達成，條列於下： 
(1) 雙頻枝幹線耦合器研製： 
(a) 建立雙頻枝幹線耦合器整體之等效電路模型。 
(b) 完成 50 及 35.36 之雙頻 90 度線架構研究。 
(c) 完成 Design curves 計算及繪圖。 
(d) 完成雙頻 90 度線長度縮減比例探討及計算。 
(e) 完成兩組雙頻枝幹線耦合器製作： 
第一組耦合器：量測中心頻率為 2.36 GHz 及 5.7 GHz。2.36 GHz 時， S21 = -3.56 dB， 
S31 = -3.73 dB；在 5.7 GHz 時， S21 = -4.11 dB， S31 = -4.44 dB。振幅不平衡度小於
0.4 dB，且 S11及 S41於兩頻帶均低於-20 dB。傳輸埠與耦合埠的相位差，在 2.36 GHz
時為 89°，以及 5.7 GHz 時為-89°，皆符合枝幹線耦合器所要求之特性。量測頻寬於
低頻帶與高頻帶時分別為 11.3%和 5%。 
第二組耦合器：量測中心頻率為 2.4 GHz 及 5.74 GHz。2.4 GHz 時， S21 = -3.57 dB， 
S31 = -3.62 dB；5.74 GHz 時， S21 = -4.06 dB， S31 = -4.23 dB。模擬與量測結果亦相
當接近，且反射損耗及隔離度於第一操作頻率時低於-25 dB，於第二操作頻率時低
於-20 dB。傳輸埠與耦合埠的相位差，在 2.4 GHz 時為 89.1°，以及在 5.74 GHz 時為
-91.7°，皆符合枝幹線耦合器所要求之特性。量測頻寬於低頻帶與高頻帶時分別為
13%和 7%。 
 
(2) 雙頻環形耦合器研製： 
(a) 完成 70.7 雙頻 90 度線架構分析，並建立設計曲線。 
(b) 完成 R、U 值的選取探討 
(c) 完成電路實作驗證，量測中心頻率為2.34 GHz及5 GHz。2.34 GHz時， S21 = -3.48 dB， 
S31 = -3.47 dB。在5 GHz時， S21 = -3.78 dB， S31 = -4.22 dB。S11及S41於第一操作頻率
時低於-45 dB，於第二操作頻率時低於-30 dB。∠S21-∠S31與∠S24-∠S34相位差：在
2.36 GHz時為1.12° 與181°，在5.2 GHz時為-2.07°與-179°，皆符合環形耦合器所要求
之特性。 
 
(3) 雙頻耦合線耦合器研製： 
(a) 建立雙頻耦合線耦合器之等效電路模型。 
(b)雙頻步階阻抗殘段耦合線理論分析。 
(c) 完成阻抗比及電性長度比探討。 
(d)完成電路實作驗證，實測中心頻率為 2.27 GHz 及 5.1 GHz。量測結果，於第一操
作頻率 2.27 GHz 時， S31 = -7.42 dB (理論值為-7.78 dB)， S21 = -1.32 dB (理論值
為-0.8 dB)， S41 = -28.98 dB， S11 = -26.5 dB。於第二操作頻率 5.1 GHz 時， S31 = 
-7.84 dB， S21 = -1.41 dB， S41 = -25.19 dB， S11 = -33.65 dB。而第一頻帶之相位
差∠S31-∠S21 = 90.49º，第二頻帶之相位差∠S31-∠S21 = -89.85º。符合雙頻耦合線
耦合器所要求之特性。 
 
 
 26
 
 
 28
可供推廣之研發成果資料表 
▇ 可申請專利  □ 可技術移轉                                      日期：100年8月26日 
國科會補助計畫 
計畫名稱：三種微帶線雙頻耦合器之電路新架構與其合成方法 
計畫主持人：金國生副教授        
計畫編號：NSC 99-2221-E-182-033  學門領域：電磁 
技術/創作名稱 三種微帶線雙頻耦合器之電路新架構與其合成方法 
發明人/創作人 金國生副教授 
技術說明 
中文：本計畫研究三種微帶線雙頻耦合器之新架構與其合成方法。在現代
RF 及微波通訊系統應用方面，微帶線耦合器除具有分割微波能量功能
外，亦可提供不同相位之輸出訊號，其中最常見者有三：枝幹線耦合器、
環形耦合器及耦合線耦合器等，由於其電性長度對應於特定波長，因此僅
能操作在單一頻率。隨著無線通訊產品輕薄短小之發展趨勢，研究雙頻微
帶線耦合器已成為近年來國際文獻上熱切討論之議題。據此，本計畫應用
步階阻抗殘段線架構以取代傳統單頻/4 線，利用其阻抗不均勻之特點來
等效為雙頻90線，以進行下列三種耦合器設計：(1)雙頻枝幹線耦合器、
(2)雙頻環形耦合器及(3)雙頻耦合線耦合器等。由於步階阻抗殘段線之電
路設計參數多於雙頻90線之等效條件數目，因此合成公式會有兩項額外
之自由度，可帶來電路設計上的諸多彈性。本計畫實作數組電路進行驗
證，量測結果良好確認其可行性。 
 
英文：This project develops circuit structures and synthesis methods of three 
microstrip dual-band couplers. In modern communication systems, microstrip couplers 
are useful because of they can provide output signals with equal or unequal power ratios 
and with 90 or 180 phase differences. The branch-line coupler, rat-race coupler, and 
coupled-line coupler are three popular circuits often used in communication systems. 
Since they require structures with uniform impedances and specific wavelengths 
involved, they only can be used for single band applications. For this reason, how to 
enable single coupler operated in dual bands is a popular research topic recently. In this 
research, we propose the stepped-impedance-stub line to replace the traditional /4 line 
for coupler design. By taking the advantage of non-uniform impedance distribution, the 
stepped-impedance-stub line can have an equivalent 90 electrical length at dual bands. 
According to the aforementioned, this project is divided into three researches: (1) 
Dual-band branch-line coupler, (2) Dual-band rat-race coupler, and (3) Dual-band 
coupled-line coupler. This project fabricates several dual-band couplers to demonstrate 
the capability of the proposed circuit structures. 
可利用之產業及 
可開發之產品 電信及通訊產業，微波雙頻耦合器 
技術特點 
(1) 以雙頻步階阻抗殘段線來設計雙頻枝幹線耦合器、雙頻環形耦
合器及雙頻耦合線耦合器 
(2) 有設計自由度，可達成縮減尺寸，增加頻率比範圍及阻抗低製作
容易等特點。 
推廣及運用的價值 本技術提出以雙頻步階阻抗殘段線來設計各種雙頻耦合器，具有尺寸小、頻率比範圍大及阻抗低等特點，可符合RF業界需求。 
※ 1.每項研發成果請填寫一式二份，一份隨成果報告送繳本會，一份送 貴單位研
發成果推廣單位（如技術移轉中心）。 
※ 2.本項研發成果若尚未申請專利，請勿揭露可申請專利之主要內容。 
※ 3.本表若不敷使用，請自行影印使用。 
    CSQRWC 基本上屬於華人區的國際型會議，但亦可見到非華人之學者專家
參與。CSQRWC 會議起源於 1998 年，當時有感於世界各國華人及海峽兩岸四地
在通信科技領域上均有相當卓越的成就，但一直缺乏一個可供大家集思廣益、共
同交流的學術平臺，因此 1998 年時，在兩岸四地多所大學重量級教授及相關單
位的熱心推動之下，由長庚大學主辦了首屆“兩岸無線通信研討會”，會議受到熱
烈的關注與回響，至今已有多屆的研討會分別在兩岸四地輪流舉行，今年並更名
為“海峽兩岸四地無線電科技研討會”。本次會議共有五百餘篇論文發表，創歷年
之最，會議分為 13 個 session，本人主要參加 Session 9 - Antenna Theory and 
Technique 及 Poster session，現場討論氣氛熱絡，與會者相繼提出天線設計意見，
並比較彼此觀點的差異。 
 
 
 
圖 1. 作者於大陸哈爾濱 CSQRWC 會場，地點為哈工大活動中心 
 
 2
 二 與會心得 
 
在通訊產業快速的蓬勃發展下，對電路性能要求也越高，其中尤以在無線通
訊系統之接收及發射端電路所受影響最重。因應現代通訊系統逐漸朝高頻發展之
趨勢，例如區域多點分散服務(LMDS，27.5-31.3 GHz)及寬頻多媒體無線系統
(BMWS，39.5-43.5 GHz)之操作頻率均相當高，因此開發Ka-band天線亦顯重要，
本次會議中作者論文題目即為可運用於LMDS頻帶LTCC 28-GHz 貼片天線陣
列。在無線通訊接收系統中，天線是個很重要的元件，就成本的考量，皆希望能
將天線製作的更小，增加操作頻寬，及滿足各種極化特性為目標，因此天線微型
化、寬頻及達成圓形極化亦為天線設計之重要目標。 
 
此次會議，本人特別注意到有關介質共振腔天線(Dielectric Resonator 
Antenna)的設計結構與概念，希望能延續本人之前的研究，以介質共振腔結構來
實現LMDS天線。由於低溫共燒陶瓷(LTCC)製程技術可逹成電路立體化、高整合
性及體積小等優點，近年來已廣泛運用於各種微波電路製作上，亦相當適合用來
製作介質共振腔天線，相信這會是一個很好的研究方向。在論文報告中，來自香
港城市大學的Prof. Leung Kwok Wa發表了一篇有關介質共振腔天線的設計結
構”Wideband Circularly Polarized Hollow Dielectric Resonator Antenna With a 
Parasitic Strip”，令人印象深刻，其結構如圖4所示。此結構在接地面上設計一個
立方體型中空介質共振腔，在介質共振腔外表面上以一條金屬帶線(Strip)作為饋
入線，長度約為半波長，此外在與金屬帶線同一面上靠近介質共振腔轉角處，另
設計一寄生傳導貼片，此種結構設計可產生圓形極化波並增加天線頻寬。 
 
 
 
 4
  
圖 5. S11 頻率響應圖 
 
 
 
 
圖 6. 軸長比頻率響應圖 
 
 
 6
 8
    經過電磁模擬軟體最佳化後之天線模擬及實測輻射場形如圖 7 所示，性能良
好，在 0 度視角之左手圓極化位準比右手圓極化可高出 25 dB。圖 8 為天線增益
曲線圖，在中心頻率 2.45 GHz 處之增益為 5.21 dBic。 
    Prof. Leung Kwok Wa 所提出之天線共振腔結構，具有寬頻及圓形極化等優
點，這是相當好的研究成果。本人目前正進行 LMDS 及 BMWS 等天線之相關研
究，已累積不少天線共振腔之設計經驗，亦可參考此篇論文之設計概念朝介質共
振腔方向研究。當然，比起許多早已投入介質共振腔天線設計的國家與研究團
隊，我們的天線設計觀念與電路架構仍然有很多需要學習改進的地方。 
除了專業技術討論外，本人也與大會技術委員會主席哈工大吳群教授及大會
主席亞東技術學院張道治教授多所交談，看到哈工大主辦單位在會議場地的良善
規劃，給予來自兩岸四地的優秀學者們很好的討論環境，期待台灣明年亞東技術
學院主辦時能有更好表現，能讓台灣學術的國際知名度更明顯提升。 
 
三 建  議 
 
建議國科會及長庚大學能夠多補助老師及碩、博士班學生出國參加國際性
學術會議，培養師生國際觀、學習別人的長處與分享個人研究心得，相信對老師
及研究生的研究態度、個人視野會有更多啟發與提升。此外，觀察別人優異之研
究成果，也提醒自己需要繼續不斷保持競爭優勢，才能夠在高科技業持續保有發
展遠景。此次感謝國科會及長庚大學長期在天線設計、LTCC 製程及毫米波量測
設備方面挹注經費，才能夠提升我們的研究，期使對台灣學術的國際能見度能有
所助益。 
 
四 攜回資料名稱與內容 
1. 大會議程一冊 
2. Proceeding 論文光碟一片 
 
28-GHz Patch Antenna Arrays with PCB 
and LTCC Substrates 
 
Kuo-Sheng Chin, Ho-Ting Chang, Jia-An Liu, 
Hsien-Chin Chiu, and Jeffrey S. Fu  
Department of Electronic Engineering 
Chang Gung University, Taoyuan 333, Taiwan, R.O.C. 
kschin@mail.cgu.edu.tw 
Shuh-Han Chao 
Department of Computer Science and Multimedia Design 
Taiwan Shoufu University 
Tainan 721, Taiwan, R.O.C. 
shchao@tsu.edu.tw
 
Abstract—Ka-band spectrum is relatively abundant and 
therefore attractive for services of satellite communication, 
targeting radar, and wireless broadband access technologies. 
However, Ka-band patch antenna is difficult in realization 
because the accurate manufacturing is indeed a challenge in 
obtaining excellent antenna performance at such high 
frequencies. This study develops three patch antenna arrays for 
operation at 28 GHz.  Two of the three patch arrays with 22 and 
41 patches, respectively, are realized on microwave printed 
circuit boards (PCBs). The experimental PCB patch arrays have 
bandwidths up to 5.7% and gains up to 13 dBi. Another 22 
stacked-patch antenna array is fabricated with low temperature 
co-fired ceramic (LTCC) technology for further bandwidth 
enhancement. This LTCC stacked-patch array comprises a novel 
opposite-side feeding structure to prevent any electrical effect on 
the parasitic patch. A measured gain of 10.35 dBi and a wide 
bandwidth of 10.1% (26.75-29.6 GHz) are achieved. 
Keywords- Stacked patch antenna, patch antenna array, LTCC 
patch antenna, Ka-band antenna. 
I. INTRODUCTION 
Ka-band communication systems in 26.5-40 GHz bands 
are being developed for use in satellite communications, 
targeting radars, and wireless broadband access technologies. 
Designing such Ka-band antennas is difficult because the 
accurate manufacturing is always required. Rectangular patch 
antennas are favored for their low profile, light weight, low 
cost, and ease of manufacture. However, they have the 
shortcoming of a narrow bandwidth because of their resonant 
behavior. Their low gain is also a major drawback, which 
must be overcome.  
In recent years, low temperature co-fired ceramic (LTCC) 
has become an attractive multi-layer material, and is particular 
effective for use in high-frequency circuits. Stacked patch 
antennas [1-7] are well-known to have a large antenna 
bandwidth, which makes them very useful. Parasitic patches 
vertically above the driven patch are coupled 
electromagnetically in multi-layer structures to yield wideband 
characteristics. In one investigation [1], a method for 
designing stacked patch antennas with optimal bandwidth 
performance by varying the thickness of the LTCC substrate 
was developed. Panther et al. [2] utilized an embedded air 
cavity between stacked patches in LTCC devices to reduce the 
dielectric constant and quality factor, to increase bandwidth. 
Byun et al. designed an 88 stacked patch antenna array that 
was backed by a metal cavity, yielding a large bandwidth [3]. 
One study [4] presented a slot-fed stacked patch antenna, with 
antenna feeding performed differentially via two pins. Another 
investigation [5] proposed a novel waveguide-to-microstrip 
transition to couple the stacked patch antenna array to the 
transceiver module at 40 GHz. However, the design of a 
compact stacked patch antenna array with large bandwidth and 
high gain is an ongoing challenge. 
In this study, three 28-GHz patch antenna arrays are 
designed for applications of local multipoint distribution 
service (LMDS). Two of them with 22 and 41 patches, 
respectively, are realized on microwave printed circuit boards. 
The experimental PCB patch arrays have bandwidths up to 
5.7% and gains up to 13 dBi. Another 22 stacked-patch 
antenna array is fabricated on LTCC substrates for bandwidth 
enhancement, achieving a wide bandwidth of up to 10.1%, with 
a superior gain of 10.35 dBi. 
II. 22 AND 41 PATCH ANTENNA ARRAYS WITH PCBS 
For the preliminary design, two 28-GHz g/2 patch antenna 
arrays with 22 and 41 patches, respectively, on microwave 
printed circuit boards were developed. Figure 1 shows the 
schematic of the 22 patch array with PCB substrate of r = 
3.38, tan = 0.002, and thickness of 0.762 mm. The patch 
elements with 2.6 mm  2.6 mm were designed for operation at 
28 GHz. With respect to the integration of the 22 patch 
elements, Fig. 1 also plots the impedance arrangement of the 
proposed array feeding network. The 2D parallel inset feeding 
network was composed of power dividers and impedance 
transformers with three impedances of 100 Ω, 70.7 Ω, and 50 
Ω. The photograph of this 22 array is shown in right side of 
Fig. 1, and detail circuit dimensions are listed in Table I. 
100 70.7
100 100
70.770.7
7mm
6.4mm
6.32mm
  
W
L
50 
Fig. 1. Schematic and photo of the PCB 22 patch antenna array with parallel 
feeding network.  
22 24 26 28 30 32 34
Frequency (GHz)
-35
-30
-25
-20
-15
-10
-5
0
5
|S 1
1| 
&
 |S
21
| (
dB
)
S11
S21
 
(b) 
Fig. 8. (a) 3D schematic structure and (b) simulated S-parameter responses, of 
the opposite-side feeding structure. 
The full-wave EM simulator Ansoft HFSS was used in the 
simulation. Figure 2 shows the simulated and measured S11 
responses of the 22 patch array, in which the measured center 
frequency is shifted slightly to 28.1 GHz. This antenna 
possesses maximum return loss of 23.5 dB and 10-dB 
impedance bandwidth of 5.7%. Figures 3(a) and (b) plot the 
simulated and measured E-plane and H-plane radiation 
patterns at 28 GHz, respectively, obtaining a gain of 10 dBi. 
Notably, the asymmetry in the E-plane and H-plane radiation 
patterns is mainly caused by the feeding network.  
For comparison, the second PCB patch array was designed 
with 41 patch elements. Figure 4 shows the schematic and 
photo of the 41 patch array with PCB substrate of r = 9.7, 
tan = 0.002, and thickness of 0.508 mm. The detail antenna 
dimensions are listed in Table II. The measured center 
frequency is 28.25 GHz with bandwidth of 5.3%. Figure 5 
plots the E-plane and H-plane radiation patterns at 28 GHz. A 
higher gain of 13 dBi than the 22 array is observed. 
III. LTCC STACKED-PATCH ANTENNA ARRAY 
The stacked-patch structure is applied for further bandwidth 
enhancement. Stacked-patch antenna consists of a parasitic 
patch vertically above the main patch (also called the driven 
patch) coupled electromagnetically in multi-layer structures. 
Figures 6(a) and (b) display the 3D schematic structure and the 
cross-sectional configuration of a single stacked-patch element 
in LTCC with a microstrip feed line. 
The proposed LTCC antenna array consists of 2×2 stacked 
patch antenna elements to provide both high gain and wide 
bandwidth. The circuit dimensions of a single stacked patch 
element must be determined first to verify the radiating and 
bandwidth characteristics before many of them are used to 
form an array. This design adopts six ceramic layers to yield 
the required thickness; the parasitic patch and main patch are 
placed on the first and sixth ceramic layers, respectively. The 
LTCC material system, provided by Advanced Ceramic X 
Corporation, with a relative permittivity of r = 7.5 and a loss 
tangent of tan = 0.005, are utilized. All conductors are silver. 
The main patch had dimensions of L1 = 1.78 mm, W1 = 1.845 
mm, and h1 = 0.16 mm for operation at 28 GHz. The width of 
the feed line is set to 0.187 mm to realize a 50  input 
impedance of the main patch. Figure 7 plots the antenna 
bandwidth against the width of parasitic patches W2 with 
various lengths L2, but fixed h2 = 0.6 mm. As shown in Fig. 7, 
the bandwidth increases with W2 and L2 when W2 < 3.7 mm. 
Figure 7 reveals that the maximum bandwidth of 12.6% is 
achieved when W2 = 3.645 mm and L2 = 1.22 mm.  
To test the performance of the antennas, the embedded feed 
line of the main patch must be drawn out from within the 
LTCC to the surface for connection. Accordingly, a good 
vertical interconnection between the input port and the main 
patch connection is required to allow good signal transmission. 
Figure 8(a) displays a novel opposite-side feeding structure, 
which does not electrically influence the parasitic patch, 
because it is situated on the opposite side and separated by a 
ground. The upper feed line (port 2, to main patch) is 
connected to the lower feed line (port 1, to connector) using a 
signal via which is lined on both sides with ground vias to 
construct a vertical ground-signal-ground structure. Many 
ground vias are applied to connect ground planes (on the first, 
second, and sixth ceramic layers) to equalize the ground 
potential. An aperture on the bottom ground (on the sixth 
ceramic layer) with a radius of 0.35 mm is etched allowing the 
signal via and the lower feed line to pass through it without 
touching. To maintain the 50- impedance of the feed lines, 
the required width of the lower feed line increases with the 
substrate, potentially causing discontinuity effects. Therefore, 
the ground above the lower feed line must be leveled down to 
reduce the width of the lower feed line to ensure a good 
interconnection. In the authors’ studies, 0.48 mm was an 
appropriate width for the lower feed line. Figure 8(b) plots the 
simulated S-parameter responses of the proposed opposite-side 
feeding structure. Excellent insertion loss is observed with |S21| 
< 0.9 dB at 28 GHz, while |S11| > 12 dB. 
A 22 stacked patch antenna array operated at 28 GHz was 
synthesized on an LTCC substrate to validate the design 
approach. Figures 9(a) and (b) respectively present the detail 
circuit dimensions and the thickness of the layers of the 
proposed 22 stacked-patch antenna array with an opposite-
side feeding structure. Figure 10 plots the simulated and 
measured S11 responses. The measurements of S11 reveal that 
the central frequency shifted to 28.18 GHz with bandwidth of 
10.1% (26.75-29.6 GHz). Figures 11(a) and (b) present the E-
plane and H-plane radiation patterns, respectively. From Fig. 
11, the E-plane and H-plane have smooth co-polarization 
patterns with half-power beamwidths of 36° and 48°, 
respectively, and a gain of 10.35 dBi. All these results include 
the effect of the K end-launch connector, and are favorable for 
patch antennas that are operated at such a high frequency. 
Figures 12(a) and (b) are photographs of the experimental 
LTCC 2×2 stacked patch antenna array. The overall size, 
excluding the connector, is 2.6 cm  1.65 cm  0.76 mm. 
IV. CONCLUSIONS 
In this study, two PCB patch antenna arrays with 2×2 and 
4×1 patch elements, respectively, are designed for operation at 
28 GHz. The 2D parallel feeding networks are developed for 
connection of elements. The design concept was demonstrated 
by fabricating two experimental PCB patch arrays that yielded 
bandwidths up to 5.7% and gains up to 13 dBi. For further 
國科會補助計畫衍生研發成果推廣資料表
日期:2011/08/26
國科會補助計畫
計畫名稱: 三種微帶線雙頻耦合器之電路新架構與其合成方法
計畫主持人: 金國生
計畫編號: 99-2221-E-182-033- 學門領域: 電磁
無研發成果推廣資料
申請中件數 0 2 50% 
研究經費部分由
長庚大學CGURP計
畫、高速智能通訊
中心及健康老化
中心提供。 
專利 
已獲得件數 0 0 100% 
件 
 
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
辦理學術活動 High Speed Intelligent Communication Forum 2011, Hong Kong
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
