Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "VGA_DRV.v" in library work
Compiling verilog file "srl_fifo.v" in library work
Module <VGA_DRV> compiled
Compiling verilog file "BLOCK_framebuffer.v" in library work
Module <srl_fifo> compiled
Compiling verilog file "BIG_framebuffer.v" in library work
Module <BLOCK_framebuffer> compiled
Compiling verilog file "VGA.v" in library work
Module <BIG_framebuffer> compiled
Compiling verilog file "TETRIS_GAME.v" in library work
Module <VGA> compiled
Compiling verilog file "ps2_if.v" in library work
Module <TETRIS_GAME> compiled
Compiling verilog file "clk_gen.v" in library work
Module <ps2_if> compiled
Compiling verilog file "top_level.v" in library work
Module <clk_gen> compiled
Module <top_level> compiled
No errors in compilation
Analysis of file <"top_level.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_level> in library <work>.

Analyzing hierarchy for module <clk_gen> in library <work>.

Analyzing hierarchy for module <VGA> in library <work>.

Analyzing hierarchy for module <TETRIS_GAME> in library <work> with parameters.
	check_down_end = "00000000000000000001001110000111"
	check_down_start = "00000000000000000000111110100000"
	check_left_end = "00000000000000000001011101101111"
	check_left_start = "00000000000000000001001110001000"
	check_right_end = "00000000000000000001101101010111"
	check_right_start = "00000000000000000001011101110000"
	check_rot_end = "00000000000000000001111100111111"
	check_rot_endtest = "00000000000000000010001100101000"
	check_rot_start = "00000000000000000001101101011000"
	check_rot_starttest = "00000000000000000001111101000000"
	moves_end = "00000000000000000010111011100000"
	moves_start = "00000000000000000010011100010000"
	number_of_blocks = "00000000000000000000000000000111"
	teris_y_end = "00000000000000000000000000011000"
	tetris_x_begin = "00000000000000000000000000001010"
	tetris_x_end = "00000000000000000000000000010100"
	tetris_y_begin = "00000000000000000000000000000101"

Analyzing hierarchy for module <ps2_if> in library <work>.

Analyzing hierarchy for module <VGA_DRV> in library <work> with parameters.
	horizontal_resolution = "00000000000000000000001001111111"
	horizontal_total = "00000000000000000000001100011111"
	hsync_begin = "00000000000000000000001010001111"
	hsync_end = "00000000000000000000001011101111"
	vertical_resolution = "00000000000000000000000111011111"
	vertical_total = "00000000000000000000001000001000"
	vsync_begin = "00000000000000000000000111101001"
	vsync_end = "00000000000000000000000111101011"

Analyzing hierarchy for module <BLOCK_framebuffer> in library <work>.

Analyzing hierarchy for module <BIG_framebuffer> in library <work>.

Analyzing hierarchy for module <srl_fifo> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_level>.
Module <top_level> is correct for synthesis.
 
Analyzing module <clk_gen> in library <work>.
Module <clk_gen> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <BUFG_xclk> in unit <clk_gen>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <BUFG_xclk> in unit <clk_gen>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <BUFG_xclk> in unit <clk_gen>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <BUFG_xclk> in unit <clk_gen>.
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "CLKFX_DIVIDE =  16" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "CLKFX_MULTIPLY =  25" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "CLKIN_PERIOD =  62.500000" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_inst> in unit <clk_gen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_inst> in unit <clk_gen>.
Analyzing module <VGA> in library <work>.
Module <VGA> is correct for synthesis.
 
Analyzing module <VGA_DRV> in library <work>.
	horizontal_resolution = 32'sb00000000000000000000001001111111
	horizontal_total = 32'sb00000000000000000000001100011111
	hsync_begin = 32'sb00000000000000000000001010001111
	hsync_end = 32'sb00000000000000000000001011101111
	vertical_resolution = 32'sb00000000000000000000000111011111
	vertical_total = 32'sb00000000000000000000001000001000
	vsync_begin = 32'sb00000000000000000000000111101001
	vsync_end = 32'sb00000000000000000000000111101011
Module <VGA_DRV> is correct for synthesis.
 
Analyzing module <BLOCK_framebuffer> in library <work>.
INFO:Xst:2546 - "BLOCK_framebuffer.v" line 14: reading initialization file "data.bin".
Module <BLOCK_framebuffer> is correct for synthesis.
 
Analyzing module <BIG_framebuffer> in library <work>.
INFO:Xst:2546 - "BIG_framebuffer.v" line 15: reading initialization file "BIG.bin".
Module <BIG_framebuffer> is correct for synthesis.
 
Analyzing module <TETRIS_GAME> in library <work>.
	check_down_end = 32'sb00000000000000000001001110000111
	check_down_start = 32'sb00000000000000000000111110100000
	check_left_end = 32'sb00000000000000000001011101101111
	check_left_start = 32'sb00000000000000000001001110001000
	check_right_end = 32'sb00000000000000000001101101010111
	check_right_start = 32'sb00000000000000000001011101110000
	check_rot_end = 32'sb00000000000000000001111100111111
	check_rot_endtest = 32'sb00000000000000000010001100101000
	check_rot_start = 32'sb00000000000000000001101101011000
	check_rot_starttest = 32'sb00000000000000000001111101000000
	moves_end = 32'sb00000000000000000010111011100000
	moves_start = 32'sb00000000000000000010011100010000
	number_of_blocks = 32'sb00000000000000000000000000000111
	teris_y_end = 32'sb00000000000000000000000000011000
	tetris_x_begin = 32'sb00000000000000000000000000001010
	tetris_x_end = 32'sb00000000000000000000000000010100
	tetris_y_begin = 32'sb00000000000000000000000000000101
INFO:Xst:2546 - "TETRIS_GAME.v" line 118: reading initialization file "vertical.bin".
INFO:Xst:2546 - "TETRIS_GAME.v" line 119: reading initialization file "horizontal.bin".
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <vertical> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1432 - Contents of array <horizontal> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <horizontal> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <vertical> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <TETRIS_GAME> is correct for synthesis.
 
Analyzing module <ps2_if> in library <work>.
Module <ps2_if> is correct for synthesis.
 
    Set property "rom_style = distributed" for signal <ascii_val>.
    Set property "syn_romstyle = select_rom" for signal <ascii_val>.
Analyzing module <srl_fifo> in library <work>.
Module <srl_fifo> is correct for synthesis.
 
    Set property "SYN_HIER = hard" for unit <srl_fifo>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <i> in unit <srl_fifo> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <TETRIS_GAME>.
    Related source file is "TETRIS_GAME.v".
WARNING:Xst:647 - Input <btn<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <btn<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <vertical_rot_data> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <ver_wire_rottest> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ver_wire_rot<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ver_wire_right<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ver_wire_left<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ver_wire_down<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ver_wire_clear_wr<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ver_wire_clear_rd<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ver_wire<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rotationtest> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rot_cntr_2test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rot_cntr_1test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rot_cntr_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rot_cntr_0test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rot_cntr_0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <input_delay_max> is used but never assigned. This sourceless signal will be automatically connected to value 000101.
WARNING:Xst:1781 - Signal <horizontal_rot_data> is used but never assigned. Tied to default value.
WARNING:Xst:646 - Signal <hor_wire_rottest> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <gravity_speed> is used but never assigned. This sourceless signal will be automatically connected to value 0010100.
WARNING:Xst:1780 - Signal <detect> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debugreg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <canmove_rottest> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <right>.
    Found 128x13-bit ROM for signal <COND_48$rom0000>.
    Found 128x13-bit ROM for signal <COND_25$rom0000>.
    Found 128x13-bit ROM for signal <COND_36$rom0000>.
    Found 128x13-bit ROM for signal <COND_37$rom0000>.
    Found 128x13-bit ROM for signal <COND_38$rom0000>.
    Found 128x13-bit ROM for signal <COND_39$rom0000>.
    Found 11-bit register for signal <BIG_RD_ADDR>.
    Found 1-bit register for signal <BIG_WR_EN>.
    Found 8-bit register for signal <leds>.
    Found 6-bit register for signal <BIG_WR_DATA>.
    Found 11-bit register for signal <BIG_WR_ADDR>.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0000> created at line 244.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0001> created at line 244.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0002> created at line 244.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0003> created at line 262.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0004> created at line 277.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0005> created at line 277.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0006> created at line 277.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0007> created at line 244.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0008> created at line 244.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0009> created at line 244.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0010> created at line 262.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0011> created at line 262.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0012> created at line 262.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0013> created at line 277.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0014> created at line 277.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0015> created at line 277.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0016> created at line 244.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0017> created at line 244.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0018> created at line 244.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0019> created at line 244.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0020> created at line 244.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0021> created at line 244.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0022> created at line 244.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0023> created at line 262.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0024> created at line 262.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0025> created at line 262.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0026> created at line 262.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0027> created at line 277.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0028> created at line 277.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0029> created at line 277.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0030> created at line 277.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0031> created at line 277.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0032> created at line 277.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0033> created at line 277.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0034> created at line 313.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0036> created at line 313.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0038> created at line 313.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0039> created at line 313.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0040> created at line 313.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0041> created at line 313.
    Found 7-bit 4-to-1 multiplexer for signal <$varindex0042> created at line 313.
    Found 6-bit 4-to-1 multiplexer for signal <$varindex0043> created at line 313.
    Found 6-bit adder carry out for signal <add0000$addsub0000> created at line 244.
    Found 6-bit adder carry out for signal <add0001$addsub0000> created at line 244.
    Found 6-bit adder carry out for signal <add0002$addsub0000> created at line 244.
    Found 7-bit adder carry out for signal <add0003$addsub0000> created at line 262.
    Found 7-bit adder carry out for signal <add0004$addsub0000> created at line 262.
    Found 7-bit adder carry out for signal <add0005$addsub0000> created at line 262.
    Found 7-bit adder carry out for signal <add0006$addsub0000> created at line 277.
    Found 7-bit adder carry out for signal <add0007$addsub0000> created at line 277.
    Found 7-bit adder carry out for signal <add0008$addsub0000> created at line 277.
    Found 5-bit adder carry out for signal <BIG_RD_ADDR$addsub0000> created at line 241.
    Found 15-bit comparator greatequal for signal <BIG_RD_ADDR$cmp_ge0000> created at line 327.
    Found 15-bit comparator greatequal for signal <BIG_RD_ADDR$cmp_ge0001> created at line 329.
    Found 15-bit comparator lessequal for signal <BIG_RD_ADDR$cmp_le0000> created at line 240.
    Found 15-bit comparator lessequal for signal <BIG_RD_ADDR$cmp_le0001> created at line 259.
    Found 15-bit comparator lessequal for signal <BIG_RD_ADDR$cmp_le0002> created at line 274.
    Found 15-bit comparator lessequal for signal <BIG_RD_ADDR$cmp_le0003> created at line 304.
    Found 15-bit comparator lessequal for signal <BIG_RD_ADDR$cmp_le0004> created at line 327.
    Found 15-bit comparator lessequal for signal <BIG_RD_ADDR$cmp_le0005> created at line 329.
    Found 15-bit comparator greatequal for signal <BIG_WR_ADDR$cmp_ge0000> created at line 478.
    Found 15-bit comparator greatequal for signal <BIG_WR_ADDR$cmp_ge0001> created at line 439.
    Found 4-bit comparator greatequal for signal <BIG_WR_ADDR$cmp_ge0002> created at line 448.
    Found 4-bit comparator greater for signal <BIG_WR_ADDR$cmp_gt0000> created at line 448.
    Found 15-bit comparator greater for signal <BIG_WR_ADDR$cmp_gt0001> created at line 446.
    Found 15-bit comparator greater for signal <BIG_WR_ADDR$cmp_gt0002> created at line 349.
    Found 15-bit comparator greater for signal <BIG_WR_ADDR$cmp_gt0003> created at line 357.
    Found 15-bit comparator greater for signal <BIG_WR_ADDR$cmp_gt0004> created at line 439.
    Found 15-bit comparator lessequal for signal <BIG_WR_ADDR$cmp_le0000> created at line 478.
    Found 15-bit comparator lessequal for signal <BIG_WR_ADDR$cmp_le0001> created at line 439.
    Found 15-bit comparator lessequal for signal <BIG_WR_ADDR$cmp_le0002> created at line 349.
    Found 4-bit comparator lessequal for signal <BIG_WR_ADDR$cmp_le0003> created at line 448.
    Found 4-bit comparator less for signal <BIG_WR_ADDR$cmp_lt0000> created at line 448.
    Found 15-bit comparator less for signal <BIG_WR_ADDR$cmp_lt0001> created at line 446.
    Found 15-bit comparator less for signal <BIG_WR_ADDR$cmp_lt0002> created at line 357.
    Found 15-bit comparator less for signal <BIG_WR_ADDR$cmp_lt0003> created at line 439.
    Found 15-bit comparator greatequal for signal <BIG_WR_DATA$cmp_ge0000> created at line 357.
    Found 15-bit comparator lessequal for signal <BIG_WR_DATA$cmp_le0000> created at line 357.
    Found 1-bit register for signal <canmove_down>.
    Found 6-bit adder carry out for signal <canmove_down$addsub0001> created at line 244.
    Found 6-bit adder carry out for signal <canmove_down$addsub0002> created at line 244.
    Found 7-bit comparator equal for signal <canmove_down$cmp_eq0001> created at line 244.
    Found 7-bit comparator equal for signal <canmove_down$cmp_eq0002> created at line 244.
    Found 7-bit comparator equal for signal <canmove_down$cmp_eq0003> created at line 244.
    Found 7-bit comparator equal for signal <canmove_down$cmp_eq0004> created at line 244.
    Found 7-bit comparator equal for signal <canmove_down$cmp_eq0005> created at line 244.
    Found 7-bit comparator equal for signal <canmove_down$cmp_eq0006> created at line 244.
    Found 15-bit comparator greatequal for signal <canmove_down$cmp_ge0000> created at line 242.
    Found 15-bit comparator greatequal for signal <canmove_down$cmp_ge0001> created at line 238.
    Found 7-bit comparator greatequal for signal <canmove_down$cmp_ge0002> created at line 244.
    Found 15-bit comparator greater for signal <canmove_down$cmp_gt0000> created at line 242.
    Found 15-bit comparator lessequal for signal <canmove_down$cmp_le0000> created at line 242.
    Found 15-bit comparator lessequal for signal <canmove_down$cmp_le0001> created at line 238.
    Found 7-bit comparator less for signal <canmove_down$cmp_lt0000> created at line 244.
    Found 15-bit comparator less for signal <canmove_down$cmp_lt0001> created at line 242.
    Found 7-bit comparator not equal for signal <canmove_down$cmp_ne0002> created at line 244.
    Found 7-bit comparator not equal for signal <canmove_down$cmp_ne0003> created at line 244.
    Found 7-bit comparator not equal for signal <canmove_down$cmp_ne0004> created at line 244.
    Found 7-bit comparator not equal for signal <canmove_down$cmp_ne0005> created at line 244.
    Found 7-bit comparator not equal for signal <canmove_down$cmp_ne0006> created at line 244.
    Found 7-bit comparator not equal for signal <canmove_down$cmp_ne0007> created at line 244.
    Found 1-bit register for signal <canmove_left>.
    Found 8-bit comparator equal for signal <canmove_left$cmp_eq0000> created at line 262.
    Found 6-bit comparator equal for signal <canmove_left$cmp_eq0001> created at line 262.
    Found 8-bit comparator equal for signal <canmove_left$cmp_eq0002> created at line 262.
    Found 6-bit comparator equal for signal <canmove_left$cmp_eq0003> created at line 262.
    Found 8-bit comparator equal for signal <canmove_left$cmp_eq0004> created at line 262.
    Found 6-bit comparator equal for signal <canmove_left$cmp_eq0005> created at line 262.
    Found 15-bit comparator greatequal for signal <canmove_left$cmp_ge0000> created at line 261.
    Found 15-bit comparator greatequal for signal <canmove_left$cmp_ge0001> created at line 257.
    Found 15-bit comparator greater for signal <canmove_left$cmp_gt0000> created at line 261.
    Found 15-bit comparator lessequal for signal <canmove_left$cmp_le0000> created at line 261.
    Found 15-bit comparator lessequal for signal <canmove_left$cmp_le0001> created at line 257.
    Found 15-bit comparator less for signal <canmove_left$cmp_lt0000> created at line 261.
    Found 1-bit register for signal <canmove_right>.
    Found 7-bit adder carry out for signal <canmove_right$addsub0001> created at line 277.
    Found 7-bit adder carry out for signal <canmove_right$addsub0002> created at line 277.
    Found 8-bit comparator equal for signal <canmove_right$cmp_eq0000> created at line 277.
    Found 6-bit comparator equal for signal <canmove_right$cmp_eq0001> created at line 277.
    Found 8-bit comparator equal for signal <canmove_right$cmp_eq0002> created at line 277.
    Found 6-bit comparator equal for signal <canmove_right$cmp_eq0003> created at line 277.
    Found 8-bit comparator equal for signal <canmove_right$cmp_eq0004> created at line 277.
    Found 6-bit comparator equal for signal <canmove_right$cmp_eq0005> created at line 277.
    Found 15-bit comparator greatequal for signal <canmove_right$cmp_ge0000> created at line 276.
    Found 15-bit comparator greatequal for signal <canmove_right$cmp_ge0001> created at line 272.
    Found 8-bit comparator greatequal for signal <canmove_right$cmp_ge0002> created at line 277.
    Found 15-bit comparator greater for signal <canmove_right$cmp_gt0000> created at line 276.
    Found 15-bit comparator lessequal for signal <canmove_right$cmp_le0000> created at line 276.
    Found 15-bit comparator lessequal for signal <canmove_right$cmp_le0001> created at line 272.
    Found 8-bit comparator less for signal <canmove_right$cmp_lt0000> created at line 277.
    Found 15-bit comparator less for signal <canmove_right$cmp_lt0001> created at line 276.
    Found 8-bit comparator not equal for signal <canmove_right$cmp_ne0001> created at line 277.
    Found 6-bit comparator not equal for signal <canmove_right$cmp_ne0002> created at line 277.
    Found 8-bit comparator not equal for signal <canmove_right$cmp_ne0003> created at line 277.
    Found 6-bit comparator not equal for signal <canmove_right$cmp_ne0004> created at line 277.
    Found 8-bit comparator not equal for signal <canmove_right$cmp_ne0005> created at line 277.
    Found 6-bit comparator not equal for signal <canmove_right$cmp_ne0006> created at line 277.
    Found 1-bit register for signal <canmove_rot>.
    Found 7-bit comparator equal for signal <canmove_rot$cmp_eq0000> created at line 313.
    Found 6-bit comparator equal for signal <canmove_rot$cmp_eq0001> created at line 313.
    Found 7-bit comparator equal for signal <canmove_rot$cmp_eq0002> created at line 313.
    Found 6-bit comparator equal for signal <canmove_rot$cmp_eq0003> created at line 313.
    Found 7-bit comparator equal for signal <canmove_rot$cmp_eq0004> created at line 313.
    Found 6-bit comparator equal for signal <canmove_rot$cmp_eq0005> created at line 313.
    Found 7-bit comparator equal for signal <canmove_rot$cmp_eq0006> created at line 313.
    Found 6-bit comparator equal for signal <canmove_rot$cmp_eq0007> created at line 313.
    Found 15-bit comparator greatequal for signal <canmove_rot$cmp_ge0000> created at line 306.
    Found 15-bit comparator greatequal for signal <canmove_rot$cmp_ge0001> created at line 303.
    Found 15-bit comparator greater for signal <canmove_rot$cmp_gt0000> created at line 306.
    Found 15-bit comparator lessequal for signal <canmove_rot$cmp_le0000> created at line 306.
    Found 15-bit comparator lessequal for signal <canmove_rot$cmp_le0001> created at line 303.
    Found 15-bit comparator less for signal <canmove_rot$cmp_lt0000> created at line 306.
    Found 3-bit register for signal <color>.
    Found 15-bit adder carry out for signal <COND_11$addsub0000>.
    Found 15-bit adder carry out for signal <COND_12$addsub0000>.
    Found 15-bit adder carry out for signal <COND_13$addsub0000>.
    Found 15-bit adder carry out for signal <COND_21$addsub0000>.
    Found 15-bit adder carry out for signal <COND_33$addsub0000>.
    Found 15-bit adder carry out for signal <COND_34$addsub0000>.
    Found 15-bit adder carry out for signal <COND_35$addsub0000>.
    Found 15-bit adder carry out for signal <COND_8$addsub0000>.
    Found 5-bit register for signal <currentrow>.
    Found 5-bit addsub for signal <currentrow$share0000>.
    Found 15-bit up counter for signal <cycle_cntr>.
    Found 15-bit up counter for signal <down_cntr>.
    Found 15-bit comparator greater for signal <down_cntr$cmp_gt0000> created at line 214.
    Found 15-bit comparator less for signal <down_cntr$cmp_lt0000> created at line 214.
    Found 1-bit register for signal <en_posedge>.
    Found 5-bit register for signal <firstrow>.
    Found 1-bit register for signal <foundrow>.
    Found 1-bit register for signal <fullrow>.
    Found 7-bit up counter for signal <gravity>.
    Found 6-bit adder for signal <hor_wire>.
    Found 6-bit adder for signal <hor_wire$add0000> created at line 489.
    Found 4-bit adder carry out for signal <hor_wire_clear_rd$addsub0000> created at line 503.
    Found 6-bit subtractor for signal <hor_wire_clear_wr>.
    Found 6-bit adder for signal <hor_wire_down>.
    Found 6-bit subtractor for signal <hor_wire_left>.
    Found 7-bit adder carry out for signal <hor_wire_left$addsub0000> created at line 495.
    Found 6-bit adder carry out for signal <hor_wire_left$addsub0001> created at line 495.
    Found 6-bit adder for signal <hor_wire_right>.
    Found 6-bit adder for signal <hor_wire_rot>.
    Found 28-bit register for signal <horizontal>.
    Found 6-bit up counter for signal <input_delay>.
    Found 15-bit up counter for signal <left_cntr>.
    Found 15-bit comparator greater for signal <left_cntr$cmp_gt0000> created at line 200.
    Found 15-bit comparator less for signal <left_cntr$cmp_lt0000> created at line 200.
    Found 15-bit up counter for signal <move_cntr>.
    Found 15-bit comparator greater for signal <move_cntr$cmp_gt0000> created at line 341.
    Found 15-bit comparator less for signal <move_cntr$cmp_lt0000> created at line 341.
    Found 2-bit adder for signal <nextrot>.
    Found 6-bit updown counter for signal <pos_x>.
    Found 5-bit up counter for signal <pos_y>.
    Found 3-bit up counter for signal <random>.
    Found 2-bit register for signal <right>.
    Found 15-bit up counter for signal <right_cntr>.
    Found 15-bit comparator greater for signal <right_cntr$cmp_gt0000> created at line 207.
    Found 15-bit comparator less for signal <right_cntr$cmp_lt0000> created at line 207.
    Found 15-bit up counter for signal <rot_cntr>.
    Found 15-bit comparator greater for signal <rot_cntr$cmp_gt0000> created at line 221.
    Found 15-bit comparator less for signal <rot_cntr$cmp_lt0000> created at line 221.
    Found 2-bit adder for signal <rot_cntr_2>.
    Found 15-bit up counter for signal <rot_cntrtest>.
    Found 15-bit comparator greater for signal <rot_cntrtest$cmp_gt0000> created at line 229.
    Found 15-bit comparator less for signal <rot_cntrtest$cmp_lt0000> created at line 229.
    Found 2-bit up counter for signal <rotation>.
    Found 3-bit register for signal <rowcombo>.
    Found 3-bit adder for signal <rowcombo$addsub0000> created at line 417.
    Found 15-bit comparator greater for signal <rowcombo$cmp_gt0000> created at line 399.
    Found 15-bit comparator greater for signal <rowcombo$cmp_gt0001> created at line 390.
    Found 15-bit comparator less for signal <rowcombo$cmp_lt0000> created at line 399.
    Found 15-bit comparator less for signal <rowcombo$cmp_lt0001> created at line 390.
    Found 6-bit adder carry out for signal <ver_wire$addsub0000>.
    Found 5-bit adder carry out for signal <ver_wire$addsub0001> created at line 488.
    Found 5-bit adder carry out for signal <ver_wire_clear_rd$addsub0000> created at line 504.
    Found 6-bit adder for signal <ver_wire_clear_wr$add0000> created at line 506.
    Found 6-bit adder carry out for signal <ver_wire_down$addsub0000>.
    Found 6-bit adder carry out for signal <ver_wire_left$addsub0000>.
    Found 6-bit adder carry out for signal <ver_wire_right$addsub0000>.
    Found 6-bit adder carry out for signal <ver_wire_rot$addsub0000>.
    Found 24-bit register for signal <vertical>.
    Found 21-bit up counter for signal <vsync_cntr>.
    Summary:
	inferred   6 ROM(s).
	inferred  14 Counter(s).
	inferred 114 D-type flip-flop(s).
	inferred  48 Adder/Subtractor(s).
	inferred 108 Comparator(s).
	inferred 325 Multiplexer(s).
Unit <TETRIS_GAME> synthesized.


Synthesizing Unit <VGA_DRV>.
    Related source file is "VGA_DRV.v".
WARNING:Xst:646 - Signal <hsync_wire2<10:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hsync_wire1<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hsync_wire1<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <BIG_Y> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <BIG_X> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <VSYNC>.
    Found 6-bit register for signal <RGB>.
    Found 14-bit register for signal <BLOCKadress>.
    Found 1-bit register for signal <HSYNC>.
    Found 11-bit register for signal <BIGadress>.
    Found 11-bit comparator lessequal for signal <Hact$cmp_le0000> created at line 119.
    Found 10-bit up counter for signal <hsync_reg>.
    Found 10-bit adder carry out for signal <hsync_wire1$addsub0001> created at line 123.
    Found 10-bit comparator lessequal for signal <hsync_wire1$cmp_le0000> created at line 123.
    Found 10-bit adder carry out for signal <hsync_wire2$addsub0001> created at line 124.
    Found 10-bit comparator lessequal for signal <hsync_wire2$cmp_le0000> created at line 124.
    Found 10-bit comparator lessequal for signal <Vact$cmp_le0000> created at line 120.
    Found 10-bit up counter for signal <vsync_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <VGA_DRV> synthesized.


Synthesizing Unit <BLOCK_framebuffer>.
    Related source file is "BLOCK_framebuffer.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16384x6-bit dual-port RAM <Mram_dp_ram> for signal <dp_ram>.
    Found 6-bit register for signal <rd_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <BLOCK_framebuffer> synthesized.


Synthesizing Unit <BIG_framebuffer>.
    Related source file is "BIG_framebuffer.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2048x6-bit dual-port RAM <Mram_dp_ram> for signal <dp_ram>.
    Found 6-bit register for signal <rd_reg>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <BIG_framebuffer> synthesized.


Synthesizing Unit <srl_fifo>.
    Related source file is "srl_fifo.v".
    Found 8-bit 16-to-1 multiplexer for signal <dout>.
    Found 4-bit updown counter for signal <srl_addr>.
    Found 4-bit comparator greater for signal <srl_addr$cmp_gt0000> created at line 51.
    Found 5-bit updown counter for signal <srl_dcnt>.
    Found 5-bit comparator greater for signal <srl_dcnt$cmp_gt0000> created at line 35.
    Found 5-bit comparator less for signal <srl_dcnt$cmp_lt0000> created at line 33.
    Found 128-bit register for signal <srl_shr>.
    Summary:
	inferred   2 Counter(s).
	inferred 128 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <srl_fifo> synthesized.


Synthesizing Unit <clk_gen>.
    Related source file is "clk_gen.v".
Unit <clk_gen> synthesized.


Synthesizing Unit <VGA>.
    Related source file is "VGA.v".
WARNING:Xst:653 - Signal <BLOCKwr_data> is used but never assigned. This sourceless signal will be automatically connected to value 000000.
WARNING:Xst:653 - Signal <BLOCKwr_addr> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000.
WARNING:Xst:653 - Signal <BLOCKwe> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <VGA> synthesized.


Synthesizing Unit <ps2_if>.
    Related source file is "ps2_if.v".
WARNING:Xst:646 - Signal <data_shr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit up counter for signal <bit_cntr>.
    Found 11-bit register for signal <data_shr>.
    Found 1-bit register for signal <data_valid>.
    Found 2-bit register for signal <ps2c_dl>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
Unit <ps2_if> synthesized.


Synthesizing Unit <top_level>.
    Related source file is "top_level.v".
WARNING:Xst:647 - Input <sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ps2_status<31:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ps2_data<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <last_element> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | state$not0000             (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <out>.
    Found 11-bit up counter for signal <ps2_cntr>.
    Found 1-bit register for signal <ps2_rd>.
    Found 11-bit comparator greatequal for signal <ps2_rd$cmp_ge0000> created at line 54.
    Found 1-bit register for signal <ps2_valid>.
    Found 11-bit comparator less for signal <state$cmp_lt0000> created at line 54.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <top_level> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16384x6-bit dual-port RAM                             : 1
 2048x6-bit dual-port RAM                              : 1
# ROMs                                                 : 6
 128x13-bit ROM                                        : 6
# Adders/Subtractors                                   : 50
 10-bit adder carry out                                : 2
 15-bit adder carry out                                : 8
 16-bit subtractor                                     : 4
 2-bit adder                                           : 2
 3-bit adder                                           : 1
 4-bit adder carry out                                 : 1
 5-bit adder carry out                                 : 3
 5-bit addsub                                          : 1
 6-bit adder                                           : 6
 6-bit adder carry out                                 : 11
 6-bit subtractor                                      : 2
 7-bit adder carry out                                 : 9
# Counters                                             : 18
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 15-bit up counter                                     : 6
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 4-bit updown counter                                  : 1
 5-bit up counter                                      : 1
 5-bit updown counter                                  : 1
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 1
 7-bit up counter                                      : 1
# Registers                                            : 54
 1-bit register                                        : 13
 11-bit register                                       : 4
 14-bit register                                       : 1
 2-bit register                                        : 2
 3-bit register                                        : 2
 5-bit register                                        : 2
 6-bit register                                        : 8
 7-bit register                                        : 4
 8-bit register                                        : 18
# Comparators                                          : 115
 10-bit comparator lessequal                           : 3
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 1
 11-bit comparator lessequal                           : 1
 15-bit comparator greatequal                          : 13
 15-bit comparator greater                             : 15
 15-bit comparator less                                : 14
 15-bit comparator lessequal                           : 18
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 2
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
 6-bit comparator equal                                : 10
 6-bit comparator not equal                            : 3
 7-bit comparator equal                                : 10
 7-bit comparator greatequal                           : 1
 7-bit comparator less                                 : 1
 7-bit comparator not equal                            : 6
 8-bit comparator equal                                : 6
 8-bit comparator greatequal                           : 1
 8-bit comparator less                                 : 1
 8-bit comparator not equal                            : 3
# Multiplexers                                         : 51
 6-bit 4-to-1 multiplexer                              : 25
 7-bit 4-to-1 multiplexer                              : 25
 8-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
INFO:Xst:2261 - The FF/Latch <leds_3> in Unit <TETRIS_GAME> is equivalent to the following 4 FFs/Latches, which will be removed : <leds_4> <leds_5> <leds_6> <leds_7> 
WARNING:Xst:1426 - The value init of the FF/Latch foundrow hinder the constant cleaning in the block TETRIS_GAME.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <leds_3> (without init value) has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <right_1> of sequential type is unconnected in block <TETRIS_GAME>.
WARNING:Xst:2677 - Node <data_shr_0> of sequential type is unconnected in block <ps2_if>.
WARNING:Xst:2404 -  FFs/Latches <leds<7:3>> (without init value) have a constant value of 0 in block <TETRIS_GAME>.

Synthesizing (advanced) Unit <BIG_framebuffer>.
INFO:Xst:3226 - The RAM <Mram_dp_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <rd_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 6-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_en>         | high     |
    |     addrA          | connected to signal <wr_addr>       |          |
    |     diA            | connected to signal <wr_data>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 6-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rd_addr>       |          |
    |     doB            | connected to signal <rd_reg>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BIG_framebuffer> synthesized (advanced).

Synthesizing (advanced) Unit <VGA>.
INFO:Xst:3038 - The RAM <BLOCKframe/Mram_dp_ram> appears to be read-only. If that was not your intent please check the write enable description.
INFO:Xst:3226 - The RAM <BLOCKframe/Mram_dp_ram> will be implemented as a BLOCK RAM, absorbing the following register(s): <BLOCKframe/rd_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 6-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <GND>           |          |
    |     diA            | connected to signal <GND>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16384-word x 6-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <BLOCK_ADRESS>  |          |
    |     doB            | connected to signal <BLOCK_DATA>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <VGA> synthesized (advanced).

Synthesizing (advanced) Unit <srl_fifo>.
	Found 16-bit dynamic shift register for signal <dout<0>>.
	Found 16-bit dynamic shift register for signal <dout<1>>.
	Found 16-bit dynamic shift register for signal <dout<2>>.
	Found 16-bit dynamic shift register for signal <dout<3>>.
	Found 16-bit dynamic shift register for signal <dout<4>>.
	Found 16-bit dynamic shift register for signal <dout<5>>.
	Found 16-bit dynamic shift register for signal <dout<6>>.
	Found 16-bit dynamic shift register for signal <dout<7>>.
Unit <srl_fifo> synthesized (advanced).
WARNING:Xst:2677 - Node <right_1> of sequential type is unconnected in block <TETRIS_GAME>.
WARNING:Xst:2677 - Node <data_shr_0> of sequential type is unconnected in block <ps2_if>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16384x6-bit dual-port block RAM                       : 1
 2048x6-bit dual-port block RAM                        : 1
# ROMs                                                 : 6
 128x13-bit ROM                                        : 6
# Adders/Subtractors                                   : 50
 10-bit adder carry out                                : 2
 15-bit adder carry out                                : 8
 2-bit adder                                           : 2
 2-bit subtractor                                      : 4
 3-bit adder                                           : 1
 4-bit adder carry out                                 : 1
 5-bit adder                                           : 1
 5-bit adder carry out                                 : 3
 5-bit addsub                                          : 1
 6-bit adder                                           : 5
 6-bit adder carry out                                 : 11
 6-bit subtractor                                      : 2
 7-bit adder carry out                                 : 9
# Counters                                             : 18
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 15-bit up counter                                     : 6
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 4-bit updown counter                                  : 1
 5-bit up counter                                      : 1
 5-bit updown counter                                  : 1
 6-bit up counter                                      : 1
 6-bit updown counter                                  : 1
 7-bit up counter                                      : 1
# Registers                                            : 166
 Flip-Flops                                            : 166
# Shift Registers                                      : 8
 16-bit dynamic shift register                         : 8
# Comparators                                          : 115
 10-bit comparator lessequal                           : 3
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 1
 11-bit comparator lessequal                           : 1
 15-bit comparator greatequal                          : 13
 15-bit comparator greater                             : 15
 15-bit comparator less                                : 14
 15-bit comparator lessequal                           : 18
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 2
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
 5-bit comparator less                                 : 1
 6-bit comparator equal                                : 10
 6-bit comparator not equal                            : 3
 7-bit comparator equal                                : 10
 7-bit comparator greatequal                           : 1
 7-bit comparator less                                 : 1
 7-bit comparator not equal                            : 6
 8-bit comparator equal                                : 6
 8-bit comparator greatequal                           : 1
 8-bit comparator less                                 : 1
 8-bit comparator not equal                            : 3
# Multiplexers                                         : 50
 6-bit 4-to-1 multiplexer                              : 25
 7-bit 4-to-1 multiplexer                              : 25

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch foundrow hinder the constant cleaning in the block TETRIS_GAME.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <horizontal_0_4> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_0_5> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_0_6> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_1_1> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_1_2> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_1_3> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_1_4> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_1_5> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_1_6> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_2_2> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_2_3> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_2_4> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_2_5> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_2_6> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_3_2> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_3_3> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_3_4> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_3_5> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_3_6> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_0_2> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_0_3> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_0_4> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_0_5> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_1_1> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_1_2> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_1_3> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_1_4> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_1_5> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_2_2> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_2_3> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_2_4> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_2_5> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_3_2> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_3_3> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_3_4> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vertical_3_5> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_0_2> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <horizontal_0_3> has a constant value of 0 in block <TETRIS_GAME>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top_level> ...

Optimizing unit <TETRIS_GAME> ...

Optimizing unit <srl_fifo> ...

Optimizing unit <VGA> ...

Optimizing unit <ps2_if> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 30.
FlipFlop TETRIS_GAME/color_0 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/color_1 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/color_2 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/down_cntr_0 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/down_cntr_1 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/move_cntr_0 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/move_cntr_1 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/move_cntr_2 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/move_cntr_3 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/move_cntr_5 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/pos_y_0 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/pos_y_1 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/right_cntr_0 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/right_cntr_1 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/rot_cntr_0 has been replicated 2 time(s)
FlipFlop TETRIS_GAME/rot_cntr_1 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/rotation_0 has been replicated 1 time(s)
FlipFlop TETRIS_GAME/rotation_1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top_level> :
	Found 3-bit shift register for signal <ps2_if/data_shr_8>.
Unit <top_level> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 307
 Flip-Flops                                            : 307
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_level.ngr
Top Level Output File Name         : top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 1892
#      GND                         : 2
#      INV                         : 61
#      LUT1                        : 148
#      LUT2                        : 98
#      LUT2_D                      : 11
#      LUT2_L                      : 2
#      LUT3                        : 254
#      LUT3_D                      : 19
#      LUT3_L                      : 9
#      LUT4                        : 520
#      LUT4_D                      : 41
#      LUT4_L                      : 49
#      MUXCY                       : 360
#      MUXF5                       : 114
#      MUXF6                       : 5
#      VCC                         : 1
#      XORCY                       : 198
# FlipFlops/Latches                : 308
#      FD                          : 27
#      FDE                         : 82
#      FDR                         : 30
#      FDRE                        : 155
#      FDRSE                       : 1
#      FDS                         : 2
#      FDSE                        : 11
# RAMS                             : 7
#      RAMB16_S1_S1                : 6
#      RAMB16_S9_S9                : 1
# Shift Registers                  : 9
#      SRL16E                      : 9
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 22
#      IBUF                        : 5
#      IBUFG                       : 1
#      OBUF                        : 16
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                      661  out of   2448    27%  
 Number of Slice Flip Flops:            308  out of   4896     6%  
 Number of 4 input LUTs:               1221  out of   4896    24%  
    Number used as logic:              1212
    Number used as Shift registers:       9
 Number of IOs:                          32
 Number of bonded IOBs:                  22  out of    108    20%  
 Number of BRAMs:                         7  out of     12    58%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
clk16M                             | clk_gen/DCM_SP_inst:CLKFX| 324   |
-----------------------------------+--------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 16.531ns (Maximum Frequency: 60.491MHz)
   Minimum input arrival time before clock: 5.010ns
   Maximum output required time after clock: 4.283ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk16M'
  Clock period: 16.531ns (frequency: 60.491MHz)
  Total number of paths / destination ports: 35564 / 892
-------------------------------------------------------------------------
Delay:               10.580ns (Levels of Logic = 10)
  Source:            TETRIS_GAME/move_cntr_7 (FF)
  Destination:       TETRIS_GAME/currentrow_3 (FF)
  Source Clock:      clk16M rising 1.6X
  Destination Clock: clk16M rising 1.6X

  Data Path: TETRIS_GAME/move_cntr_7 to TETRIS_GAME/currentrow_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.591   1.209  TETRIS_GAME/move_cntr_7 (TETRIS_GAME/move_cntr_7)
     LUT4:I0->O            1   0.704   0.000  TETRIS_GAME/Mcompar_BIG_RD_ADDR_cmp_ge0000_lut<1> (TETRIS_GAME/Mcompar_BIG_RD_ADDR_cmp_ge0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  TETRIS_GAME/Mcompar_BIG_RD_ADDR_cmp_ge0000_cy<1> (TETRIS_GAME/Mcompar_BIG_RD_ADDR_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  TETRIS_GAME/Mcompar_BIG_RD_ADDR_cmp_ge0000_cy<2> (TETRIS_GAME/Mcompar_BIG_RD_ADDR_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  TETRIS_GAME/Mcompar_BIG_RD_ADDR_cmp_ge0000_cy<3> (TETRIS_GAME/Mcompar_BIG_RD_ADDR_cmp_ge0000_cy<3>)
     MUXCY:CI->O           7   0.459   0.883  TETRIS_GAME/Mcompar_BIG_RD_ADDR_cmp_ge0000_cy<4> (TETRIS_GAME/BIG_WR_ADDR_cmp_ge0001)
     LUT2_D:I0->O          4   0.704   0.622  TETRIS_GAME/currentrow_not000221 (TETRIS_GAME/N51)
     LUT4_D:I2->O          5   0.704   0.637  TETRIS_GAME/currentrow_mux0001<0>31 (TETRIS_GAME/N123)
     LUT4:I3->O            3   0.704   0.610  TETRIS_GAME/currentrow_mux0001<1>1 (TETRIS_GAME/currentrow_mux0001<1>)
     LUT4:I1->O            1   0.704   0.455  TETRIS_GAME/currentrow_mux0000<3>1_SW0 (N215)
     LUT3:I2->O            1   0.704   0.000  TETRIS_GAME/currentrow_mux0000<3>1 (TETRIS_GAME/currentrow_mux0000<3>)
     FDE:D                     0.308          TETRIS_GAME/currentrow_3
    ----------------------------------------
    Total                     10.580ns (6.164ns logic, 4.416ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk16M'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              5.010ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       BAMBIVGA/bambiVGA/vsync_reg_9 (FF)
  Destination Clock: clk16M rising 1.6X

  Data Path: rst to BAMBIVGA/bambiVGA/vsync_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.218   1.260  rst_IBUF (rst_IBUF)
     MUXF5:S->O           10   0.739   0.882  BAMBIVGA/bambiVGA/vsync_reg_and000060_f5 (BAMBIVGA/bambiVGA/vsync_reg_and0000)
     FDRE:R                    0.911          BAMBIVGA/bambiVGA/vsync_reg_0
    ----------------------------------------
    Total                      5.010ns (2.868ns logic, 2.142ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk16M'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            BAMBIVGA/bambiVGA/HSYNC (FF)
  Destination:       hs (PAD)
  Source Clock:      clk16M rising 1.6X

  Data Path: BAMBIVGA/bambiVGA/HSYNC to hs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.420  BAMBIVGA/bambiVGA/HSYNC (BAMBIVGA/bambiVGA/HSYNC)
     OBUF:I->O                 3.272          hs_OBUF (hs)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 36.00 secs
Total CPU time to Xst completion: 36.85 secs
 
--> 

Total memory usage is 352364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   86 (   0 filtered)
Number of infos    :   76 (   0 filtered)

