(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "aes256_uart_00")
  (DATE "2023-08-04 13:33:25")
  (VENDOR "Cologne Chip")
  (PROGRAM "Cologne Chip SDF Writer")
  (VERSION "3.0")
  (DIVIDER /)
  (VOLTAGE 1.14)
  (TIMESCALE 1 ps)
//  TIMING MODE: WORST SPEED
 // C_AND////    Pos: x87y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1264:1414:1568)(1306:1455:1609))
          (PORT IN7 (750:847:947)(760:847:935))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x87y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1245:1419:1594)(1300:1467:1637))
          (PORT IN7 (1102:1237:1375)(1139:1264:1393))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x88y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1257:1406:1560)(1248:1386:1527))
          (PORT IN3 (1465:1671:1882)(1492:1677:1866))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x87y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1469:1635:1805)(1485:1641:1802))
          (PORT IN7 (1559:1756:1957)(1591:1769:1954))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x87y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a5_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (945:1050:1156)(935:1026:1120))
          (PORT IN3 (1754:1976:2202)(1808:2015:2229))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x87y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a6_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (765:860:957)(781:865:952))
          (PORT IN7 (1467:1629:1794)(1519:1675:1834))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x148y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a7_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1592:1762:1935)(1684:1843:2005))
          (PORT IN3 (1921:2136:2353)(2022:2226:2435))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x147y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a8_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1310:1464:1622)(1346:1500:1658))
          (PORT IN7 (763:864:967)(784:877:973))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x147y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a9_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1101:1232:1366)(1129:1256:1386))
          (PORT IN3 (390:450:511)(369:414:460))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x147y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a10_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1012:1144:1278)(1031:1156:1283))
          (PORT IN7 (604:693:784)(604:686:769))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x149y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a11_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (542:622:705)(529:599:669))
          (PORT IN3 (404:461:518)(378:421:465))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x146y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a12_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (574:656:739)(575:648:722))
          (PORT IN7 (857:970:1085)(845:942:1040))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR////    Pos: x98y97
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a13_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (594:681:768)(605:688:772))
          (PORT IN3 (1113:1257:1405)(1114:1246:1382))
          (PORT IN4 (923:1048:1175)(918:1030:1144))
          (PORT IN7 (571:653:737)(578:656:735))
          (PORT IN8 (401:460:519)(395:446:499))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "CLKIN") // CLKIN    Pos: x0y0
    (INSTANCE _a14)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0 PCLK0 (307:308:309)(301:303:305))
    )))
 // C_///AND/    Pos: x127y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a15_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (884:1018:1153)(877:990:1106))
          (PORT IN4 (1835:2048:2267)(1903:2119:2342))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x117y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a16_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1745:1932:2122)(1822:1986:2153))
          (PORT IN4 (1729:1920:2115)(1802:1977:2154))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x132y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a17_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1165:1339:1517)(1208:1361:1516))
          (PORT IN7 (1727:1966:2208)(1791:2022:2258))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x98y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a18_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1802:1985:2172)(1926:2107:2292))
          (PORT IN4 (2067:2308:2554)(2156:2405:2659))
          (PORT IN7 (417:481:547)(396:451:507))
          (PORT IN8 (1210:1359:1512)(1264:1402:1543))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x110y96
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a19_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1990:2232:2478)(2088:2320:2558))
          (PORT IN7 (2305:2521:2744)(2405:2612:2823))
          (PORT IN8 (2478:2726:2980)(2597:2838:3086))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x106y97
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a20_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1616:1818:2022)(1640:1803:1971))
          (PORT IN3 (1927:2155:2388)(1986:2187:2392))
          (PORT IN5 (2383:2595:2814)(2462:2662:2868))
          (PORT IN8 (1565:1733:1902)(1648:1807:1970))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_///OR/    Pos: x123y83
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a21_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1790:2000:2215)(1817:2001:2192))
          (PORT IN4 (1274:1399:1526)(1293:1402:1513))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x97y95
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a22_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (545:623:702)(547:616:687))
          (PORT IN2 (1962:2212:2467)(2047:2276:2512))
          (PORT IN3 (1891:2105:2323)(1980:2178:2380))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x110y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a23_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1518:1743:1974)(1557:1769:1985))
          (PORT IN8 (1765:1978:2196)(1874:2085:2302))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x104y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a24_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1718:1898:2079)(1822:1993:2168))
          (PORT IN2 (1834:2086:2341)(1911:2136:2368))
          (PORT IN3 (2008:2258:2514)(2101:2337:2577))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x95y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a25_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1523:1679:1839)(1548:1682:1820))
          (PORT IN7 (1409:1579:1753)(1441:1598:1757))
          (PORT IN8 (750:864:980)(770:874:981))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x114y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a26_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1205:1351:1500)(1223:1352:1486))
          (PORT IN3 (1957:2168:2384)(2056:2256:2461))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x124y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a27_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1356:1541:1732)(1420:1592:1766))
          (PORT IN8 (1855:2066:2282)(1918:2128:2343))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x110y98
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a28_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (946:1077:1211)(971:1096:1224))
          (PORT IN2 (926:1051:1179)(969:1087:1207))
          (PORT IN4 (763:877:993)(765:868:974))
          (PORT IN6 (760:864:971)(774:877:982))
          (PORT IN7 (395:456:518)(384:437:492))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x114y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a30_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1068:1197:1328)(1120:1247:1376))
          (PORT IN3 (1269:1451:1636)(1265:1425:1588))
          (PORT IN5 (745:867:992)(736:838:941))
          (PORT IN6 (873:1000:1127)(880:997:1118))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x107y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a31_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1520:1698:1877)(1604:1772:1944))
          (PORT IN4 (1073:1228:1385)(1099:1237:1378))
          (PORT IN5 (1057:1198:1341)(1041:1158:1278))
          (PORT IN6 (1265:1447:1631)(1285:1453:1622))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x110y95
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a32_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1601:1804:2012)(1661:1851:2044))
          (PORT IN2 (1102:1245:1392)(1118:1255:1395))
          (PORT IN3 (1650:1841:2035)(1721:1899:2080))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x109y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a33_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1372:1553:1738)(1424:1583:1746))
          (PORT IN7 (1905:2138:2377)(1967:2176:2388))
          (PORT IN8 (1011:1155:1299)(1015:1147:1280))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x108y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a34_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (572:651:731)(568:642:718))
          (PORT IN3 (1628:1808:1993)(1673:1839:2008))
          (PORT IN4 (1050:1174:1300)(1060:1170:1283))
          (PORT IN6 (589:670:752)(584:659:736))
          (PORT IN8 (1831:2048:2267)(1869:2080:2297))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x106y82
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a36_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1119:1269:1425)(1169:1313:1457))
          (PORT IN6 (3614:4043:4478)(3861:4259:4666))
          (PORT IN7 (993:1121:1252)(1019:1141:1267))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x103y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a37_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1790:2008:2231)(1897:2108:2325))
          (PORT IN5 (899:1013:1129)(915:1020:1127))
          (PORT IN7 (888:997:1107)(899:991:1084))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x96y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a38_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1681:1848:2018)(1756:1906:2058))
          (PORT IN4 (1864:2081:2302)(1969:2193:2422))
          (PORT IN7 (1820:2022:2228)(1880:2071:2266))
          (PORT IN8 (1981:2201:2425)(2029:2228:2432))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x112y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a39_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1030:1166:1304)(1047:1166:1286))
          (PORT IN4 (1618:1804:1994)(1729:1913:2100))
          (PORT IN5 (908:1035:1164)(953:1073:1198))
          (PORT IN7 (926:1046:1169)(972:1087:1205))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x100y96
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a40_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1481:1647:1817)(1508:1657:1809))
          (PORT IN3 (1926:2119:2318)(1984:2164:2346))
          (PORT IN4 (1107:1261:1417)(1111:1248:1388))
          (PORT IN5 (1126:1275:1427)(1142:1279:1417))
          (PORT IN6 (1473:1663:1857)(1554:1732:1917))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x96y105
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a42_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1632:1799:1969)(1704:1853:2005))
          (PORT IN4 (1766:1981:2201)(1858:2080:2305))
          (PORT IN5 (1596:1783:1974)(1639:1814:1992))
          (PORT IN6 (1730:1961:2196)(1718:1913:2116))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x104y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a43_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1523:1703:1889)(1599:1761:1924))
          (PORT IN3 (1742:1933:2128)(1825:1998:2177))
          (PORT IN7 (1850:2055:2263)(1869:2050:2237))
          (PORT IN8 (1081:1223:1368)(1083:1207:1335))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x99y101
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a44_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (751:861:974)(753:854:957))
          (PORT IN2 (1106:1245:1388)(1133:1263:1397))
          (PORT IN3 (1589:1751:1916)(1662:1809:1958))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x101y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a45_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2190:2395:2607)(2284:2475:2669))
          (PORT IN5 (2102:2335:2574)(2197:2428:2663))
          (PORT IN6 (1250:1427:1606)(1296:1463:1634))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x95y71
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a46_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1843:2040:2243)(1881:2060:2244))
          (PORT IN2 (1886:2164:2451)(1920:2175:2437))
          (PORT IN3 (1994:2207:2427)(2040:2231:2426))
          (PORT IN6 (1748:1932:2117)(1818:1986:2157))
          (PORT IN8 (1574:1752:1931)(1645:1809:1979))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x106y83
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a48_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1256:1408:1563)(1268:1398:1533))
          (PORT IN6 (1232:1378:1525)(1304:1439:1577))
          (PORT IN7 (1812:2001:2194)(1872:2049:2230))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x97y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a49_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1458:1628:1802)(1533:1691:1853))
          (PORT IN7 (564:646:730)(553:624:696))
          (PORT IN8 (1855:2085:2320)(1972:2197:2427))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x99y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a50_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1636:1816:2001)(1688:1858:2030))
          (PORT IN4 (2023:2255:2494)(2100:2323:2553))
          (PORT IN5 (1399:1570:1745)(1478:1640:1804))
          (PORT IN6 (395:456:519)(363:407:452))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x106y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a51_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (942:1065:1190)(961:1082:1205))
          (PORT IN4 (1215:1369:1524)(1265:1402:1543))
          (PORT IN5 (1025:1162:1302)(1009:1122:1237))
          (PORT IN7 (1549:1748:1952)(1588:1782:1981))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x104y77
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a52_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1934:2156:2384)(2043:2264:2490))
          (PORT IN3 (1423:1622:1824)(1456:1634:1816))
          (PORT IN4 (1857:2072:2291)(1905:2105:2309))
          (PORT IN6 (1415:1587:1763)(1420:1573:1729))
          (PORT IN7 (1799:1984:2175)(1841:2017:2197))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x108y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a54_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1354:1536:1721)(1395:1551:1711))
          (PORT IN3 (1814:2035:2263)(1864:2071:2285))
          (PORT IN5 (1206:1352:1502)(1219:1355:1496))
          (PORT IN6 (1477:1644:1813)(1524:1679:1841))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x105y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a55_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1501:1684:1872)(1530:1691:1854))
          (PORT IN4 (1391:1541:1695)(1412:1542:1675))
          (PORT IN5 (1714:1934:2159)(1748:1954:2162))
          (PORT IN6 (1661:1827:1997)(1741:1891:2045))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x105y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a56_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (743:848:956)(733:824:917))
          (PORT IN2 (1123:1262:1404)(1163:1290:1421))
          (PORT IN3 (1746:1958:2174)(1829:2029:2231))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x105y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a57_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1945:2141:2340)(2019:2199:2383))
          (PORT IN4 (1692:1880:2069)(1725:1885:2047))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x107y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a58_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1727:1932:2141)(1755:1932:2113))
          (PORT IN7 (991:1128:1267)(963:1073:1187))
          (PORT IN8 (710:815:923)(691:774:859))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x104y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a59_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1301:1470:1642)(1340:1500:1663))
          (PORT IN3 (390:450:510)(364:409:455))
          (PORT IN4 (755:867:980)(754:858:964))
          (PORT IN6 (775:866:959)(772:853:936))
          (PORT IN8 (1092:1230:1374)(1103:1244:1386))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x104y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a61_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1437:1635:1838)(1506:1702:1903))
          (PORT IN4 (1293:1414:1538)(1303:1409:1520))
          (PORT IN6 (2237:2565:2898)(2281:2570:2867))
          (PORT IN8 (1569:1770:1976)(1645:1842:2043))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x101y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a62_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1278:1410:1546)(1298:1413:1530))
          (PORT IN4 (1659:1843:2033)(1710:1880:2055))
          (PORT IN7 (1283:1430:1581)(1251:1385:1524))
          (PORT IN8 (1034:1150:1268)(1058:1165:1273))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x103y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a63_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1168:1305:1445)(1201:1339:1478))
          (PORT IN2 (564:649:734)(542:604:669))
          (PORT IN3 (1033:1150:1270)(1061:1167:1275))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x103y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a64_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (729:813:899)(747:819:892))
          (PORT IN5 (1224:1399:1577)(1232:1395:1562))
          (PORT IN6 (1328:1487:1650)(1320:1462:1605))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x105y69
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a65_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1318:1469:1627)(1355:1502:1653))
          (PORT IN3 (1225:1375:1526)(1234:1371:1510))
          (PORT IN4 (1065:1221:1380)(1113:1260:1410))
          (PORT IN6 (1725:1943:2163)(1830:2033:2240))
          (PORT IN8 (1484:1648:1819)(1497:1649:1807))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x108y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a67_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (551:624:699)(540:598:659))
          (PORT IN6 (742:850:960)(721:811:905))
          (PORT IN7 (1479:1649:1820)(1550:1710:1872))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x103y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a68_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1597:1765:1937)(1687:1847:2009))
          (PORT IN5 (1091:1261:1436)(1112:1256:1403))
          (PORT IN6 (1369:1558:1749)(1411:1593:1780))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x105y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a69_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1585:1765:1950)(1602:1766:1933))
          (PORT IN4 (1583:1769:1958)(1646:1819:1996))
          (PORT IN7 (1869:2075:2284)(1975:2174:2379))
          (PORT IN8 (1766:1973:2186)(1798:1984:2176))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x103y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a70_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1936:2182:2435)(2057:2300:2548))
          (PORT IN4 (1800:1987:2178)(1898:2076:2256))
          (PORT IN5 (916:1054:1193)(917:1036:1157))
          (PORT IN7 (1314:1458:1606)(1336:1467:1605))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x122y98
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a71_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1258:1422:1588)(1270:1419:1572))
          (PORT IN2 (1065:1211:1360)(1120:1255:1393))
          (PORT IN4 (1468:1666:1866)(1499:1672:1850))
          (PORT IN6 (1119:1260:1405)(1159:1283:1412))
          (PORT IN7 (1707:1923:2143)(1784:1991:2203))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x119y103
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a73_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (545:627:710)(541:611:683))
          (PORT IN2 (1098:1230:1364)(1109:1222:1339))
          (PORT IN3 (1600:1786:1977)(1653:1827:2006))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x109y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a74_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2114:2324:2538)(2207:2410:2618))
          (PORT IN6 (890:1013:1138)(921:1042:1166))
          (PORT IN8 (1348:1513:1684)(1392:1538:1688))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x114y108
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a75_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1313:1464:1619)(1369:1511:1655))
          (PORT IN4 (1493:1686:1883)(1518:1688:1862))
          (PORT IN5 (1757:1985:2217)(1815:2036:2263))
          (PORT IN6 (564:643:725)(573:650:727))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x116y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a76_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (711:788:867)(728:796:864))
          (PORT IN3 (1230:1379:1530)(1251:1377:1508))
          (PORT IN7 (1840:2067:2301)(1920:2136:2360))
          (PORT IN8 (724:848:975)(702:796:891))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x134y98
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a77_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1029:1160:1292)(1078:1197:1320))
          (PORT IN2 (1292:1457:1625)(1291:1434:1582))
          (PORT IN4 (927:1054:1182)(953:1068:1185))
          (PORT IN7 (1269:1441:1618)(1312:1485:1660))
          (PORT IN8 (1262:1422:1585)(1309:1463:1619))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x127y94
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a79_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1403:1560:1720)(1417:1559:1706))
          (PORT IN2 (1398:1583:1771)(1435:1604:1778))
          (PORT IN3 (1661:1864:2073)(1730:1907:2088))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x123y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a80_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1478:1651:1827)(1569:1734:1903))
          (PORT IN5 (890:987:1086)(914:1007:1101))
          (PORT IN6 (1277:1422:1570)(1342:1475:1610))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x125y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a81_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1517:1700:1889)(1578:1758:1942))
          (PORT IN4 (1547:1739:1934)(1594:1770:1953))
          (PORT IN6 (1480:1654:1833)(1527:1698:1875))
          (PORT IN8 (1724:1927:2134)(1814:2023:2236))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x130y95
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a82_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1478:1689:1905)(1568:1767:1969))
          (PORT IN3 (1514:1705:1901)(1555:1730:1908))
          (PORT IN7 (1498:1662:1829)(1530:1671:1815))
          (PORT IN8 (611:699:789)(599:676:754))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x127y97
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a83_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1451:1622:1800)(1461:1620:1784))
          (PORT IN2 (1375:1579:1785)(1384:1556:1732))
          (PORT IN5 (784:889:996)(813:917:1023))
          (PORT IN6 (1274:1438:1604)(1303:1455:1611))
          (PORT IN8 (1413:1618:1824)(1457:1643:1834))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y95
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a85_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1864:2089:2319)(1975:2197:2424))
          (PORT IN3 (1427:1619:1817)(1464:1642:1825))
          (PORT IN7 (1117:1274:1435)(1146:1289:1437))
          (PORT IN8 (884:1017:1153)(908:1031:1156))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y99
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a86_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1407:1560:1717)(1426:1559:1696))
          (PORT IN4 (1622:1828:2043)(1600:1776:1958))
          (PORT IN5 (1756:2007:2263)(1816:2078:2345))
          (PORT IN6 (1561:1757:1956)(1604:1785:1970))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x120y96
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a87_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (423:484:545)(407:461:516))
          (PORT IN6 (918:1036:1157)(964:1078:1195))
          (PORT IN7 (1931:2167:2409)(2021:2253:2490))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x117y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a88_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1040:1168:1298)(1090:1209:1332))
          (PORT IN5 (1050:1183:1318)(1046:1165:1287))
          (PORT IN6 (2404:2660:2922)(2427:2654:2886))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x111y105
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a89_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (962:1087:1215)(1017:1138:1261))
          (PORT IN3 (772:894:1019)(772:882:995))
          (PORT IN4 (1230:1401:1574)(1270:1432:1599))
          (PORT IN5 (1150:1303:1460)(1155:1295:1438))
          (PORT IN6 (1838:2048:2260)(1910:2100:2297))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x112y106
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a91_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1658:1855:2057)(1742:1937:2134))
          (PORT IN4 (1841:2081:2326)(1893:2115:2343))
          (PORT IN5 (921:1048:1179)(917:1031:1146))
          (PORT IN6 (1169:1298:1430)(1168:1280:1394))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x114y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a92_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1578:1751:1930)(1654:1815:1978))
          (PORT IN4 (1577:1768:1962)(1626:1807:1992))
          (PORT IN6 (1393:1530:1671)(1415:1533:1655))
          (PORT IN8 (1242:1407:1576)(1305:1465:1629))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x113y102
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a93_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (923:1044:1167)(952:1068:1186))
          (PORT IN6 (536:611:688)(537:603:670))
          (PORT IN7 (1134:1246:1361)(1167:1267:1370))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x111y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a94_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1772:1929:2089)(1834:1973:2115))
          (PORT IN5 (1793:1996:2205)(1878:2081:2289))
          (PORT IN7 (1959:2222:2488)(2041:2283:2530))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x122y87
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a95_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (768:874:982)(782:885:989))
          (PORT IN3 (1786:2012:2244)(1812:2027:2247))
          (PORT IN4 (1837:2067:2306)(1894:2116:2344))
          (PORT IN5 (1611:1815:2024)(1656:1860:2070))
          (PORT IN6 (1279:1447:1619)(1291:1450:1613))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x120y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a97_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1541:1737:1939)(1586:1771:1961))
          (PORT IN4 (769:871:976)(798:904:1012))
          (PORT IN5 (610:700:792)(601:682:766))
          (PORT IN7 (1124:1277:1432)(1166:1306:1450))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x120y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a98_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1226:1397:1573)(1255:1420:1587))
          (PORT IN4 (1079:1202:1327)(1102:1208:1316))
          (PORT IN5 (1473:1670:1870)(1529:1717:1909))
          (PORT IN6 (1613:1801:1996)(1620:1797:1980))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x119y90
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a99_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (571:642:716)(564:623:683))
          (PORT IN6 (996:1117:1240)(1033:1151:1271))
          (PORT IN7 (1644:1858:2077)(1702:1907:2117))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x119y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1047:1196:1349)(1057:1196:1337))
          (PORT IN5 (1311:1459:1611)(1361:1510:1663))
          (PORT IN6 (2338:2605:2876)(2440:2679:2923))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x109y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (727:841:956)(724:822:922))
          (PORT IN3 (1750:1959:2172)(1842:2040:2241))
          (PORT IN4 (902:1023:1146)(931:1046:1164))
          (PORT IN5 (1083:1231:1383)(1111:1259:1408))
          (PORT IN6 (1574:1763:1956)(1683:1860:2043))
          (PORT IN8 (544:627:711)(537:608:680))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x107y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1389:1536:1687)(1459:1589:1722))
          (PORT IN5 (1186:1315:1447)(1224:1348:1476))
          (PORT IN6 (715:825:937)(710:803:899))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x110y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1459:1628:1801)(1496:1659:1827))
          (PORT IN4 (1401:1541:1684)(1479:1609:1740))
          (PORT IN6 (925:1046:1169)(963:1080:1198))
          (PORT IN8 (387:445:504)(383:436:490))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x107y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1893:2113:2339)(2019:2229:2443))
          (PORT IN4 (1937:2167:2402)(2039:2264:2495))
          (PORT IN7 (2192:2458:2731)(2317:2563:2813))
          (PORT IN8 (386:446:508)(356:404:453))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x115y94
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (889:1002:1117)(889:997:1106))
          (PORT IN2 (536:612:689)(531:601:671))
          (PORT IN3 (1569:1759:1952)(1584:1751:1921))
          (PORT IN5 (564:649:735)(548:620:692))
          (PORT IN8 (1214:1370:1529)(1248:1396:1546))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x108y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1541:1745:1954)(1610:1795:1985))
          (PORT IN4 (1127:1260:1397)(1125:1242:1361))
          (PORT IN7 (891:1015:1142)(898:1013:1131))
          (PORT IN8 (1590:1770:1956)(1608:1767:1933))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x113y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1700:1911:2127)(1811:2023:2239))
          (PORT IN4 (1796:1978:2165)(1877:2052:2230))
          (PORT IN5 (1436:1604:1776)(1441:1596:1755))
          (PORT IN7 (914:1041:1169)(953:1073:1196))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x112y92
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a111_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1604:1823:2043)(1630:1834:2044))
          (PORT IN2 (1031:1173:1319)(1044:1175:1308))
          (PORT IN3 (1193:1328:1465)(1229:1356:1486))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x109y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1545:1709:1878)(1623:1780:1939))
          (PORT IN5 (587:661:738)(574:635:697))
          (PORT IN7 (1229:1393:1561)(1203:1333:1468))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x94y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a113_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (910:1044:1180)(907:1023:1142))
          (PORT IN3 (1697:1884:2074)(1783:1961:2142))
          (PORT IN4 (1563:1801:2043)(1651:1901:2156))
          (PORT IN6 (1406:1617:1830)(1466:1674:1884))
          (PORT IN8 (1608:1834:2064)(1705:1939:2178))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x104y69
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a115_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (793:866:941)(813:876:941))
          (PORT IN2 (1449:1617:1789)(1533:1695:1860))
          (PORT IN3 (1929:2140:2354)(2029:2221:2418))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x99y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1445:1592:1743)(1522:1652:1785))
          (PORT IN7 (737:846:956)(740:836:934))
          (PORT IN8 (1572:1764:1958)(1661:1847:2037))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x101y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2125:2374:2630)(2250:2491:2737))
          (PORT IN4 (1700:1888:2078)(1727:1883:2042))
          (PORT IN5 (1204:1354:1506)(1249:1391:1537))
          (PORT IN7 (1524:1709:1899)(1610:1783:1960))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x107y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1871:2079:2290)(1942:2138:2340))
          (PORT IN4 (1560:1725:1893)(1654:1809:1967))
          (PORT IN5 (581:653:726)(586:649:714))
          (PORT IN7 (1209:1382:1559)(1229:1391:1556))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x132y102
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1302:1468:1638)(1324:1480:1639))
          (PORT IN2 (1914:2158:2410)(1962:2195:2434))
          (PORT IN3 (1880:2136:2394)(1979:2231:2487))
          (PORT IN6 (1489:1680:1874)(1475:1636:1799))
          (PORT IN8 (899:1027:1159)(918:1039:1162))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x122y95
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a121_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (900:1027:1157)(905:1019:1134))
          (PORT IN2 (1746:1983:2225)(1836:2057:2285))
          (PORT IN3 (1680:1869:2062)(1756:1933:2113))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x119y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (881:977:1076)(907:997:1090))
          (PORT IN5 (1832:2034:2241)(1875:2052:2235))
          (PORT IN7 (783:884:986)(787:881:977))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x125y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1506:1683:1864)(1585:1752:1924))
          (PORT IN3 (1825:2068:2318)(1905:2139:2378))
          (PORT IN5 (961:1088:1217)(1011:1135:1263))
          (PORT IN6 (1963:2213:2467)(2021:2244:2474))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x124y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1637:1804:1975)(1696:1853:2013))
          (PORT IN4 (1257:1397:1542)(1324:1454:1584))
          (PORT IN5 (1392:1538:1688)(1449:1583:1720))
          (PORT IN7 (1105:1249:1396)(1101:1225:1353))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x139y95
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1156:1300:1448)(1174:1297:1421))
          (PORT IN4 (806:904:1005)(825:917:1013))
          (PORT IN6 (1027:1147:1272)(1042:1155:1269))
          (PORT IN7 (1596:1781:1970)(1639:1810:1984))
          (PORT IN8 (778:878:979)(799:895:992))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x125y94
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (374:437:502)(353:399:446))
          (PORT IN6 (718:818:920)(736:826:917))
          (PORT IN7 (2030:2267:2509)(2165:2398:2637))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x125y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1370:1517:1666)(1405:1536:1670))
          (PORT IN7 (2164:2419:2682)(2232:2474:2725))
          (PORT IN8 (874:1013:1154)(852:973:1096))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x129y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1325:1481:1641)(1389:1529:1674))
          (PORT IN4 (1655:1828:2006)(1694:1852:2014))
          (PORT IN5 (550:635:722)(529:601:674))
          (PORT IN6 (1246:1397:1552)(1266:1410:1557))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x130y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1584:1752:1926)(1623:1771:1923))
          (PORT IN4 (1257:1420:1586)(1327:1489:1653))
          (PORT IN5 (1234:1400:1569)(1231:1376:1524))
          (PORT IN7 (2006:2269:2537)(2060:2307:2560))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x120y102
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1395:1576:1760)(1432:1606:1781))
          (PORT IN3 (964:1072:1184)(958:1052:1149))
          (PORT IN4 (915:1024:1134)(937:1032:1128))
          (PORT IN7 (1119:1240:1365)(1126:1235:1346))
          (PORT IN8 (1559:1750:1945)(1611:1801:1994))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x115y96
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (397:455:515)(367:411:456))
          (PORT IN6 (2233:2472:2715)(2366:2591:2823))
          (PORT IN7 (1089:1218:1349)(1126:1239:1355))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x111y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1552:1715:1882)(1635:1791:1950))
          (PORT IN5 (1929:2153:2382)(2017:2239:2466))
          (PORT IN7 (976:1087:1200)(994:1093:1197))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x112y104
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1613:1793:1979)(1658:1820:1985))
          (PORT IN4 (1576:1740:1908)(1607:1752:1902))
          (PORT IN5 (1400:1545:1694)(1458:1592:1728))
          (PORT IN6 (1305:1486:1670)(1316:1486:1659))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x116y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (718:834:951)(714:813:912))
          (PORT IN3 (1387:1535:1686)(1407:1532:1664))
          (PORT IN7 (1267:1402:1537)(1300:1433:1569))
          (PORT IN8 (1233:1393:1556)(1265:1419:1578))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x122y96
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1060:1203:1347)(1051:1169:1290))
          (PORT IN2 (2427:2669:2917)(2605:2837:3074))
          (PORT IN3 (591:676:763)(606:687:770))
          (PORT IN7 (607:690:775)(610:689:769))
          (PORT IN8 (1714:1926:2143)(1764:1970:2183))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x115y97
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1270:1425:1583)(1308:1458:1610))
          (PORT IN6 (557:641:727)(556:632:709))
          (PORT IN7 (1468:1632:1800)(1544:1702:1864))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x115y100
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1982:2215:2455)(2016:2239:2468))
          (PORT IN2 (866:998:1133)(855:968:1082))
          (PORT IN6 (840:930:1023)(852:929:1009))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x117y106
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1055:1183:1315)(1087:1207:1329))
          (PORT IN4 (1515:1679:1849)(1544:1689:1840))
          (PORT IN7 (1997:2229:2464)(2094:2313:2535))
          (PORT IN8 (1011:1146:1285)(996:1103:1215))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x118y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1667:1843:2023)(1705:1869:2036))
          (PORT IN4 (867:971:1077)(878:963:1050))
          (PORT IN5 (894:992:1091)(930:1021:1114))
          (PORT IN7 (1770:1960:2154)(1796:1970:2147))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x117y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (556:638:722)(542:615:688))
          (PORT IN2 (914:1022:1133)(936:1044:1153))
          (PORT IN4 (1209:1355:1506)(1214:1347:1482))
          (PORT IN6 (540:619:700)(557:632:708))
          (PORT IN7 (1127:1294:1463)(1160:1310:1461))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x115y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a145_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1403:1583:1765)(1413:1577:1746))
          (PORT IN2 (2100:2316:2537)(2190:2387:2588))
          (PORT IN3 (880:1008:1138)(915:1034:1154))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x111y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1310:1466:1625)(1326:1476:1629))
          (PORT IN5 (1162:1318:1476)(1192:1337:1483))
          (PORT IN6 (732:828:927)(745:832:923))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x114y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (404:468:532)(386:442:498))
          (PORT IN3 (574:660:748)(560:636:714))
          (PORT IN5 (1314:1475:1641)(1363:1524:1687))
          (PORT IN6 (1443:1619:1800)(1481:1648:1819))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x116y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (368:425:484)(367:418:470))
          (PORT IN4 (1733:1924:2119)(1788:1965:2147))
          (PORT IN5 (1363:1534:1709)(1372:1530:1691))
          (PORT IN6 (1540:1735:1934)(1575:1762:1954))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x110y66
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (896:1019:1144)(941:1055:1173))
          (PORT IN3 (752:863:977)(751:849:949))
          (PORT IN6 (1485:1662:1841)(1577:1748:1924))
          (PORT IN7 (736:849:964)(734:830:927))
          (PORT IN8 (1290:1453:1620)(1305:1452:1602))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x105y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a151_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1717:1898:2084)(1753:1923:2098))
          (PORT IN2 (743:853:965)(742:834:929))
          (PORT IN3 (1788:1996:2208)(1884:2082:2282))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x105y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1710:1903:2098)(1795:1971:2153))
          (PORT IN6 (1339:1496:1659)(1403:1559:1718))
          (PORT IN8 (1089:1224:1361)(1124:1245:1370))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x105y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1732:1925:2123)(1837:2016:2197))
          (PORT IN4 (1628:1823:2019)(1711:1898:2091))
          (PORT IN5 (1485:1658:1835)(1549:1718:1892))
          (PORT IN6 (2015:2243:2477)(2017:2216:2422))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x112y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1609:1796:1987)(1664:1843:2025))
          (PORT IN3 (1699:1893:2092)(1787:1969:2156))
          (PORT IN5 (1436:1612:1791)(1417:1567:1720))
          (PORT IN6 (1795:2029:2268)(1855:2061:2271))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x120y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (738:833:931)(744:832:920))
          (PORT IN3 (1241:1428:1621)(1284:1448:1618))
          (PORT IN4 (733:846:960)(739:842:948))
          (PORT IN5 (1631:1821:2017)(1708:1897:2094))
          (PORT IN8 (1077:1216:1360)(1098:1238:1382))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x121y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (721:830:941)(723:819:917))
          (PORT IN4 (1245:1415:1586)(1280:1436:1593))
          (PORT IN5 (1547:1743:1944)(1582:1767:1957))
          (PORT IN7 (1424:1609:1798)(1468:1638:1811))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x116y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (585:661:738)(595:663:732))
          (PORT IN4 (1480:1671:1869)(1509:1683:1861))
          (PORT IN5 (1692:1922:2155)(1742:1955:2172))
          (PORT IN6 (928:1037:1147)(924:1025:1128))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x117y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a159_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1112:1261:1413)(1179:1325:1475))
          (PORT IN2 (843:953:1067)(820:913:1007))
          (PORT IN3 (1197:1367:1541)(1222:1382:1547))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x113y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1029:1180:1335)(1051:1194:1340))
          (PORT IN5 (947:1052:1159)(937:1032:1130))
          (PORT IN6 (725:832:942)(706:797:891))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x109y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (557:631:707)(544:605:666))
          (PORT IN3 (715:821:928)(705:797:892))
          (PORT IN4 (781:882:985)(796:892:990))
          (PORT IN5 (910:1025:1145)(897:1002:1109))
          (PORT IN6 (1340:1503:1670)(1383:1534:1687))
          (PORT IN7 (1263:1401:1540)(1284:1415:1549))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x105y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1426:1595:1768)(1507:1664:1826))
          (PORT IN6 (1391:1573:1756)(1430:1601:1776))
          (PORT IN8 (1283:1423:1568)(1287:1410:1537))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x102y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1541:1743:1950)(1623:1817:2014))
          (PORT IN4 (1613:1795:1980)(1706:1873:2044))
          (PORT IN5 (1069:1203:1340)(1093:1224:1355))
          (PORT IN6 (1902:2118:2339)(2023:2236:2452))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x111y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (845:957:1071)(843:936:1029))
          (PORT IN4 (1438:1601:1767)(1527:1684:1843))
          (PORT IN5 (897:1001:1108)(911:998:1089))
          (PORT IN7 (721:837:955)(692:782:873))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x106y98
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (414:473:532)(393:442:492))
          (PORT IN3 (1822:2068:2319)(1894:2126:2362))
          (PORT IN4 (919:1056:1194)(938:1059:1184))
          (PORT IN6 (1686:1925:2167)(1716:1937:2164))
          (PORT IN8 (888:1022:1157)(912:1034:1158))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x107y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1556:1765:1978)(1625:1815:2010))
          (PORT IN3 (1741:1941:2146)(1789:1969:2153))
          (PORT IN5 (1544:1761:1983)(1544:1729:1917))
          (PORT IN6 (1295:1478:1664)(1378:1561:1746))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x102y105
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1624:1801:1981)(1723:1888:2058))
          (PORT IN4 (1774:1981:2191)(1856:2045:2238))
          (PORT IN7 (1509:1678:1850)(1587:1743:1903))
          (PORT IN8 (1746:1919:2094)(1813:1973:2137))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x103y100
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (562:648:734)(559:629:700))
          (PORT IN6 (1224:1390:1561)(1239:1396:1555))
          (PORT IN7 (1769:1950:2136)(1865:2035:2211))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x103y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1642:1811:1983)(1744:1904:2067))
          (PORT IN6 (2408:2660:2918)(2497:2727:2964))
          (PORT IN8 (1541:1735:1933)(1588:1775:1967))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x129y99
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1459:1648:1840)(1561:1741:1925))
          (PORT IN3 (925:1056:1190)(961:1083:1209))
          (PORT IN4 (1262:1431:1602)(1291:1449:1612))
          (PORT IN5 (1024:1180:1338)(1074:1217:1363))
          (PORT IN7 (1318:1478:1642)(1373:1528:1686))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x120y98
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (598:689:780)(591:663:736))
          (PORT IN6 (388:455:522)(368:419:471))
          (PORT IN7 (1947:2163:2383)(2002:2199:2398))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x119y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1080:1204:1330)(1122:1236:1351))
          (PORT IN5 (1336:1501:1669)(1392:1559:1730))
          (PORT IN7 (2445:2736:3029)(2585:2850:3121))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x125y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1412:1583:1760)(1469:1628:1790))
          (PORT IN4 (1587:1765:1949)(1612:1767:1929))
          (PORT IN5 (1559:1750:1946)(1576:1756:1942))
          (PORT IN7 (1879:2112:2351)(1917:2134:2356))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x121y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1327:1491:1658)(1347:1493:1641))
          (PORT IN4 (1202:1348:1498)(1259:1396:1537))
          (PORT IN6 (1630:1837:2049)(1679:1854:2031))
          (PORT IN8 (1950:2174:2400)(2039:2251:2467))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x118y107
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2064:2291:2524)(2166:2382:2603))
          (PORT IN3 (1383:1578:1774)(1427:1614:1807))
          (PORT IN4 (1788:2006:2228)(1835:2046:2263))
          (PORT IN7 (1598:1791:1989)(1622:1808:2000))
          (PORT IN8 (1370:1555:1741)(1379:1546:1717))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x110y104
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2043:2292:2547)(2164:2415:2670))
          (PORT IN4 (921:1064:1210)(927:1055:1186))
          (PORT IN5 (1538:1708:1881)(1570:1718:1870))
          (PORT IN6 (1567:1721:1880)(1574:1713:1853))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x115y104
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1400:1549:1703)(1464:1598:1734))
          (PORT IN4 (1399:1566:1736)(1438:1592:1749))
          (PORT IN5 (1262:1424:1592)(1304:1461:1623))
          (PORT IN7 (1184:1336:1491)(1207:1350:1496))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x116y104
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (760:877:996)(762:865:970))
          (PORT IN6 (1584:1806:2031)(1631:1842:2058))
          (PORT IN7 (2213:2507:2810)(2317:2593:2875))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x111y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1574:1744:1916)(1671:1832:1995))
          (PORT IN5 (1775:1957:2144)(1809:1978:2150))
          (PORT IN7 (1678:1870:2067)(1734:1918:2106))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x106y100
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a185_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (766:861:958)(795:886:978))
          (PORT IN3 (1265:1422:1584)(1296:1446:1600))
          (PORT IN4 (611:696:782)(613:691:771))
          (PORT IN5 (1782:1975:2174)(1810:1989:2173))
          (PORT IN7 (1142:1275:1409)(1154:1271:1390))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x110y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a187_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1753:1966:2184)(1841:2047:2258))
          (PORT IN4 (1403:1550:1699)(1480:1616:1753))
          (PORT IN5 (1921:2148:2383)(2023:2246:2474))
          (PORT IN7 (937:1076:1218)(964:1095:1229))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x105y106
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1660:1848:2039)(1734:1905:2080))
          (PORT IN4 (1601:1793:1988)(1681:1865:2054))
          (PORT IN5 (904:1039:1177)(923:1045:1169))
          (PORT IN6 (1357:1506:1656)(1382:1513:1647))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x115y97
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a189_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (966:1098:1233)(998:1120:1244))
          (PORT IN2 (999:1134:1269)(1049:1169:1294))
          (PORT IN3 (1256:1394:1535)(1310:1438:1569))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x107y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1755:1918:2085)(1807:1956:2109))
          (PORT IN6 (585:658:731)(583:647:712))
          (PORT IN8 (1942:2137:2339)(1998:2189:2388))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x105y96
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (692:797:904)(692:781:871))
          (PORT IN2 (1150:1279:1410)(1179:1302:1428))
          (PORT IN4 (1218:1378:1542)(1204:1345:1489))
          (PORT IN5 (719:829:942)(715:810:906))
          (PORT IN6 (1189:1350:1514)(1189:1321:1457))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x105y92
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a193_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1710:1919:2131)(1778:1972:2169))
          (PORT IN2 (1106:1243:1382)(1157:1284:1414))
          (PORT IN3 (1886:2139:2396)(1991:2217:2452))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x101y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1778:1968:2163)(1859:2033:2210))
          (PORT IN5 (1785:1988:2194)(1864:2060:2260))
          (PORT IN7 (1342:1522:1706)(1349:1511:1675))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x100y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a195_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2163:2370:2585)(2258:2457:2661))
          (PORT IN4 (1392:1584:1780)(1426:1596:1768))
          (PORT IN5 (1276:1418:1563)(1338:1468:1603))
          (PORT IN6 (1583:1751:1923)(1613:1764:1919))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x111y96
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1370:1532:1696)(1431:1587:1748))
          (PORT IN4 (1670:1824:1981)(1723:1861:2003))
          (PORT IN6 (1988:2207:2431)(2023:2213:2408))
          (PORT IN8 (1439:1599:1762)(1484:1646:1808))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x104y88
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a197_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (571:647:724)(552:616:682))
          (PORT IN3 (766:876:988)(773:872:973))
          (PORT IN6 (3241:3640:4049)(3277:3619:3974))
          (PORT IN7 (1064:1203:1346)(1070:1200:1331))
          (PORT IN8 (708:815:925)(714:811:909))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x107y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1465:1652:1842)(1490:1665:1840))
          (PORT IN3 (1378:1557:1741)(1430:1590:1752))
          (PORT IN7 (1679:1869:2064)(1742:1924:2111))
          (PORT IN8 (1209:1388:1570)(1206:1364:1525))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x101y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1584:1772:1964)(1642:1821:2004))
          (PORT IN4 (944:1060:1178)(963:1068:1175))
          (PORT IN5 (1837:2061:2291)(1907:2133:2363))
          (PORT IN6 (2101:2380:2670)(2237:2504:2775))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x104y82
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a201_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1896:2096:2302)(1956:2152:2352))
          (PORT IN2 (828:926:1025)(851:941:1034))
          (PORT IN3 (946:1069:1193)(956:1068:1180))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x103y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (902:1000:1100)(906:988:1073))
          (PORT IN5 (1574:1790:2011)(1658:1876:2098))
          (PORT IN7 (1024:1160:1299)(1019:1140:1262))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_OR////    Pos: x109y92
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a203_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (912:1021:1132)(917:1018:1123))
          (PORT IN3 (2116:2344:2578)(2156:2367:2583))
          (PORT IN4 (1612:1819:2033)(1693:1896:2104))
          (PORT IN5 (1062:1218:1376)(1081:1230:1384))
          (PORT IN6 (852:968:1085)(863:969:1079))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x104y94
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a205_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1240:1385:1532)(1241:1379:1520))
          (PORT IN6 (1036:1172:1309)(1052:1176:1303))
          (PORT IN7 (1899:2106:2317)(2014:2211:2414))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x101y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1425:1579:1734)(1465:1606:1751))
          (PORT IN6 (1915:2126:2340)(2024:2224:2429))
          (PORT IN8 (1017:1159:1303)(1032:1159:1291))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x100y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a207_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1970:2205:2445)(2055:2277:2504))
          (PORT IN4 (1948:2162:2381)(2047:2248:2453))
          (PORT IN5 (1488:1650:1815)(1520:1667:1818))
          (PORT IN7 (1292:1453:1615)(1356:1495:1639))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x105y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1201:1350:1502)(1283:1429:1577))
          (PORT IN3 (1361:1531:1707)(1418:1575:1738))
          (PORT IN7 (1293:1459:1630)(1341:1496:1655))
          (PORT IN8 (1236:1399:1568)(1276:1437:1602))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_OR////    Pos: x108y89
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2366:2631:2903)(2477:2730:2990))
          (PORT IN3 (2044:2272:2506)(2105:2324:2549))
          (PORT IN4 (752:835:920)(739:814:891))
          (PORT IN7 (737:838:942)(751:850:949))
          (PORT IN8 (385:440:496)(376:423:472))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x105y92
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a211_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1708:1924:2145)(1761:1962:2166))
          (PORT IN6 (378:432:487)(350:392:436))
          (PORT IN7 (2077:2355:2637)(2205:2459:2722))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x103y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1505:1679:1857)(1579:1742:1906))
          (PORT IN5 (1665:1863:2066)(1763:1958:2159))
          (PORT IN7 (1260:1403:1548)(1299:1429:1561))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x98y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a213_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1489:1654:1822)(1587:1752:1920))
          (PORT IN4 (1772:1976:2185)(1867:2068:2275))
          (PORT IN5 (1384:1533:1686)(1447:1593:1741))
          (PORT IN6 (2466:2743:3025)(2621:2889:3163))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x106y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1640:1833:2032)(1698:1891:2088))
          (PORT IN4 (1046:1173:1301)(1099:1217:1338))
          (PORT IN6 (1247:1399:1555)(1249:1378:1511))
          (PORT IN8 (1081:1204:1331)(1100:1220:1342))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x118y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a215_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (778:876:977)(791:885:980))
          (PORT IN3 (1298:1444:1593)(1361:1499:1639))
          (PORT IN4 (2119:2345:2574)(2179:2400:2627))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x120y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a216_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1934:2156:2382)(1974:2179:2389))
          (PORT IN2 (1632:1806:1984)(1693:1857:2026))
          (PORT IN3 (892:1009:1131)(895:1006:1120))
          (PORT IN4 (1477:1689:1904)(1553:1745:1940))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x117y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a217_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2072:2308:2550)(2130:2364:2604))
          (PORT IN7 (1421:1579:1738)(1479:1615:1754))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x123y109
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a218_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (558:641:726)(553:626:701))
          (PORT IN4 (1815:2053:2296)(1873:2107:2348))
          (PORT IN5 (1218:1370:1525)(1270:1407:1549))
          (PORT IN6 (1608:1780:1958)(1638:1791:1947))
          (PORT IN7 (1425:1580:1737)(1450:1588:1729))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x123y111
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a219_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1350:1511:1677)(1363:1493:1628))
          (PORT IN3 (1101:1241:1386)(1102:1224:1348))
          (PORT IN5 (1064:1200:1339)(1073:1197:1325))
          (PORT IN6 (1435:1620:1809)(1438:1604:1771))
          (PORT IN7 (1893:2108:2330)(1939:2135:2336))
          (PORT IN8 (754:860:967)(776:872:970))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x125y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a220_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (575:660:747)(568:640:714))
          (PORT IN2 (1225:1392:1561)(1287:1443:1603))
          (PORT IN3 (1456:1603:1755)(1490:1630:1774))
          (PORT IN4 (1258:1401:1547)(1274:1400:1528))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x125y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a221_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (770:867:967)(803:897:993))
          (PORT IN3 (1570:1756:1948)(1603:1777:1953))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x124y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a222_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1169:1330:1495)(1214:1361:1509))
          (PORT IN2 (933:1063:1195)(947:1062:1181))
          (PORT IN3 (1389:1552:1721)(1407:1555:1705))
          (PORT IN4 (1595:1776:1961)(1653:1821:1993))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x125y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1606:1786:1969)(1627:1800:1975))
          (PORT IN6 (1290:1471:1655)(1323:1498:1676))
          (PORT IN7 (1257:1379:1505)(1269:1380:1494))
          (PORT IN8 (388:455:524)(356:409:463))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x123y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (546:629:713)(524:588:653))
          (PORT IN8 (1107:1239:1374)(1135:1261:1389))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y116
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a225_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1103:1234:1369)(1117:1239:1363))
          (PORT IN3 (1207:1375:1545)(1252:1409:1569))
          (PORT IN5 (1888:2103:2323)(1971:2180:2395))
          (PORT IN7 (1724:1922:2126)(1801:1987:2177))
          (PORT IN8 (757:850:946)(775:861:948))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x123y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a226_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1558:1746:1941)(1614:1788:1968))
          (PORT IN6 (759:867:976)(754:846:940))
          (PORT IN7 (1420:1606:1797)(1482:1656:1830))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x128y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1307:1457:1609)(1337:1479:1623))
          (PORT IN6 (367:427:489)(348:398:449))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///ICOMP/    Pos: x125y115
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a228_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (544:625:707)(536:609:684))
          (PORT IN2 (1403:1562:1725)(1422:1573:1729))
          (PORT IN3 (881:1010:1141)(906:1023:1143))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x135y110
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1237:1364:1494)(1270:1392:1519))
          (PORT IN3 (582:666:751)(591:669:748))
          (PORT IN5 (1276:1429:1584)(1280:1413:1547))
          (PORT IN8 (823:935:1051)(799:894:991))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x126y118
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (932:1076:1224)(945:1069:1195))
          (PORT IN3 (1416:1598:1787)(1414:1568:1726))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x128y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a231_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1111:1236:1362)(1118:1231:1346))
          (PORT IN2 (558:641:727)(561:639:718))
          (PORT IN3 (1020:1154:1293)(989:1104:1220))
          (PORT IN4 (1458:1647:1841)(1497:1672:1852))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ANDXOR////    Pos: x123y116
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a232_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1729:1903:2081)(1779:1948:2122))
          (PORT IN2 (1129:1276:1426)(1138:1278:1420))
          (PORT IN4 (376:436:497)(371:425:480))
          (PORT IN6 (1034:1168:1306)(1012:1117:1225))
          (PORT IN7 (555:633:714)(548:613:681))
          (PORT IN8 (1413:1578:1747)(1436:1585:1738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y116
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (913:1041:1172)(945:1061:1179))
          (PORT IN3 (862:983:1107)(871:984:1100))
          (PORT IN5 (1005:1154:1305)(1012:1147:1286))
          (PORT IN7 (919:1045:1173)(962:1078:1199))
          (PORT IN8 (1396:1561:1732)(1427:1588:1752))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x124y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a236_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (768:866:967)(797:892:988))
          (PORT IN7 (1233:1393:1557)(1274:1417:1561))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ICOMP////    Pos: x125y115
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1772:1967:2167)(1813:2003:2195))
          (PORT IN6 (1052:1183:1316)(1039:1149:1264))
          (PORT IN8 (384:440:498)(385:435:487))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x134y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a238_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (937:1040:1145)(945:1038:1133))
          (PORT IN5 (986:1128:1271)(1004:1131:1260))
          (PORT IN6 (758:847:938)(748:828:910))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x130y114
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1257:1440:1628)(1284:1452:1624))
          (PORT IN4 (1118:1239:1365)(1143:1255:1372))
          (PORT IN5 (1382:1567:1756)(1423:1594:1769))
          (PORT IN6 (1764:1984:2210)(1791:1988:2187))
          (PORT IN7 (1607:1807:2013)(1657:1843:2033))
          (PORT IN8 (757:865:973)(760:859:958))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x130y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a240_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1741:1940:2147)(1781:1966:2156))
          (PORT IN2 (1203:1351:1503)(1208:1343:1480))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_XOR////    Pos: x131y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (561:644:728)(545:617:690))
          (PORT IN8 (935:1059:1185)(914:1017:1122))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x134y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a242_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1531:1705:1884)(1607:1780:1958))
          (PORT IN2 (946:1058:1172)(959:1073:1189))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_MX4b////    Pos: x128y109
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (746:854:962)(743:831:923))
          (PORT IN4 (1408:1577:1751)(1419:1575:1734))
          (PORT IN5 (753:863:975)(766:869:974))
          (PORT IN6 (726:837:950)(714:806:899))
          (PORT IN7 (998:1135:1274)(1029:1162:1298))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x129y112
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a244_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1192:1349:1510)(1255:1395:1538))
          (PORT IN3 (1880:2126:2379)(1971:2210:2453))
          (PORT IN5 (906:1013:1122)(892:982:1076))
          (PORT IN6 (1028:1162:1299)(1000:1108:1218))
          (PORT IN7 (1037:1187:1339)(1083:1216:1351))
          (PORT IN8 (1276:1455:1637)(1282:1442:1608))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y114
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1290:1461:1637)(1356:1522:1692))
          (PORT IN4 (1065:1196:1331)(1062:1178:1296))
          (PORT IN5 (1261:1420:1581)(1267:1411:1557))
          (PORT IN6 (1147:1290:1435)(1160:1303:1447))
          (PORT IN7 (1327:1481:1637)(1345:1493:1644))
          (PORT IN8 (1073:1219:1369)(1082:1211:1345))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x130y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a246_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (924:1036:1150)(931:1032:1136))
          (PORT IN6 (1473:1645:1820)(1476:1627:1784))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x131y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a247_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1038:1183:1331)(1078:1213:1350))
          (PORT IN4 (907:1024:1143)(884:984:1085))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x128y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1474:1652:1833)(1529:1693:1863))
          (PORT IN8 (1228:1377:1531)(1288:1431:1578))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x115y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1229:1374:1521)(1280:1420:1565))
          (PORT IN6 (762:857:953)(761:841:924))
          (PORT IN7 (901:1002:1103)(916:1007:1100))
          (PORT IN8 (1283:1458:1634)(1363:1532:1706))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y116
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a250_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1408:1574:1744)(1415:1562:1713))
          (PORT IN3 (1421:1599:1780)(1416:1573:1734))
          (PORT IN5 (1049:1182:1319)(1031:1146:1266))
          (PORT IN7 (1435:1618:1805)(1480:1650:1823))
          (PORT IN8 (1675:1849:2026)(1746:1913:2085))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y109
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (746:831:917)(750:833:916))
          (PORT IN4 (737:853:971)(733:827:923))
          (PORT IN5 (1099:1239:1381)(1115:1248:1383))
          (PORT IN6 (1076:1209:1346)(1081:1210:1340))
          (PORT IN8 (1110:1231:1355)(1151:1269:1392))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y111
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (928:1052:1179)(965:1073:1184))
          (PORT IN4 (1332:1476:1623)(1359:1486:1616))
          (PORT IN5 (1145:1285:1428)(1167:1307:1451))
          (PORT IN6 (907:1032:1161)(955:1074:1195))
          (PORT IN7 (983:1125:1270)(982:1106:1234))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x121y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a253_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (567:654:741)(544:613:683))
          (PORT IN3 (1261:1414:1572)(1296:1451:1607))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x121y110
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1045:1186:1331)(1051:1189:1331))
          (PORT IN4 (1523:1705:1890)(1534:1698:1869))
          (PORT IN5 (1518:1706:1895)(1574:1742:1916))
          (PORT IN6 (1474:1659:1845)(1496:1655:1817))
          (PORT IN7 (1680:1867:2059)(1768:1955:2146))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///ANDXOR/    Pos: x133y109
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a255_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1196:1352:1511)(1239:1376:1516))
          (PORT IN2 (2789:3097:3412)(2875:3168:3468))
          (PORT IN3 (1799:2011:2229)(1881:2081:2288))
          (PORT IN4 (1308:1474:1643)(1301:1438:1580))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x124y112
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a256_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1480:1690:1904)(1501:1706:1914))
          (PORT IN4 (1556:1762:1970)(1600:1791:1988))
          (PORT IN5 (810:911:1014)(812:910:1010))
          (PORT IN6 (1295:1449:1607)(1338:1484:1632))
          (PORT IN7 (615:702:790)(623:705:790))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x124y110
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a258_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (374:432:491)(353:399:446))
          (PORT IN4 (1511:1698:1892)(1607:1790:1977))
          (PORT IN5 (1542:1747:1958)(1572:1761:1954))
          (PORT IN6 (1813:2038:2268)(1870:2079:2290))
          (PORT IN7 (369:427:486)(347:395:444))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x122y111
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1042:1175:1312)(1036:1152:1269))
          (PORT IN4 (1362:1521:1683)(1361:1500:1645))
          (PORT IN5 (1550:1722:1897)(1582:1740:1903))
          (PORT IN6 (726:811:898)(719:793:870))
          (PORT IN7 (1011:1150:1291)(1053:1177:1305))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x116y81
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1303:1456:1611)(1345:1496:1653))
          (PORT IN7 (1216:1374:1535)(1254:1398:1544))
          (PORT IN8 (1737:1968:2202)(1808:2037:2273))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x120y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a261_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1244:1428:1614)(1279:1451:1624))
          (PORT IN5 (1927:2169:2415)(2018:2253:2492))
          (PORT IN7 (1260:1386:1516)(1265:1372:1480))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x99y96
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a262_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1093:1216:1342)(1158:1276:1397))
          (PORT IN2 (1713:1898:2087)(1775:1934:2100))
          (PORT IN3 (1278:1461:1647)(1269:1425:1584))
          (PORT IN4 (1085:1207:1332)(1116:1224:1336))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x120y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1520:1699:1879)(1583:1752:1925))
          (PORT IN3 (1140:1278:1419)(1146:1274:1404))
          (PORT IN4 (1883:2113:2348)(2001:2232:2468))
          (PORT IN5 (763:870:980)(775:873:974))
          (PORT IN6 (1271:1434:1600)(1294:1446:1601))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x115y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a264_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1929:2150:2373)(2056:2267:2482))
          (PORT IN3 (1411:1567:1728)(1420:1558:1700))
          (PORT IN4 (1685:1888:2095)(1744:1934:2126))
          (PORT IN5 (1477:1661:1851)(1540:1724:1912))
          (PORT IN6 (1334:1486:1642)(1354:1486:1623))
          (PORT IN7 (923:1063:1204)(921:1043:1168))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x119y114
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2085:2326:2575)(2162:2373:2589))
          (PORT IN4 (1426:1585:1748)(1489:1628:1771))
          (PORT IN5 (1191:1317:1445)(1232:1353:1476))
          (PORT IN6 (1553:1727:1904)(1596:1758:1923))
          (PORT IN7 (1573:1793:2014)(1555:1744:1937))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x121y115
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1418:1605:1799)(1461:1649:1842))
          (PORT IN4 (1274:1454:1635)(1319:1484:1650))
          (PORT IN6 (1868:2077:2290)(1898:2087:2284))
          (PORT IN7 (1347:1520:1695)(1365:1516:1671))
          (PORT IN8 (1535:1747:1965)(1571:1771:1974))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x120y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a268_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1891:2085:2284)(1997:2196:2399))
          (PORT IN6 (1059:1210:1362)(1064:1200:1339))
          (PORT IN7 (769:857:947)(760:839:921))
          (PORT IN8 (1784:2003:2228)(1856:2080:2308))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y114
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a269_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1890:2128:2370)(1991:2206:2424))
          (PORT IN4 (408:477:548)(386:444:503))
          (PORT IN5 (2123:2342:2570)(2173:2383:2597))
          (PORT IN7 (1186:1338:1491)(1177:1303:1433))
          (PORT IN8 (1881:2124:2369)(1941:2172:2409))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x121y109
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a270_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1016:1153:1292)(984:1097:1214))
          (PORT IN4 (1068:1203:1343)(1083:1219:1356))
          (PORT IN6 (1366:1547:1732)(1427:1594:1767))
          (PORT IN7 (1063:1205:1348)(1039:1159:1283))
          (PORT IN8 (1309:1484:1663)(1341:1505:1672))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x118y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a272_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1155:1284:1415)(1185:1312:1443))
          (PORT IN7 (767:873:981)(777:876:978))
          (PORT IN8 (1721:1939:2163)(1778:1991:2211))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x120y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a273_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (936:1042:1151)(930:1023:1120))
          (PORT IN6 (1790:2001:2216)(1829:2028:2231))
          (PORT IN8 (1925:2148:2377)(2006:2235:2467))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x114y93
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a274_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1748:1934:2125)(1779:1950:2127))
          (PORT IN2 (1362:1531:1703)(1433:1590:1754))
          (PORT IN3 (766:881:999)(747:832:919))
          (PORT IN4 (1104:1236:1369)(1144:1271:1400))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x110y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a275_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1747:1916:2088)(1803:1957:2116))
          (PORT IN7 (2219:2420:2625)(2285:2457:2637))
          (PORT IN8 (1876:2102:2332)(1962:2167:2374))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x118y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (900:1032:1166)(893:1009:1127))
          (PORT IN2 (1465:1633:1803)(1477:1624:1776))
          (PORT IN3 (771:881:991)(787:893:1001))
          (PORT IN4 (1398:1580:1766)(1409:1578:1750))
          (PORT IN5 (1511:1658:1808)(1571:1716:1865))
          (PORT IN6 (1771:1975:2186)(1794:1963:2137))
          (PORT IN7 (2055:2320:2590)(2133:2380:2630))
          (PORT IN8 (1413:1586:1764)(1441:1610:1783))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x112y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a278_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1820:2034:2254)(1878:2079:2284))
          (PORT IN7 (753:860:969)(770:867:967))
          (PORT IN8 (1314:1465:1620)(1346:1490:1640))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x120y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a279_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1449:1591:1738)(1496:1631:1767))
          (PORT IN5 (1307:1449:1593)(1313:1438:1567))
          (PORT IN6 (1495:1679:1864)(1576:1751:1931))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x106y92
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a280_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1014:1149:1287)(993:1108:1224))
          (PORT IN6 (1558:1744:1935)(1572:1731:1897))
          (PORT IN7 (1537:1720:1908)(1563:1736:1915))
          (PORT IN8 (1234:1394:1556)(1247:1394:1545))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x114y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a281_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (827:948:1071)(838:951:1066))
          (PORT IN3 (2547:2839:3136)(2716:2983:3257))
          (PORT IN4 (1176:1333:1494)(1176:1313:1452))
          (PORT IN5 (1035:1163:1293)(1060:1180:1303))
          (PORT IN6 (1425:1599:1774)(1445:1599:1756))
          (PORT IN7 (3044:3367:3698)(3250:3560:3874))
          (PORT IN8 (1627:1829:2036)(1715:1916:2123))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y111
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a283_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (945:1069:1195)(925:1039:1154))
          (PORT IN4 (1007:1137:1271)(1006:1113:1223))
          (PORT IN5 (1105:1250:1398)(1106:1235:1368))
          (PORT IN6 (1108:1259:1414)(1159:1306:1456))
          (PORT IN7 (932:1045:1160)(938:1038:1141))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x125y110
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (736:837:942)(747:839:933))
          (PORT IN4 (1342:1490:1642)(1358:1499:1645))
          (PORT IN5 (917:1032:1149)(918:1023:1130))
          (PORT IN7 (887:992:1100)(882:977:1074))
          (PORT IN8 (1287:1424:1566)(1293:1415:1539))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x114y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a285_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (900:1006:1114)(917:1013:1110))
          (PORT IN2 (757:873:993)(755:851:948))
          (PORT IN4 (1378:1553:1732)(1376:1531:1689))
          (PORT IN6 (1753:1940:2131)(1818:1991:2169))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x110y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a286_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1403:1552:1703)(1410:1535:1664))
          (PORT IN3 (1544:1728:1915)(1606:1790:1978))
          (PORT IN7 (1652:1855:2063)(1716:1897:2080))
          (PORT IN8 (1300:1446:1596)(1358:1492:1629))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x117y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a287_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1742:1933:2128)(1811:1975:2145))
          (PORT IN5 (1516:1706:1902)(1538:1708:1881))
          (PORT IN6 (2580:2886:3197)(2738:3019:3307))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x103y97
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a288_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1859:2060:2265)(1962:2152:2347))
          (PORT IN6 (1426:1568:1712)(1493:1626:1763))
          (PORT IN7 (1826:2089:2359)(1855:2092:2335))
          (PORT IN8 (1339:1500:1664)(1412:1569:1731))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x116y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a290_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (561:645:731)(558:629:700))
          (PORT IN4 (946:1056:1168)(968:1067:1171))
          (PORT IN5 (1803:2024:2249)(1860:2070:2283))
          (PORT IN6 (1262:1421:1583)(1326:1477:1633))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x111y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a292_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1516:1741:1972)(1555:1764:1978))
          (PORT IN7 (1948:2172:2401)(2039:2257:2482))
          (PORT IN8 (907:1012:1120)(918:1014:1111))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x106y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2344:2574:2810)(2464:2677:2897))
          (PORT IN8 (899:1005:1112)(931:1038:1148))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x114y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a294_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1594:1764:1935)(1679:1836:1995))
          (PORT IN2 (1558:1776:1998)(1546:1727:1911))
          (PORT IN3 (1800:2054:2313)(1811:2026:2247))
          (PORT IN4 (1580:1782:1987)(1642:1822:2007))
          (PORT IN5 (1545:1722:1902)(1590:1758:1932))
          (PORT IN6 (1576:1753:1933)(1592:1743:1900))
          (PORT IN7 (2177:2456:2743)(2158:2385:2618))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x110y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a295_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1800:1986:2176)(1847:2023:2203))
          (PORT IN3 (1706:1890:2081)(1744:1913:2087))
          (PORT IN4 (1397:1556:1719)(1452:1597:1746))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x116y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a296_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (878:978:1080)(889:972:1058))
          (PORT IN7 (1178:1319:1465)(1196:1317:1442))
          (PORT IN8 (1451:1621:1794)(1539:1703:1870))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x102y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a297_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1192:1380:1570)(1267:1445:1625))
          (PORT IN2 (1773:1963:2160)(1829:2019:2213))
          (PORT IN3 (1233:1355:1482)(1249:1359:1470))
          (PORT IN4 (1632:1815:2001)(1724:1896:2071))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x112y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a298_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2199:2425:2654)(2282:2494:2711))
          (PORT IN3 (1662:1851:2046)(1722:1898:2078))
          (PORT IN4 (2007:2227:2450)(2096:2291:2492))
          (PORT IN5 (1703:1893:2085)(1793:1967:2146))
          (PORT IN6 (2761:3074:3393)(2896:3179:3470))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x109y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a300_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2136:2374:2617)(2207:2429:2658))
          (PORT IN2 (1314:1477:1645)(1350:1505:1666))
          (PORT IN4 (1216:1390:1568)(1239:1395:1555))
          (PORT IN6 (1058:1188:1321)(1081:1202:1326))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x112y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a301_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2188:2452:2723)(2308:2565:2825))
          (PORT IN3 (735:847:962)(723:820:919))
          (PORT IN7 (1415:1578:1745)(1459:1614:1773))
          (PORT IN8 (1406:1555:1707)(1428:1562:1700))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x109y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a302_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1285:1432:1584)(1293:1427:1564))
          (PORT IN5 (1045:1185:1327)(1027:1136:1250))
          (PORT IN6 (730:843:958)(722:816:913))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x103y74
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a303_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1436:1631:1828)(1493:1679:1869))
          (PORT IN2 (2189:2430:2677)(2289:2522:2757))
          (PORT IN3 (1666:1858:2055)(1765:1948:2134))
          (PORT IN4 (1532:1691:1852)(1608:1750:1897))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x116y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a305_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (596:675:755)(607:678:750))
          (PORT IN4 (2227:2471:2719)(2311:2527:2748))
          (PORT IN7 (1925:2126:2332)(1986:2173:2365))
          (PORT IN8 (561:642:724)(555:627:700))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x112y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a307_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1222:1369:1519)(1270:1405:1542))
          (PORT IN5 (1751:1961:2174)(1798:1992:2192))
          (PORT IN6 (1449:1627:1806)(1501:1657:1817))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_XOR////    Pos: x107y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a308_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1813:2024:2236)(1869:2069:2271))
          (PORT IN3 (1669:1878:2093)(1722:1921:2125))
          (PORT IN4 (2159:2367:2582)(2292:2496:2706))
          (PORT IN6 (1780:1976:2175)(1859:2039:2221))
          (PORT IN7 (1948:2149:2352)(2003:2181:2362))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x114y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a309_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1633:1805:1982)(1688:1847:2009))
          (PORT IN7 (1590:1754:1923)(1636:1782:1932))
          (PORT IN8 (1535:1731:1933)(1554:1739:1927))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x114y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a310_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1102:1249:1398)(1140:1281:1425))
          (PORT IN5 (704:819:934)(677:762:849))
          (PORT IN6 (1472:1629:1789)(1531:1670:1814))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x100y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1304:1472:1642)(1298:1438:1582))
          (PORT IN6 (1645:1850:2059)(1692:1872:2055))
          (PORT IN7 (1656:1877:2104)(1726:1939:2158))
          (PORT IN8 (2040:2272:2512)(2129:2354:2586))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x109y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a312_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2433:2709:2990)(2514:2777:3046))
          (PORT IN2 (1799:1977:2158)(1892:2053:2216))
          (PORT IN5 (1892:2109:2328)(1981:2184:2392))
          (PORT IN7 (1881:2083:2292)(1949:2137:2331))
          (PORT IN8 (1803:1998:2198)(1903:2094:2290))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x108y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a313_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1610:1808:2010)(1699:1894:2092))
          (PORT IN3 (1727:1931:2143)(1806:2005:2208))
          (PORT IN4 (1248:1420:1595)(1230:1363:1500))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x114y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a314_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1261:1408:1558)(1318:1456:1598))
          (PORT IN5 (1717:1933:2152)(1749:1944:2142))
          (PORT IN6 (1254:1392:1533)(1322:1449:1580))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x102y78
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a315_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1008:1154:1303)(1024:1153:1286))
          (PORT IN6 (1609:1801:1996)(1683:1858:2036))
          (PORT IN7 (1135:1277:1423)(1206:1349:1495))
          (PORT IN8 (1953:2165:2380)(2004:2207:2415))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x117y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1546:1725:1910)(1572:1725:1881))
          (PORT IN5 (2015:2241:2472)(2135:2345:2558))
          (PORT IN6 (1737:1906:2080)(1824:1985:2149))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x137y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a317_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (588:666:746)(567:629:693))
          (PORT IN3 (1055:1182:1311)(1049:1162:1279))
          (PORT IN4 (1721:1919:2123)(1773:1962:2155))
          (PORT IN5 (577:662:749)(554:626:700))
          (PORT IN7 (1888:2107:2328)(1909:2108:2310))
          (PORT IN8 (1559:1745:1933)(1600:1770:1942))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x126y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (672:756:842)(673:746:821))
          (PORT IN4 (1643:1813:1988)(1683:1839:2000))
          (PORT IN5 (1388:1544:1703)(1403:1541:1680))
          (PORT IN6 (1403:1580:1762)(1486:1660:1838))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x128y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a320_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1541:1743:1951)(1594:1785:1980))
          (PORT IN3 (1532:1744:1961)(1601:1792:1986))
          (PORT IN5 (1757:1936:2120)(1845:2010:2179))
          (PORT IN6 (1678:1848:2021)(1741:1894:2052))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x138y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a322_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2037:2241:2450)(2134:2319:2508))
          (PORT IN6 (2026:2233:2444)(2173:2380:2590))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x135y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a323_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1241:1409:1579)(1314:1461:1612))
          (PORT IN2 (1874:2038:2205)(1944:2090:2239))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_ORAND////    Pos: x103y95
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a324_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1561:1752:1947)(1629:1811:1998))
          (PORT IN2 (1095:1208:1324)(1136:1238:1342))
          (PORT IN3 (2378:2641:2910)(2481:2727:2977))
          (PORT IN4 (1582:1751:1927)(1608:1749:1896))
          (PORT IN5 (1273:1422:1573)(1344:1486:1631))
          (PORT IN6 (1980:2162:2346)(2043:2212:2387))
          (PORT IN7 (955:1075:1197)(985:1096:1209))
          (PORT IN8 (1071:1205:1340)(1070:1185:1304))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x121y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1521:1710:1901)(1610:1784:1961))
          (PORT IN7 (1622:1806:1994)(1697:1872:2052))
          (PORT IN8 (1869:2074:2284)(1960:2160:2364))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x118y93
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a328_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1961:2169:2383)(2043:2241:2445))
          (PORT IN2 (953:1062:1174)(980:1077:1177))
          (PORT IN3 (1592:1788:1990)(1636:1817:2000))
          (PORT IN4 (1394:1538:1686)(1419:1542:1670))
          (PORT IN5 (1407:1575:1744)(1471:1626:1786))
          (PORT IN6 (1049:1174:1301)(1089:1203:1321))
          (PORT IN7 (1823:2015:2210)(1898:2082:2269))
          (PORT IN8 (715:831:949)(698:784:871))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x125y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a332_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1197:1339:1486)(1264:1399:1535))
          (PORT IN7 (1837:2044:2256)(1925:2127:2335))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x129y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a334_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1577:1791:2009)(1575:1755:1940))
          (PORT IN4 (1499:1677:1859)(1543:1714:1888))
          (PORT IN7 (2078:2294:2516)(2189:2397:2612))
          (PORT IN8 (1404:1563:1725)(1416:1554:1695))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x130y89
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1062:1200:1341)(1083:1204:1329))
          (PORT IN3 (1761:1998:2237)(1840:2052:2270))
          (PORT IN5 (1643:1814:1987)(1693:1852:2013))
          (PORT IN6 (1523:1721:1919)(1562:1739:1922))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x119y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1877:2110:2350)(2009:2237:2468))
          (PORT IN7 (1234:1374:1517)(1256:1384:1512))
          (PORT IN8 (1557:1753:1954)(1590:1767:1946))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x110y94
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1687:1900:2117)(1770:1976:2187))
          (PORT IN2 (1219:1353:1491)(1267:1387:1512))
          (PORT IN3 (1759:1965:2174)(1857:2064:2275))
          (PORT IN4 (563:645:727)(559:629:700))
          (PORT IN5 (1092:1216:1342)(1139:1254:1372))
          (PORT IN6 (2013:2219:2428)(2116:2309:2506))
          (PORT IN7 (1480:1663:1849)(1540:1716:1895))
          (PORT IN8 (1020:1150:1284)(1013:1129:1249))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1952:2160:2372)(2041:2238:2439))
          (PORT IN4 (1626:1796:1969)(1712:1869:2029))
          (PORT IN7 (1476:1666:1858)(1544:1724:1905))
          (PORT IN8 (1309:1467:1628)(1381:1536:1694))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x129y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a344_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1565:1759:1958)(1619:1796:1979))
          (PORT IN3 (1024:1157:1291)(1051:1164:1281))
          (PORT IN5 (1917:2152:2393)(1968:2194:2427))
          (PORT IN6 (888:987:1090)(889:971:1055))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x115y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1790:1978:2172)(1844:2006:2172))
          (PORT IN5 (1607:1769:1935)(1683:1827:1972))
          (PORT IN6 (1739:1955:2174)(1805:2011:2220))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x105y95
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1290:1446:1608)(1300:1443:1590))
          (PORT IN2 (2293:2529:2772)(2377:2586:2800))
          (PORT IN3 (2097:2344:2595)(2193:2431:2675))
          (PORT IN4 (623:706:791)(605:672:741))
          (PORT IN5 (1791:1976:2167)(1856:2036:2220))
          (PORT IN6 (1515:1697:1886)(1524:1689:1857))
          (PORT IN7 (1047:1184:1325)(1022:1143:1267))
          (PORT IN8 (1826:2019:2216)(1898:2082:2271))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1174:1329:1485)(1235:1381:1530))
          (PORT IN4 (1802:2022:2244)(1876:2075:2281))
          (PORT IN5 (1260:1409:1559)(1302:1433:1569))
          (PORT IN6 (918:1023:1131)(938:1036:1136))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x123y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1711:1906:2102)(1777:1961:2147))
          (PORT IN3 (1158:1309:1463)(1209:1349:1490))
          (PORT IN7 (1469:1638:1810)(1493:1642:1793))
          (PORT IN8 (1497:1685:1878)(1504:1672:1844))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x113y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (699:797:898)(717:813:910))
          (PORT IN6 (2175:2443:2716)(2276:2552:2831))
          (PORT IN8 (1672:1878:2086)(1745:1940:2140))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x137y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a355_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1528:1713:1904)(1616:1791:1972))
          (PORT IN3 (747:857:970)(738:827:919))
          (PORT IN4 (593:672:753)(574:637:701))
          (PORT IN5 (1525:1690:1858)(1596:1751:1910))
          (PORT IN6 (1544:1735:1930)(1636:1819:2004))
          (PORT IN7 (712:823:936)(708:801:896))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x127y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1472:1637:1805)(1490:1633:1777))
          (PORT IN4 (1524:1695:1869)(1621:1780:1942))
          (PORT IN5 (1524:1727:1932)(1543:1720:1902))
          (PORT IN7 (2188:2442:2700)(2241:2471:2708))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x131y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2165:2410:2660)(2272:2501:2735))
          (PORT IN3 (1429:1594:1760)(1504:1653:1804))
          (PORT IN5 (1066:1203:1344)(1102:1231:1362))
          (PORT IN6 (1274:1439:1608)(1311:1465:1621))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x106y86
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a360_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1390:1593:1799)(1452:1650:1851))
          (PORT IN2 (1267:1413:1562)(1263:1385:1510))
          (PORT IN3 (1489:1654:1825)(1520:1665:1813))
          (PORT IN4 (1207:1360:1515)(1273:1415:1559))
          (PORT IN5 (1427:1580:1737)(1452:1592:1735))
          (PORT IN6 (1713:1921:2135)(1803:2004:2209))
          (PORT IN7 (706:782:861)(701:766:833))
          (PORT IN8 (1770:1979:2193)(1849:2061:2279))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x114y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1453:1624:1801)(1466:1621:1779))
          (PORT IN7 (1451:1624:1800)(1469:1621:1778))
          (PORT IN8 (1517:1704:1893)(1581:1762:1949))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x104y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1871:2087:2308)(1930:2142:2358))
          (PORT IN2 (571:650:730)(571:639:709))
          (PORT IN3 (1434:1606:1781)(1453:1618:1788))
          (PORT IN4 (1423:1587:1754)(1459:1606:1757))
          (PORT IN5 (804:900:998)(796:887:980))
          (PORT IN6 (1581:1767:1959)(1647:1822:2000))
          (PORT IN7 (1371:1514:1660)(1429:1559:1691))
          (PORT IN8 (625:700:775)(617:682:748))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y77
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1549:1724:1901)(1645:1813:1983))
          (PORT IN4 (1759:1952:2150)(1829:2005:2184))
          (PORT IN5 (791:900:1011)(798:895:994))
          (PORT IN6 (1845:2042:2244)(1906:2091:2281))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x123y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1703:1901:2102)(1796:1980:2167))
          (PORT IN3 (1460:1627:1798)(1522:1673:1826))
          (PORT IN7 (742:838:936)(750:837:925))
          (PORT IN8 (1656:1887:2120)(1747:1979:2215))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x117y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1521:1708:1901)(1611:1786:1963))
          (PORT IN7 (1282:1432:1583)(1307:1437:1570))
          (PORT IN8 (1687:1903:2124)(1718:1912:2111))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x134y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1613:1800:1996)(1642:1820:2002))
          (PORT IN3 (753:853:954)(757:853:951))
          (PORT IN4 (1767:1978:2193)(1798:1990:2187))
          (PORT IN5 (1195:1358:1522)(1185:1328:1475))
          (PORT IN6 (1721:1915:2115)(1766:1940:2120))
          (PORT IN7 (1537:1742:1949)(1561:1737:1917))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x125y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1581:1742:1904)(1626:1768:1914))
          (PORT IN4 (1943:2158:2376)(2057:2265:2477))
          (PORT IN7 (2025:2266:2510)(2108:2337:2572))
          (PORT IN8 (1226:1364:1506)(1286:1414:1547))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x126y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1539:1738:1939)(1633:1824:2019))
          (PORT IN3 (1346:1523:1706)(1409:1574:1743))
          (PORT IN5 (1446:1619:1796)(1485:1647:1816))
          (PORT IN6 (1375:1526:1681)(1399:1535:1676))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x108y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1068:1211:1357)(1089:1225:1365))
          (PORT IN2 (1806:2011:2221)(1856:2055:2259))
          (PORT IN3 (1661:1857:2056)(1748:1947:2150))
          (PORT IN4 (1179:1322:1468)(1213:1342:1473))
          (PORT IN5 (1109:1255:1403)(1155:1295:1438))
          (PORT IN6 (1377:1547:1722)(1417:1574:1734))
          (PORT IN7 (639:718:799)(639:706:776))
          (PORT IN8 (1662:1830:2003)(1716:1873:2038))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x108y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1046:1184:1324)(1040:1157:1277))
          (PORT IN5 (1846:2037:2230)(1923:2101:2282))
          (PORT IN7 (1885:2112:2345)(1930:2148:2373))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x131y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a382_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (752:859:968)(775:878:982))
          (PORT IN3 (797:894:991)(797:890:984))
          (PORT IN4 (1537:1714:1893)(1616:1786:1960))
          (PORT IN6 (1382:1530:1682)(1420:1552:1688))
          (PORT IN7 (1487:1647:1812)(1556:1704:1855))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x126y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a384_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1461:1623:1788)(1478:1618:1760))
          (PORT IN4 (1351:1499:1651)(1427:1562:1699))
          (PORT IN6 (1285:1468:1653)(1302:1468:1636))
          (PORT IN8 (1208:1364:1524)(1260:1401:1547))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a385_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2033:2257:2488)(2126:2336:2552))
          (PORT IN3 (1744:1952:2167)(1774:1956:2142))
          (PORT IN7 (831:948:1068)(833:938:1045))
          (PORT IN8 (1555:1736:1921)(1620:1789:1964))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///OR/    Pos: x126y74
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a386_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (597:675:754)(611:679:750))
          (PORT IN2 (1722:1945:2175)(1816:2028:2245))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_ORAND////    Pos: x102y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1742:1963:2190)(1842:2057:2277))
          (PORT IN2 (1668:1851:2036)(1709:1890:2075))
          (PORT IN3 (1714:1940:2170)(1778:1980:2187))
          (PORT IN4 (1803:2060:2323)(1834:2056:2284))
          (PORT IN5 (803:920:1040)(786:879:974))
          (PORT IN6 (2162:2386:2616)(2260:2462:2668))
          (PORT IN7 (1363:1524:1689)(1435:1588:1743))
          (PORT IN8 (2047:2245:2449)(2114:2300:2492))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x116y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a390_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1452:1619:1790)(1520:1667:1815))
          (PORT IN5 (2207:2438:2675)(2308:2529:2757))
          (PORT IN6 (1731:1899:2070)(1814:1974:2137))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x137y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1153:1314:1476)(1186:1338:1494))
          (PORT IN3 (1264:1418:1574)(1272:1408:1547))
          (PORT IN4 (777:879:982)(792:889:989))
          (PORT IN5 (1588:1763:1944)(1609:1764:1924))
          (PORT IN6 (1072:1223:1376)(1070:1207:1345))
          (PORT IN8 (706:817:930)(686:781:876))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a393_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1331:1526:1726)(1391:1571:1753))
          (PORT IN4 (1313:1469:1627)(1351:1498:1648))
          (PORT IN7 (1850:2052:2256)(1912:2102:2293))
          (PORT IN8 (1216:1366:1518)(1264:1400:1540))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x130y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1237:1399:1565)(1275:1428:1583))
          (PORT IN3 (1674:1870:2068)(1757:1941:2128))
          (PORT IN5 (1771:1995:2221)(1831:2034:2242))
          (PORT IN6 (1920:2138:2362)(1974:2180:2395))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x122y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a398_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1517:1711:1906)(1545:1713:1884))
          (PORT IN6 (1283:1429:1577)(1361:1497:1637))
          (PORT IN8 (1867:2085:2308)(1961:2164:2374))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x134y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a399_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1394:1583:1774)(1448:1626:1812))
          (PORT IN3 (976:1111:1247)(996:1122:1251))
          (PORT IN5 (1127:1270:1418)(1156:1298:1443))
          (PORT IN7 (978:1110:1245)(997:1121:1247))
          (PORT IN8 (1418:1611:1809)(1436:1607:1783))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x128y94
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a401_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1159:1330:1506)(1204:1356:1510))
          (PORT IN4 (1133:1265:1399)(1159:1280:1403))
          (PORT IN5 (1269:1425:1583)(1341:1488:1639))
          (PORT IN6 (1296:1468:1642)(1275:1410:1549))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x129y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a402_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1367:1545:1729)(1406:1570:1738))
          (PORT IN3 (1687:1920:2159)(1782:1997:2216))
          (PORT IN7 (1124:1266:1411)(1153:1283:1415))
          (PORT IN8 (1620:1826:2038)(1711:1911:2116))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x131y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1396:1576:1761)(1442:1601:1765))
          (PORT IN4 (1774:2008:2247)(1901:2137:2377))
          (PORT IN5 (1430:1602:1779)(1519:1680:1843))
          (PORT IN7 (1941:2183:2432)(2015:2248:2486))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x117y96
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a404_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1893:2080:2271)(1960:2130:2305))
          (PORT IN2 (606:677:751)(610:671:734))
          (PORT IN3 (1157:1284:1416)(1171:1287:1407))
          (PORT IN4 (987:1114:1247)(971:1081:1195))
          (PORT IN5 (1762:1986:2216)(1836:2055:2283))
          (PORT IN6 (879:982:1087)(886:973:1062))
          (PORT IN7 (1588:1765:1943)(1640:1805:1972))
          (PORT IN8 (1276:1415:1557)(1335:1463:1593))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x113y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a407_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2009:2249:2496)(2115:2345:2578))
          (PORT IN7 (1940:2156:2375)(2020:2224:2432))
          (PORT IN8 (1519:1712:1912)(1558:1733:1913))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x136y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a408_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (738:833:931)(744:832:920))
          (PORT IN3 (720:838:959)(713:809:908))
          (PORT IN4 (783:880:979)(813:903:997))
          (PORT IN5 (1990:2195:2404)(2028:2216:2409))
          (PORT IN6 (774:875:976)(782:871:961))
          (PORT IN7 (1407:1571:1739)(1473:1620:1771))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x124y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a410_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1747:1931:2116)(1806:1974:2147))
          (PORT IN4 (2114:2353:2595)(2244:2479:2718))
          (PORT IN7 (1813:2043:2279)(1884:2104:2330))
          (PORT IN8 (1749:1936:2129)(1805:1989:2178))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x131y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1903:2110:2320)(1976:2163:2351))
          (PORT IN3 (1411:1592:1777)(1467:1629:1793))
          (PORT IN7 (1270:1406:1544)(1292:1409:1528))
          (PORT IN8 (1454:1639:1829)(1503:1686:1874))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x110y92
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a413_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1537:1725:1916)(1620:1806:1997))
          (PORT IN2 (1200:1372:1546)(1177:1317:1458))
          (PORT IN3 (1989:2227:2469)(2077:2303:2533))
          (PORT IN4 (1080:1229:1381)(1130:1274:1421))
          (PORT IN5 (1502:1688:1877)(1554:1728:1905))
          (PORT IN6 (1424:1591:1760)(1495:1652:1813))
          (PORT IN7 (1598:1795:1996)(1647:1835:2026))
          (PORT IN8 (1966:2168:2375)(2036:2236:2442))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x118y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1697:1907:2123)(1808:2010:2214))
          (PORT IN5 (1633:1817:2005)(1673:1843:2017))
          (PORT IN6 (1740:1936:2135)(1826:2005:2188))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x135y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1234:1408:1587)(1240:1389:1544))
          (PORT IN4 (1313:1464:1617)(1371:1526:1684))
          (PORT IN5 (779:893:1010)(788:899:1011))
          (PORT IN6 (1625:1828:2034)(1683:1870:2060))
          (PORT IN7 (1410:1596:1787)(1487:1669:1856))
          (PORT IN8 (754:863:973)(744:838:932))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a420_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1392:1537:1685)(1419:1548:1681))
          (PORT IN4 (1831:2046:2264)(1933:2141:2354))
          (PORT IN5 (1420:1616:1817)(1449:1642:1839))
          (PORT IN6 (1500:1680:1864)(1536:1705:1876))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x130y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1739:1956:2178)(1814:2017:2226))
          (PORT IN3 (1205:1362:1520)(1254:1396:1543))
          (PORT IN7 (1214:1368:1528)(1277:1425:1575))
          (PORT IN8 (1405:1575:1746)(1486:1644:1805))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x107y94
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a422_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1517:1713:1912)(1582:1767:1956))
          (PORT IN2 (1472:1635:1804)(1547:1691:1839))
          (PORT IN3 (1573:1762:1955)(1638:1809:1982))
          (PORT IN4 (1551:1729:1910)(1636:1800:1967))
          (PORT IN5 (1343:1487:1634)(1423:1555:1690))
          (PORT IN6 (2034:2237:2442)(2105:2299:2497))
          (PORT IN7 (1566:1756:1951)(1601:1770:1943))
          (PORT IN8 (1063:1197:1334)(1074:1199:1327))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x116y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a425_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1316:1496:1680)(1366:1527:1689))
          (PORT IN5 (2037:2257:2479)(2098:2296:2498))
          (PORT IN6 (1835:2062:2293)(1880:2090:2305))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x133y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (552:636:722)(549:617:688))
          (PORT IN2 (1114:1280:1448)(1146:1297:1449))
          (PORT IN3 (1216:1373:1532)(1230:1375:1524))
          (PORT IN5 (552:634:717)(547:615:686))
          (PORT IN6 (1537:1706:1878)(1559:1712:1868))
          (PORT IN8 (1621:1801:1986)(1705:1872:2045))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x126y78
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a428_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1638:1826:2017)(1671:1840:2011))
          (PORT IN4 (1353:1501:1652)(1430:1564:1700))
          (PORT IN5 (1814:2038:2270)(1902:2114:2331))
          (PORT IN7 (1568:1767:1972)(1636:1826:2021))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x127y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a429_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1691:1895:2105)(1794:1983:2174))
          (PORT IN3 (1926:2165:2411)(1959:2164:2373))
          (PORT IN5 (1360:1541:1725)(1374:1552:1735))
          (PORT IN6 (1453:1652:1853)(1458:1635:1818))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x107y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1136:1284:1434)(1175:1324:1475))
          (PORT IN2 (1114:1247:1382)(1131:1258:1388))
          (PORT IN3 (1132:1277:1424)(1168:1306:1446))
          (PORT IN4 (1408:1560:1717)(1446:1583:1725))
          (PORT IN5 (1336:1496:1659)(1370:1515:1665))
          (PORT IN6 (1691:1905:2127)(1751:1952:2157))
          (PORT IN7 (1170:1322:1478)(1198:1341:1487))
          (PORT IN8 (1714:1898:2086)(1751:1925:2105))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x116y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a434_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1316:1495:1680)(1367:1526:1688))
          (PORT IN7 (1714:1943:2177)(1797:2017:2241))
          (PORT IN8 (1474:1656:1840)(1529:1690:1856))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x132y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a435_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (796:895:997)(800:887:976))
          (PORT IN3 (1485:1675:1868)(1526:1708:1895))
          (PORT IN4 (560:647:736)(567:651:735))
          (PORT IN5 (1771:1993:2220)(1808:2015:2228))
          (PORT IN6 (808:916:1026)(816:912:1010))
          (PORT IN7 (1734:1937:2146)(1807:1990:2178))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x122y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a437_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (876:970:1066)(894:972:1052))
          (PORT IN4 (1219:1359:1502)(1288:1417:1549))
          (PORT IN6 (1770:1985:2204)(1848:2062:2278))
          (PORT IN8 (1385:1554:1726)(1401:1550:1702))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y71
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1558:1736:1918)(1631:1796:1965))
          (PORT IN3 (2097:2310:2530)(2185:2381:2582))
          (PORT IN5 (1663:1866:2073)(1692:1874:2058))
          (PORT IN6 (926:1062:1200)(948:1075:1205))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x116y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a442_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1348:1512:1682)(1417:1565:1715))
          (PORT IN5 (2083:2346:2612)(2162:2407:2657))
          (PORT IN6 (1844:2056:2273)(1881:2064:2253))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x133y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1374:1542:1715)(1373:1527:1686))
          (PORT IN3 (1441:1608:1779)(1480:1631:1787))
          (PORT IN4 (1463:1634:1810)(1496:1649:1808))
          (PORT IN5 (1559:1746:1939)(1647:1821:2000))
          (PORT IN7 (1106:1244:1383)(1112:1237:1366))
          (PORT IN8 (1725:1955:2191)(1792:2019:2255))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x128y79
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a446_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1864:2073:2291)(1929:2135:2345))
          (PORT IN4 (1864:2067:2276)(1930:2131:2340))
          (PORT IN6 (1063:1202:1344)(1032:1145:1260))
          (PORT IN8 (725:839:954)(714:806:901))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x129y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a447_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1673:1874:2079)(1769:1952:2140))
          (PORT IN3 (1804:2019:2238)(1903:2108:2317))
          (PORT IN5 (1488:1682:1879)(1530:1733:1939))
          (PORT IN6 (1012:1144:1278)(1002:1119:1239))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x107y83
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a448_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (882:1001:1123)(884:993:1105))
          (PORT IN2 (1580:1754:1929)(1623:1789:1958))
          (PORT IN3 (1185:1343:1504)(1236:1377:1521))
          (PORT IN4 (1352:1519:1690)(1403:1559:1718))
          (PORT IN5 (1142:1270:1402)(1150:1264:1380))
          (PORT IN6 (1554:1748:1948)(1609:1793:1980))
          (PORT IN7 (817:921:1027)(831:926:1024))
          (PORT IN8 (1701:1908:2123)(1728:1922:2121))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x111y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (556:638:720)(540:611:685))
          (PORT IN5 (782:879:978)(782:863:948))
          (PORT IN7 (1536:1706:1880)(1602:1761:1922))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND////    Pos: x130y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (586:664:744)(583:651:721))
          (PORT IN2 (1386:1566:1748)(1424:1589:1758))
          (PORT IN5 (604:683:765)(600:669:739))
          (PORT IN7 (1830:2036:2245)(1897:2091:2290))
          (PORT IN8 (1239:1366:1497)(1248:1360:1476))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y75
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a454_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1428:1599:1774)(1490:1646:1803))
          (PORT IN4 (1820:2003:2189)(1921:2091:2266))
          (PORT IN7 (1222:1391:1561)(1192:1334:1478))
          (PORT IN8 (1322:1468:1618)(1390:1521:1657))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x128y74
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a455_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1518:1699:1883)(1590:1749:1912))
          (PORT IN3 (1989:2230:2475)(2104:2337:2574))
          (PORT IN5 (1717:1943:2174)(1773:1985:2202))
          (PORT IN6 (1437:1624:1816)(1468:1644:1824))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_OR////    Pos: x127y72
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a456_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1449:1629:1816)(1441:1597:1758))
          (PORT IN6 (1556:1749:1946)(1569:1728:1891))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x103y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1434:1610:1790)(1495:1665:1840))
          (PORT IN2 (853:948:1044)(844:923:1005))
          (PORT IN3 (1518:1684:1853)(1579:1728:1880))
          (PORT IN4 (1039:1158:1279)(1088:1201:1318))
          (PORT IN5 (850:947:1045)(848:932:1019))
          (PORT IN6 (2184:2406:2634)(2297:2508:2723))
          (PORT IN7 (3233:3566:3909)(3419:3726:4038))
          (PORT IN8 (2247:2479:2718)(2319:2546:2780))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x115y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a460_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1466:1629:1798)(1526:1670:1818))
          (PORT IN5 (2042:2261:2484)(2158:2370:2587))
          (PORT IN6 (1805:2019:2236)(1896:2099:2304))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x107y95
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a463_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2245:2507:2776)(2342:2599:2865))
          (PORT IN2 (2640:2958:3282)(2831:3133:3441))
          (PORT IN3 (2004:2212:2424)(2080:2282:2487))
          (PORT IN4 (396:454:513)(371:417:464))
          (PORT IN5 (1396:1561:1728)(1488:1644:1805))
          (PORT IN6 (1898:2088:2280)(1965:2140:2318))
          (PORT IN7 (1511:1682:1857)(1578:1738:1903))
          (PORT IN8 (1545:1733:1926)(1579:1753:1931))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y93
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1200:1330:1462)(1217:1332:1451))
          (PORT IN4 (1324:1508:1698)(1307:1461:1621))
          (PORT IN5 (1081:1200:1321)(1107:1213:1321))
          (PORT IN6 (1635:1838:2046)(1687:1881:2077))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x127y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a468_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1759:1950:2146)(1825:2008:2197))
          (PORT IN3 (1513:1731:1954)(1568:1753:1944))
          (PORT IN5 (1533:1764:2000)(1587:1823:2063))
          (PORT IN6 (1724:1919:2120)(1752:1925:2101))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x124y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1537:1709:1885)(1605:1758:1914))
          (PORT IN5 (1591:1782:1975)(1611:1771:1936))
          (PORT IN6 (1472:1621:1771)(1543:1674:1808))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x133y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a470_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1380:1554:1734)(1373:1526:1683))
          (PORT IN4 (1396:1574:1754)(1426:1585:1749))
          (PORT IN5 (1375:1522:1673)(1398:1535:1675))
          (PORT IN6 (1276:1449:1626)(1352:1522:1696))
          (PORT IN7 (1200:1373:1550)(1214:1371:1535))
          (PORT IN8 (1925:2138:2356)(1999:2207:2419))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y95
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a473_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1557:1732:1910)(1611:1778:1950))
          (PORT IN4 (1000:1158:1322)(984:1115:1252))
          (PORT IN5 (1250:1399:1551)(1297:1441:1587))
          (PORT IN6 (1306:1483:1664)(1292:1436:1583))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x132y91
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a474_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1061:1197:1337)(1084:1205:1329))
          (PORT IN3 (1764:2000:2238)(1847:2058:2276))
          (PORT IN5 (1233:1358:1486)(1270:1390:1514))
          (PORT IN6 (1007:1143:1281)(1005:1119:1238))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x119y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1494:1658:1827)(1548:1692:1841))
          (PORT IN5 (1731:1941:2156)(1796:1988:2185))
          (PORT IN6 (1614:1845:2077)(1659:1896:2136))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x111y93
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a480_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1363:1526:1692)(1432:1591:1754))
          (PORT IN2 (990:1128:1267)(987:1106:1227))
          (PORT IN3 (1265:1416:1572)(1262:1393:1525))
          (PORT IN4 (912:1038:1167)(949:1064:1182))
          (PORT IN5 (774:894:1017)(763:863:964))
          (PORT IN6 (1256:1400:1546)(1313:1443:1577))
          (PORT IN7 (1413:1585:1760)(1447:1606:1767))
          (PORT IN8 (1250:1396:1546)(1283:1429:1578))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x125y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a484_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1381:1529:1678)(1414:1545:1678))
          (PORT IN4 (1835:2049:2267)(1934:2143:2356))
          (PORT IN7 (1408:1564:1723)(1470:1610:1753))
          (PORT IN8 (1778:2026:2279)(1892:2161:2435))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x127y84
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a485_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1363:1538:1715)(1441:1606:1774))
          (PORT IN3 (1165:1317:1474)(1214:1352:1494))
          (PORT IN5 (1416:1594:1777)(1456:1617:1780))
          (PORT IN6 (958:1078:1199)(975:1082:1193))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x109y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1473:1647:1825)(1514:1678:1844))
          (PORT IN7 (1423:1604:1788)(1489:1650:1814))
          (PORT IN8 (1772:1982:2196)(1792:1968:2151))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x106y93
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a487_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1131:1253:1379)(1144:1253:1365))
          (PORT IN2 (3639:4005:4381)(3747:4081:4425))
          (PORT IN3 (1465:1609:1757)(1505:1633:1766))
          (PORT IN4 (1126:1257:1389)(1124:1235:1349))
          (PORT IN5 (2248:2512:2784)(2382:2645:2911))
          (PORT IN6 (1580:1767:1957)(1651:1818:1988))
          (PORT IN7 (1139:1265:1395)(1157:1278:1404))
          (PORT IN8 (1530:1712:1898)(1580:1751:1925))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y87
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a491_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1565:1734:1906)(1603:1759:1919))
          (PORT IN3 (1604:1802:2006)(1670:1854:2045))
          (PORT IN5 (1440:1605:1774)(1519:1677:1841))
          (PORT IN6 (1517:1692:1869)(1603:1769:1937))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x126y92
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a493_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1505:1723:1947)(1580:1786:1995))
          (PORT IN4 (1481:1660:1841)(1532:1708:1887))
          (PORT IN5 (1334:1521:1711)(1373:1546:1721))
          (PORT IN6 (856:959:1065)(886:984:1083))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x123y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a494_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1731:1923:2119)(1785:1967:2154))
          (PORT IN3 (1327:1506:1689)(1377:1540:1706))
          (PORT IN7 (1784:1991:2202)(1860:2055:2255))
          (PORT IN8 (1299:1451:1606)(1343:1483:1625))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x114y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a495_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1608:1801:2000)(1648:1827:2010))
          (PORT IN5 (1553:1722:1894)(1631:1790:1954))
          (PORT IN6 (1441:1602:1767)(1519:1671:1825))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x135y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a496_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1703:1899:2101)(1733:1931:2131))
          (PORT IN2 (781:880:980)(796:886:979))
          (PORT IN3 (1581:1812:2049)(1611:1826:2045))
          (PORT IN5 (1354:1515:1680)(1371:1525:1681))
          (PORT IN6 (1431:1584:1739)(1453:1585:1719))
          (PORT IN7 (1837:2069:2307)(1914:2130:2350))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x126y81
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a498_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1427:1618:1815)(1484:1657:1835))
          (PORT IN4 (1349:1534:1722)(1405:1569:1734))
          (PORT IN5 (572:652:735)(582:657:734))
          (PORT IN7 (1641:1843:2051)(1715:1903:2095))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x129y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1736:1937:2144)(1791:1972:2156))
          (PORT IN3 (1713:1916:2126)(1754:1930:2111))
          (PORT IN5 (1404:1554:1707)(1415:1544:1676))
          (PORT IN6 (1727:1922:2117)(1769:1954:2143))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x107y86
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a501_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1213:1391:1572)(1259:1429:1603))
          (PORT IN2 (1367:1546:1728)(1397:1562:1732))
          (PORT IN3 (1675:1863:2057)(1725:1894:2067))
          (PORT IN4 (536:618:701)(512:578:644))
          (PORT IN5 (1689:1892:2100)(1764:1961:2164))
          (PORT IN6 (1502:1701:1901)(1535:1711:1891))
          (PORT IN7 (1502:1686:1872)(1541:1706:1875))
          (PORT IN8 (1747:1925:2108)(1785:1949:2118))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x111y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a504_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1089:1238:1390)(1134:1277:1422))
          (PORT IN6 (1236:1417:1603)(1286:1452:1622))
          (PORT IN8 (1433:1586:1742)(1458:1591:1728))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x123y80
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a508_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1487:1658:1831)(1564:1723:1886))
          (PORT IN4 (2242:2477:2719)(2327:2548:2771))
          (PORT IN5 (1397:1581:1768)(1452:1618:1788))
          (PORT IN6 (923:1034:1147)(943:1045:1149))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x124y76
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a509_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1369:1521:1675)(1442:1583:1726))
          (PORT IN3 (1681:1911:2147)(1747:1953:2162))
          (PORT IN7 (1298:1450:1607)(1322:1470:1623))
          (PORT IN8 (1542:1730:1925)(1590:1766:1944))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x105y78
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a510_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1661:1850:2044)(1708:1890:2076))
          (PORT IN2 (1249:1415:1585)(1337:1500:1668))
          (PORT IN3 (600:671:744)(596:658:721))
          (PORT IN4 (1767:1982:2201)(1834:2034:2238))
          (PORT IN5 (1161:1293:1428)(1177:1297:1420))
          (PORT IN6 (1571:1764:1961)(1669:1852:2039))
          (PORT IN7 (1817:2007:2201)(1862:2032:2206))
          (PORT IN8 (1169:1334:1502)(1225:1395:1568))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x109y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a513_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (548:629:712)(543:614:687))
          (PORT IN6 (1158:1318:1479)(1146:1286:1429))
          (PORT IN8 (1393:1556:1722)(1421:1569:1720))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x107y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a516_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (925:1048:1172)(946:1065:1187))
          (PORT IN2 (1214:1384:1558)(1231:1388:1549))
          (PORT IN3 (1364:1543:1723)(1456:1628:1806))
          (PORT IN4 (1353:1516:1684)(1396:1551:1708))
          (PORT IN5 (1784:2001:2222)(1856:2074:2297))
          (PORT IN6 (1494:1684:1880)(1534:1707:1883))
          (PORT IN7 (2001:2214:2432)(2086:2289:2498))
          (PORT IN8 (1086:1226:1369)(1104:1234:1368))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x120y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a520_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (553:636:720)(535:604:675))
          (PORT IN4 (1600:1781:1965)(1671:1838:2010))
          (PORT IN5 (1514:1718:1926)(1547:1732:1919))
          (PORT IN6 (865:973:1084)(840:927:1017))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x121y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a521_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1515:1716:1919)(1601:1799:2001))
          (PORT IN3 (1367:1557:1750)(1410:1591:1777))
          (PORT IN7 (1697:1874:2058)(1740:1911:2087))
          (PORT IN8 (1245:1416:1589)(1284:1473:1665))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x108y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a522_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (719:816:915)(724:811:900))
          (PORT IN7 (1724:1916:2114)(1788:1970:2154))
          (PORT IN8 (1419:1580:1748)(1481:1639:1799))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x124y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a523_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (741:851:962)(747:848:952))
          (PORT IN3 (1126:1289:1455)(1158:1302:1449))
          (PORT IN5 (940:1050:1161)(952:1059:1169))
          (PORT IN6 (1580:1753:1931)(1644:1816:1991))
          (PORT IN8 (1182:1337:1495)(1205:1354:1507))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x119y88
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a525_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (939:1066:1196)(962:1087:1214))
          (PORT IN4 (1563:1762:1965)(1618:1788:1964))
          (PORT IN5 (2251:2477:2708)(2338:2559:2786))
          (PORT IN6 (886:1002:1121)(864:953:1046))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x122y83
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a526_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1394:1562:1735)(1459:1619:1782))
          (PORT IN3 (696:804:913)(669:757:846))
          (PORT IN7 (1657:1866:2078)(1735:1946:2160))
          (PORT IN8 (1956:2190:2427)(2068:2296:2529))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x124y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a527_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1760:1945:2132)(1820:1991:2165))
          (PORT IN3 (1603:1789:1981)(1669:1841:2018))
          (PORT IN5 (1503:1691:1883)(1545:1725:1909))
          (PORT IN6 (1272:1412:1555)(1306:1441:1578))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x104y78
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a528_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1677:1878:2082)(1714:1909:2109))
          (PORT IN2 (2005:2227:2454)(2075:2270:2468))
          (PORT IN3 (1596:1785:1979)(1684:1862:2044))
          (PORT IN4 (773:877:983)(776:868:962))
          (PORT IN5 (1037:1164:1293)(1056:1171:1289))
          (PORT IN6 (1440:1606:1775)(1523:1680:1838))
          (PORT IN7 (1041:1168:1300)(1061:1178:1298))
          (PORT IN8 (2037:2247:2461)(2100:2304:2512))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x142y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a531_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (915:1049:1184)(915:1029:1145))
          (PORT IN4 (747:850:955)(752:841:934))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x133y67
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a532_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1297:1448:1600)(1332:1473:1619))
          (PORT IN3 (878:1014:1152)(879:998:1121))
          (PORT IN5 (413:468:524)(400:449:499))
          (PORT IN6 (2472:2724:2980)(2630:2849:3075))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4a////    Pos: x131y67
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a533_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2102:2322:2548)(2154:2367:2585))
          (PORT IN4 (1595:1788:1985)(1703:1898:2097))
          (PORT IN5 (571:656:742)(572:648:725))
          (PORT IN7 (1619:1832:2049)(1670:1877:2085))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x89y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1275:1419:1565)(1302:1443:1589))
          (PORT IN2 (706:810:917)(699:789:880))
          (PORT IN4 (1195:1357:1519)(1235:1389:1547))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x89y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a535_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (758:857:956)(783:875:969))
          (PORT IN2 (1826:2034:2249)(1846:2036:2233))
          (PORT IN3 (1084:1237:1392)(1124:1269:1416))
          (PORT IN4 (570:654:739)(547:618:690))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x146y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a536_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (408:467:526)(406:459:512))
          (PORT IN3 (747:849:953)(773:873:976))
          (PORT IN4 (535:612:690)(530:600:672))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x145y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a537_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (737:852:969)(744:845:949))
          (PORT IN6 (1342:1508:1679)(1361:1512:1665))
          (PORT IN7 (1727:1942:2162)(1795:2012:2232))
          (PORT IN8 (1351:1517:1688)(1374:1525:1679))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x150y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a538_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1578:1753:1932)(1647:1814:1983))
          (PORT IN8 (1227:1407:1590)(1271:1442:1616))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x147y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a539_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (918:1052:1189)(933:1050:1169))
          (PORT IN3 (1092:1202:1315)(1114:1219:1327))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x141y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a540_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (907:1037:1170)(937:1061:1189))
          (PORT IN6 (1094:1223:1357)(1107:1224:1345))
          (PORT IN8 (379:432:486)(350:391:433))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x142y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (575:660:746)(555:629:706))
          (PORT IN6 (1122:1264:1408)(1182:1320:1462))
          (PORT IN8 (1212:1384:1558)(1250:1409:1570))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x90y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a542_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2141:2381:2629)(2210:2443:2679))
          (PORT IN5 (572:655:739)(556:627:698))
          (PORT IN6 (1146:1301:1460)(1196:1346:1499))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///OR/    Pos: x107y92
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a543_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2294:2570:2853)(2369:2613:2862))
          (PORT IN3 (1907:2095:2287)(2002:2177:2355))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x104y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a544_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1850:2037:2226)(1895:2065:2239))
          (PORT IN5 (1057:1202:1351)(1027:1143:1262))
          (PORT IN6 (1379:1554:1730)(1445:1604:1767))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x105y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a545_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (881:999:1119)(878:988:1100))
          (PORT IN5 (1485:1659:1837)(1552:1712:1878))
          (PORT IN6 (1129:1266:1404)(1190:1316:1446))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x94y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a546_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2074:2343:2618)(2178:2438:2703))
          (PORT IN5 (798:893:990)(825:915:1007))
          (PORT IN6 (384:444:504)(362:406:451))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x94y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a547_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1426:1620:1817)(1495:1696:1900))
          (PORT IN5 (1986:2202:2425)(2077:2293:2513))
          (PORT IN6 (1242:1379:1519)(1276:1402:1531))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x100y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a548_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (886:1015:1147)(884:1000:1119))
          (PORT IN5 (1731:1920:2112)(1793:1972:2154))
          (PORT IN6 (1587:1790:1997)(1661:1854:2051))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x93y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a549_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1375:1582:1793)(1410:1618:1831))
          (PORT IN5 (1425:1623:1829)(1516:1717:1922))
          (PORT IN6 (870:992:1116)(903:1016:1133))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x94y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a550_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1957:2203:2454)(2050:2297:2548))
          (PORT IN5 (884:1002:1123)(880:986:1095))
          (PORT IN6 (2205:2423:2646)(2300:2498:2700))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x103y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a551_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1792:1997:2206)(1880:2067:2256))
          (PORT IN5 (1796:2010:2229)(1831:2033:2243))
          (PORT IN6 (735:837:942)(767:871:976))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x128y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a552_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1996:2203:2414)(2094:2291:2493))
          (PORT IN5 (1233:1403:1577)(1284:1452:1624))
          (PORT IN6 (2238:2514:2797)(2330:2583:2840))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x117y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a553_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1709:1893:2080)(1795:1964:2137))
          (PORT IN7 (2102:2326:2555)(2203:2414:2630))
          (PORT IN8 (876:999:1124)(912:1033:1155))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x101y111
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a554_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1794:2006:2222)(1866:2056:2249))
          (PORT IN5 (918:1040:1164)(946:1056:1170))
          (PORT IN6 (793:914:1036)(793:905:1018))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x112y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a555_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1235:1391:1550)(1263:1406:1552))
          (PORT IN5 (962:1098:1236)(992:1122:1254))
          (PORT IN6 (1222:1383:1545)(1224:1365:1510))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x101y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a556_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1789:1997:2207)(1851:2042:2237))
          (PORT IN5 (1123:1251:1382)(1183:1304:1429))
          (PORT IN6 (933:1050:1170)(931:1038:1146))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x104y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a557_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1590:1784:1979)(1647:1827:2008))
          (PORT IN5 (1415:1591:1772)(1495:1665:1839))
          (PORT IN6 (1397:1558:1722)(1435:1586:1739))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x90y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a558_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1692:1895:2101)(1770:1971:2174))
          (PORT IN5 (587:683:780)(576:658:742))
          (PORT IN6 (1425:1614:1806)(1422:1593:1768))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x120y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2079:2313:2552)(2198:2417:2640))
          (PORT IN5 (2074:2321:2576)(2172:2420:2673))
          (PORT IN6 (1372:1547:1724)(1417:1580:1746))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x130y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a560_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1618:1780:1943)(1693:1837:1986))
          (PORT IN7 (966:1087:1211)(996:1116:1237))
          (PORT IN8 (1821:2063:2312)(1890:2123:2361))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x102y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a561_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1283:1437:1596)(1336:1477:1620))
          (PORT IN5 (2154:2376:2605)(2244:2449:2657))
          (PORT IN6 (1404:1592:1784)(1442:1602:1767))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x107y110
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a562_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1785:1998:2215)(1879:2086:2298))
          (PORT IN5 (1624:1797:1975)(1662:1814:1970))
          (PORT IN6 (2088:2292:2500)(2189:2378:2572))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x112y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a563_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (758:855:954)(758:846:936))
          (PORT IN7 (1210:1373:1537)(1231:1379:1531))
          (PORT IN8 (1388:1564:1743)(1379:1537:1701))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x102y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a564_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1508:1659:1812)(1571:1710:1851))
          (PORT IN5 (987:1130:1274)(1013:1150:1289))
          (PORT IN6 (989:1115:1243)(1027:1151:1277))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x112y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a565_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1615:1795:1979)(1705:1884:2068))
          (PORT IN7 (1609:1805:2005)(1712:1912:2115))
          (PORT IN8 (923:1036:1151)(949:1053:1158))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x93y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a566_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1543:1750:1963)(1558:1752:1950))
          (PORT IN5 (751:846:943)(762:847:933))
          (PORT IN6 (857:965:1076)(871:961:1053))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x97y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a567_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1774:1973:2174)(1847:2025:2206))
          (PORT IN7 (597:682:769)(594:673:754))
          (PORT IN8 (569:657:748)(557:631:707))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x117y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a568_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2446:2734:3026)(2602:2891:3189))
          (PORT IN5 (1432:1605:1784)(1516:1684:1857))
          (PORT IN6 (1999:2245:2496)(2086:2307:2536))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x108y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a569_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (940:1030:1122)(963:1036:1111))
          (PORT IN5 (1528:1708:1892)(1547:1722:1899))
          (PORT IN6 (696:808:922)(698:798:900))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x98y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a570_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2411:2725:3044)(2536:2837:3144))
          (PORT IN7 (946:1084:1226)(959:1078:1199))
          (PORT IN8 (790:896:1004)(801:897:994))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x100y105
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a571_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1770:1983:2200)(1838:2022:2212))
          (PORT IN7 (1606:1820:2039)(1635:1829:2027))
          (PORT IN8 (1271:1450:1633)(1243:1392:1545))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x95y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a572_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3418:3817:4225)(3563:3965:4374))
          (PORT IN7 (1950:2193:2441)(2038:2276:2520))
          (PORT IN8 (1690:1912:2139)(1702:1908:2116))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x94y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a573_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2004:2261:2523)(2052:2308:2567))
          (PORT IN5 (1758:1983:2213)(1844:2069:2298))
          (PORT IN6 (1779:2012:2249)(1835:2049:2266))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x92y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a574_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1839:2075:2317)(1879:2104:2331))
          (PORT IN7 (1946:2172:2404)(1999:2209:2424))
          (PORT IN8 (895:1027:1163)(916:1040:1165))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x97y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a575_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2237:2528:2824)(2341:2616:2897))
          (PORT IN5 (753:863:975)(759:866:975))
          (PORT IN6 (1522:1727:1937)(1614:1815:2021))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x124y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a576_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1890:2106:2324)(1987:2192:2402))
          (PORT IN5 (1650:1851:2056)(1674:1862:2058))
          (PORT IN6 (741:847:954)(737:832:931))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x108y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a577_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (865:955:1046)(874:946:1018))
          (PORT IN5 (1592:1773:1955)(1625:1795:1969))
          (PORT IN6 (1599:1770:1943)(1700:1868:2037))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x102y111
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a578_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1613:1795:1981)(1677:1837:1999))
          (PORT IN7 (782:890:999)(789:894:1003))
          (PORT IN8 (716:819:924)(733:834:937))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x96y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1904:2188:2478)(1930:2176:2427))
          (PORT IN5 (1524:1699:1877)(1582:1749:1919))
          (PORT IN6 (2740:3041:3348)(2880:3171:3470))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x98y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a580_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1828:2062:2302)(1894:2112:2336))
          (PORT IN5 (980:1119:1261)(980:1110:1245))
          (PORT IN6 (544:629:716)(543:613:683))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x93y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a581_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1771:2021:2277)(1801:2015:2233))
          (PORT IN5 (1679:1862:2050)(1753:1930:2110))
          (PORT IN6 (378:435:492)(379:428:478))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x94y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a582_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (942:1086:1233)(915:1024:1135))
          (PORT IN7 (1145:1282:1421)(1154:1289:1426))
          (PORT IN8 (907:1048:1190)(931:1061:1193))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x92y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a583_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1915:2155:2401)(2018:2264:2514))
          (PORT IN5 (566:652:740)(563:638:713))
          (PORT IN6 (1867:2112:2361)(1859:2067:2280))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x109y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a584_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1042:1155:1269)(1076:1174:1273))
          (PORT IN5 (1913:2156:2404)(1914:2136:2362))
          (PORT IN6 (2211:2465:2725)(2243:2462:2688))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x108y93
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (767:870:976)(762:850:939))
          (PORT IN2 (1725:1935:2151)(1783:1980:2181))
          (PORT IN6 (544:621:699)(561:635:710))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x96y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a586_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2418:2733:3054)(2540:2842:3151))
          (PORT IN7 (1553:1737:1924)(1597:1769:1946))
          (PORT IN8 (1261:1426:1592)(1294:1450:1610))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x96y90
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a587_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1844:2039:2241)(1917:2114:2315))
          (PORT IN2 (884:1011:1139)(883:998:1114))
          (PORT IN6 (2169:2453:2746)(2268:2564:2866))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x99y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a588_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1494:1665:1840)(1548:1700:1856))
          (PORT IN7 (1644:1819:2000)(1683:1848:2016))
          (PORT IN8 (1452:1647:1844)(1519:1707:1897))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x97y96
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a589_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1197:1367:1538)(1246:1409:1573))
          (PORT IN2 (1641:1836:2036)(1674:1848:2027))
          (PORT IN6 (2403:2630:2862)(2503:2706:2916))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x96y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a590_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2560:2877:3199)(2719:3048:3383))
          (PORT IN5 (1404:1577:1754)(1451:1610:1773))
          (PORT IN6 (1013:1147:1284)(991:1099:1212))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x105y111
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a591_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1616:1817:2022)(1674:1876:2081))
          (PORT IN2 (985:1109:1236)(1037:1150:1265))
          (PORT IN6 (1147:1273:1401)(1180:1297:1416))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x130y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a592_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1812:1999:2188)(1886:2048:2213))
          (PORT IN5 (1319:1467:1617)(1315:1440:1568))
          (PORT IN6 (2135:2367:2605)(2268:2488:2714))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x119y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a593_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1823:2041:2263)(1908:2100:2299))
          (PORT IN5 (1625:1840:2058)(1709:1918:2130))
          (PORT IN6 (1087:1228:1372)(1089:1220:1353))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x106y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1417:1577:1741)(1461:1615:1772))
          (PORT IN5 (1112:1269:1430)(1135:1282:1431))
          (PORT IN6 (3264:3669:4084)(3449:3840:4237))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x113y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a595_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1194:1357:1521)(1219:1363:1512))
          (PORT IN5 (1558:1743:1933)(1586:1746:1909))
          (PORT IN6 (1583:1767:1953)(1641:1813:1990))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x104y71
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a596_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1507:1673:1842)(1542:1702:1870))
          (PORT IN2 (375:429:485)(346:388:431))
          (PORT IN6 (2122:2333:2548)(2220:2419:2624))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x104y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a597_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (723:828:935)(712:800:890))
          (PORT IN5 (1737:1930:2126)(1777:1959:2146))
          (PORT IN6 (1542:1733:1929)(1591:1766:1947))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x94y78
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a598_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1664:1865:2070)(1743:1936:2132))
          (PORT IN2 (1680:1875:2074)(1739:1919:2101))
          (PORT IN6 (1967:2192:2423)(2056:2291:2528))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x116y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1892:2111:2334)(1998:2197:2400))
          (PORT IN5 (1624:1833:2046)(1664:1852:2044))
          (PORT IN6 (1228:1369:1511)(1255:1383:1513))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x130y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a600_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2116:2336:2559)(2198:2401:2609))
          (PORT IN7 (1397:1588:1783)(1459:1642:1830))
          (PORT IN8 (1456:1623:1794)(1464:1614:1769))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x105y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a601_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1676:1839:2004)(1707:1850:1997))
          (PORT IN7 (1371:1521:1673)(1431:1567:1705))
          (PORT IN8 (553:629:708)(539:608:679))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x114y110
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a602_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1719:1933:2151)(1778:1974:2176))
          (PORT IN5 (1072:1195:1321)(1089:1199:1311))
          (PORT IN6 (1405:1590:1779)(1444:1623:1806))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x101y101
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a603_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1510:1701:1896)(1563:1742:1925))
          (PORT IN4 (1410:1555:1705)(1422:1545:1673))
          (PORT IN6 (1753:1954:2160)(1851:2046:2243))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x100y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a604_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1897:2117:2340)(2009:2211:2419))
          (PORT IN5 (1143:1270:1402)(1172:1289:1407))
          (PORT IN6 (757:862:968)(794:899:1007))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x111y89
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a605_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1165:1309:1454)(1207:1343:1484))
          (PORT IN2 (1182:1350:1521)(1187:1333:1480))
          (PORT IN6 (1411:1575:1743)(1412:1564:1720))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x95y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a606_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1680:1896:2116)(1716:1911:2112))
          (PORT IN5 (1803:2014:2231)(1877:2094:2315))
          (PORT IN6 (1020:1151:1284)(1007:1123:1241))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x87y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a607_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1833:2012:2197)(1927:2095:2265))
          (PORT IN7 (582:664:746)(590:666:744))
          (PORT IN8 (924:1050:1179)(959:1075:1194))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x100y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a608_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1908:2137:2371)(2006:2222:2443))
          (PORT IN5 (1056:1188:1322)(1099:1224:1351))
          (PORT IN6 (737:838:939)(739:832:927))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x102y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a609_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1415:1573:1734)(1474:1617:1764))
          (PORT IN7 (1475:1646:1820)(1481:1637:1796))
          (PORT IN8 (1290:1457:1629)(1317:1467:1621))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x90y107
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a610_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (726:834:943)(717:806:897))
          (PORT IN2 (910:1054:1202)(919:1042:1169))
          (PORT IN6 (2125:2387:2656)(2210:2472:2737))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x90y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a611_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1476:1677:1882)(1544:1744:1946))
          (PORT IN7 (975:1078:1182)(987:1086:1189))
          (PORT IN8 (1266:1431:1602)(1324:1492:1663))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x94y83
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a612_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (575:655:737)(567:634:702))
          (PORT IN2 (1320:1478:1638)(1406:1560:1716))
          (PORT IN6 (2263:2511:2766)(2317:2566:2820))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x96y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a613_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1737:1987:2241)(1814:2074:2338))
          (PORT IN7 (1786:2044:2306)(1824:2055:2288))
          (PORT IN8 (1204:1373:1547)(1177:1316:1460))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x97y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a614_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1902:2112:2326)(1993:2188:2389))
          (PORT IN5 (392:449:507)(384:435:487))
          (PORT IN6 (552:631:710)(536:607:679))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x108y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a615_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1582:1775:1972)(1640:1814:1993))
          (PORT IN7 (1806:2015:2228)(1908:2116:2327))
          (PORT IN8 (1422:1591:1764)(1511:1671:1837))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x126y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a616_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1524:1691:1862)(1598:1749:1903))
          (PORT IN7 (1668:1885:2106)(1665:1848:2036))
          (PORT IN8 (1548:1746:1951)(1562:1747:1937))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x120y111
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a617_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1463:1633:1807)(1522:1681:1843))
          (PORT IN4 (1342:1484:1631)(1412:1546:1682))
          (PORT IN6 (2087:2318:2554)(2225:2448:2675))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x106y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a618_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1299:1441:1584)(1352:1483:1616))
          (PORT IN5 (1258:1436:1619)(1286:1462:1641))
          (PORT IN6 (622:693:767)(622:683:746))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x114y91
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a619_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (696:804:913)(669:757:847))
          (PORT IN4 (1232:1363:1499)(1246:1363:1482))
          (PORT IN6 (1452:1643:1838)(1527:1713:1903))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x105y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a620_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1608:1770:1935)(1629:1775:1925))
          (PORT IN7 (549:633:718)(526:591:659))
          (PORT IN8 (912:1033:1157)(903:1009:1118))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x104y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a621_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1647:1848:2056)(1745:1941:2141))
          (PORT IN7 (797:887:978)(808:883:961))
          (PORT IN8 (2072:2280:2494)(2185:2384:2587))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x95y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a622_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1807:2032:2259)(1903:2135:2371))
          (PORT IN7 (1864:2093:2329)(1910:2125:2343))
          (PORT IN8 (1112:1253:1396)(1121:1258:1398))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x119y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a623_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2095:2335:2579)(2220:2456:2699))
          (PORT IN7 (1619:1822:2031)(1672:1858:2048))
          (PORT IN8 (1571:1766:1963)(1627:1804:1985))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x125y101
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a624_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1394:1578:1765)(1433:1617:1807))
          (PORT IN4 (1118:1248:1380)(1164:1289:1417))
          (PORT IN6 (2246:2490:2740)(2340:2570:2804))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x112y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a625_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2708:3015:3329)(2769:3041:3321))
          (PORT IN5 (1430:1581:1737)(1437:1564:1696))
          (PORT IN6 (1138:1291:1448)(1179:1321:1466))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x112y107
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a626_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1520:1726:1934)(1553:1738:1926))
          (PORT IN4 (1244:1408:1576)(1263:1415:1572))
          (PORT IN6 (1788:1994:2205)(1907:2114:2325))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x108y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a627_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (772:863:955)(784:863:944))
          (PORT IN5 (1727:1918:2115)(1781:1961:2148))
          (PORT IN6 (1566:1759:1955)(1641:1825:2015))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x102y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a628_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1675:1849:2026)(1751:1916:2085))
          (PORT IN7 (1409:1591:1776)(1390:1543:1699))
          (PORT IN8 (1230:1395:1564)(1268:1426:1590))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x120y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1552:1751:1954)(1638:1832:2030))
          (PORT IN5 (1534:1726:1922)(1584:1760:1943))
          (PORT IN6 (1427:1605:1788)(1490:1655:1823))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x95y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a630_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1733:1958:2186)(1822:2054:2290))
          (PORT IN7 (794:900:1008)(801:896:993))
          (PORT IN8 (928:1056:1184)(969:1096:1227))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x94y107
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a631_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1277:1435:1597)(1304:1452:1605))
          (PORT IN2 (1101:1238:1375)(1142:1270:1401))
          (PORT IN6 (2067:2274:2485)(2129:2321:2518))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x119y110
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a632_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1718:1902:2090)(1813:1981:2153))
          (PORT IN7 (1376:1532:1691)(1380:1519:1662))
          (PORT IN8 (1731:1969:2211)(1773:2001:2234))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x106y107
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (565:649:734)(558:628:699))
          (PORT IN2 (1377:1539:1704)(1437:1582:1730))
          (PORT IN6 (907:1000:1095)(938:1025:1113))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x101y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a634_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2082:2286:2495)(2131:2320:2512))
          (PORT IN7 (1676:1866:2058)(1782:1969:2160))
          (PORT IN8 (899:1022:1146)(937:1053:1170))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x96y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a635_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1855:2097:2346)(1893:2106:2324))
          (PORT IN5 (1430:1612:1795)(1507:1698:1893))
          (PORT IN6 (1283:1447:1615)(1278:1413:1553))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x89y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a636_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1619:1836:2058)(1694:1913:2134))
          (PORT IN5 (1401:1585:1775)(1419:1594:1773))
          (PORT IN6 (1803:2023:2246)(1857:2061:2268))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x97y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a637_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2541:2869:3206)(2704:3024:3349))
          (PORT IN5 (1642:1835:2034)(1717:1910:2107))
          (PORT IN6 (1679:1885:2095)(1739:1938:2141))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x89y96
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a638_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2367:2637:2915)(2472:2722:2981))
          (PORT IN4 (2037:2272:2513)(2142:2364:2591))
          (PORT IN6 (2044:2307:2576)(2142:2412:2685))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x92y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1981:2216:2456)(2061:2292:2527))
          (PORT IN5 (1255:1428:1604)(1337:1509:1683))
          (PORT IN6 (1141:1307:1479)(1155:1316:1480))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x101y107
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a640_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (535:617:700)(520:593:668))
          (PORT IN4 (1068:1215:1366)(1067:1206:1348))
          (PORT IN6 (1899:2133:2373)(1988:2205:2427))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x97y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a641_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1347:1520:1697)(1364:1517:1675))
          (PORT IN5 (1376:1554:1735)(1443:1605:1771))
          (PORT IN6 (1131:1269:1410)(1170:1297:1427))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x92y114
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a642_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2213:2452:2699)(2292:2524:2759))
          (PORT IN5 (761:858:956)(764:850:939))
          (PORT IN6 (748:857:967)(772:875:981))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x88y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a643_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1549:1783:2020)(1568:1797:2031))
          (PORT IN7 (586:661:738)(578:641:705))
          (PORT IN8 (1714:1895:2080)(1762:1934:2111))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x99y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a644_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1526:1721:1922)(1549:1719:1894))
          (PORT IN5 (1385:1590:1799)(1465:1664:1865))
          (PORT IN6 (1231:1405:1581)(1273:1445:1620))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x90y87
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a645_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (946:1073:1202)(964:1084:1206))
          (PORT IN2 (857:964:1073)(846:938:1032))
          (PORT IN6 (1754:1990:2233)(1786:2025:2271))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x92y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a646_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2166:2442:2725)(2280:2555:2832))
          (PORT IN5 (918:1041:1166)(926:1041:1160))
          (PORT IN6 (881:995:1114)(879:980:1084))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x108y113
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a647_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (931:1056:1184)(956:1076:1198))
          (PORT IN2 (771:862:955)(784:870:958))
          (PORT IN6 (1302:1429:1559)(1324:1439:1556))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x126y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a648_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1700:1902:2106)(1771:1945:2124))
          (PORT IN5 (1504:1710:1917)(1600:1812:2028))
          (PORT IN6 (898:1030:1164)(926:1052:1178))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x124y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a649_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2036:2282:2532)(2132:2359:2594))
          (PORT IN7 (1242:1421:1603)(1231:1382:1534))
          (PORT IN8 (919:1024:1129)(952:1051:1151))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x104y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a650_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1809:2008:2212)(1919:2112:2308))
          (PORT IN5 (946:1084:1224)(936:1053:1171))
          (PORT IN6 (415:470:526)(393:440:489))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x113y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1191:1336:1482)(1205:1332:1463))
          (PORT IN7 (1627:1818:2012)(1710:1890:2074))
          (PORT IN8 (1801:2018:2241)(1856:2057:2262))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x98y71
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a652_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1471:1653:1839)(1480:1640:1804))
          (PORT IN4 (1208:1369:1533)(1206:1352:1500))
          (PORT IN6 (2097:2328:2565)(2205:2427:2655))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x106y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a653_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1355:1515:1679)(1394:1548:1705))
          (PORT IN5 (1288:1466:1648)(1342:1505:1670))
          (PORT IN6 (2118:2355:2596)(2254:2479:2710))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x92y80
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a654_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (384:445:506)(365:419:473))
          (PORT IN2 (569:654:739)(565:638:712))
          (PORT IN6 (3896:4252:4618)(4065:4394:4729))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x112y114
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a655_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1648:1834:2024)(1690:1863:2041))
          (PORT IN5 (1856:2077:2303)(1898:2097:2299))
          (PORT IN6 (1617:1811:2010)(1667:1854:2046))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x129y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a656_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1787:1972:2158)(1875:2045:2221))
          (PORT IN5 (1209:1378:1548)(1200:1343:1489))
          (PORT IN6 (1156:1312:1474)(1152:1288:1427))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x110y110
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1252:1392:1533)(1305:1431:1560))
          (PORT IN5 (1371:1529:1694)(1386:1538:1694))
          (PORT IN6 (572:649:728)(557:627:700))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x110y114
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a658_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1275:1419:1565)(1326:1453:1585))
          (PORT IN5 (1116:1262:1412)(1148:1293:1440))
          (PORT IN6 (1487:1685:1888)(1497:1669:1845))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x112y91
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (726:803:883)(720:784:849))
          (PORT IN2 (1111:1235:1362)(1104:1209:1319))
          (PORT IN6 (1122:1257:1395)(1126:1253:1383))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x96y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a660_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1891:2110:2332)(1968:2162:2362))
          (PORT IN5 (1592:1792:1996)(1682:1880:2082))
          (PORT IN6 (1143:1300:1458)(1188:1331:1475))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x115y86
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a661_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (701:811:921)(690:782:875))
          (PORT IN2 (1477:1669:1865)(1526:1700:1877))
          (PORT IN6 (1687:1897:2113)(1693:1885:2083))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x90y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a662_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1600:1836:2078)(1656:1878:2103))
          (PORT IN5 (1404:1583:1767)(1473:1651:1832))
          (PORT IN6 (539:623:709)(538:610:682))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x94y111
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a663_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2320:2599:2883)(2439:2716:2998))
          (PORT IN5 (1075:1213:1352)(1093:1227:1363))
          (PORT IN6 (1164:1312:1464)(1230:1375:1523))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x118y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a664_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1644:1840:2038)(1710:1875:2045))
          (PORT IN7 (1726:1932:2143)(1796:1995:2199))
          (PORT IN8 (1499:1694:1892)(1570:1763:1959))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x106y114
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a665_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1361:1503:1646)(1412:1543:1676))
          (PORT IN7 (754:862:973)(788:895:1005))
          (PORT IN8 (891:1011:1133)(891:1001:1113))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x98y112
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a666_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (411:470:529)(389:434:480))
          (PORT IN2 (1172:1324:1477)(1230:1374:1523))
          (PORT IN6 (1859:2064:2275)(1893:2074:2257))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x94y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a667_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1620:1823:2028)(1698:1901:2107))
          (PORT IN7 (747:839:934)(756:838:922))
          (PORT IN8 (1288:1445:1604)(1330:1484:1642))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x90y94
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a668_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1418:1564:1713)(1444:1581:1721))
          (PORT IN2 (903:1042:1183)(908:1028:1152))
          (PORT IN6 (1654:1873:2098)(1723:1951:2183))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x91y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a669_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1566:1772:1981)(1624:1826:2032))
          (PORT IN7 (748:848:950)(761:857:956))
          (PORT IN8 (1213:1359:1507)(1289:1429:1571))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x88y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a670_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1716:1903:2097)(1812:1995:2180))
          (PORT IN5 (869:975:1083)(904:1003:1104))
          (PORT IN6 (1127:1261:1400)(1185:1313:1441))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x90y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a671_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1563:1758:1958)(1627:1820:2015))
          (PORT IN5 (1346:1503:1665)(1373:1526:1682))
          (PORT IN6 (1007:1133:1262)(1012:1130:1251))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x95y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a672_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2071:2325:2585)(2173:2422:2677))
          (PORT IN5 (1658:1869:2084)(1735:1951:2173))
          (PORT IN6 (1524:1705:1888)(1614:1781:1950))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x96y84
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1227:1389:1557)(1213:1354:1496))
          (PORT IN4 (1214:1358:1505)(1259:1390:1522))
          (PORT IN6 (2101:2372:2646)(2232:2517:2808))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x88y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a674_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2082:2284:2492)(2207:2402:2599))
          (PORT IN5 (1482:1690:1902)(1558:1761:1968))
          (PORT IN6 (591:665:739)(576:638:702))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x90y84
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (766:862:960)(767:854:942))
          (PORT IN2 (1197:1347:1500)(1236:1369:1503))
          (PORT IN6 (3279:3581:3891)(3426:3696:3969))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x92y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a676_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1696:1945:2198)(1757:2016:2279))
          (PORT IN7 (545:628:711)(517:582:649))
          (PORT IN8 (1259:1430:1604)(1305:1471:1639))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x92y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a677_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1535:1765:1999)(1586:1820:2059))
          (PORT IN5 (544:632:721)(525:596:670))
          (PORT IN6 (1593:1795:2005)(1656:1858:2066))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x94y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a678_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2159:2426:2697)(2272:2546:2825))
          (PORT IN5 (1081:1236:1394)(1150:1302:1457))
          (PORT IN6 (1564:1764:1967)(1650:1842:2037))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x109y114
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1591:1786:1986)(1652:1825:2005))
          (PORT IN5 (1200:1351:1508)(1250:1397:1546))
          (PORT IN6 (724:825:927)(729:822:917))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x138y108
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a680_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1247:1420:1597)(1232:1374:1520))
          (PORT IN2 (2672:3010:3357)(2854:3185:3520))
          (PORT IN6 (2433:2668:2910)(2539:2759:2986))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x117y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a681_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1651:1834:2020)(1736:1904:2076))
          (PORT IN5 (1538:1769:2004)(1592:1806:2024))
          (PORT IN6 (1586:1772:1962)(1641:1817:1997))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x101y114
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a682_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1231:1399:1572)(1242:1403:1568))
          (PORT IN2 (1315:1477:1643)(1347:1494:1646))
          (PORT IN6 (2320:2543:2771)(2405:2611:2821))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x114y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1238:1386:1535)(1216:1345:1475))
          (PORT IN7 (712:827:945)(684:779:875))
          (PORT IN8 (1479:1645:1813)(1558:1715:1875))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x106y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a684_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1660:1862:2067)(1661:1838:2021))
          (PORT IN5 (929:1040:1154)(939:1043:1150))
          (PORT IN6 (1014:1140:1269)(1068:1186:1305))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x108y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1355:1514:1676)(1402:1555:1710))
          (PORT IN5 (969:1110:1254)(953:1072:1196))
          (PORT IN6 (1462:1652:1847)(1509:1684:1867))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x92y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a686_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2070:2344:2624)(2120:2358:2599))
          (PORT IN7 (1141:1301:1465)(1195:1349:1504))
          (PORT IN8 (394:453:512)(361:404:449))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x121y108
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a687_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1324:1501:1681)(1335:1489:1647))
          (PORT IN4 (1470:1667:1867)(1528:1712:1899))
          (PORT IN6 (1920:2136:2354)(2038:2247:2461))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x135y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a688_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2130:2353:2581)(2193:2390:2594))
          (PORT IN5 (1414:1592:1777)(1438:1617:1800))
          (PORT IN6 (1196:1341:1490)(1218:1354:1493))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x110y109
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a689_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1133:1299:1469)(1162:1324:1488))
          (PORT IN2 (1192:1337:1487)(1194:1327:1463))
          (PORT IN6 (1441:1579:1721)(1457:1579:1704))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x110y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a690_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1642:1829:2021)(1681:1855:2034))
          (PORT IN7 (1241:1396:1553)(1303:1450:1599))
          (PORT IN8 (1209:1372:1540)(1219:1370:1523))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x105y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a691_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1046:1188:1333)(1057:1192:1331))
          (PORT IN5 (1918:2121:2329)(1974:2170:2370))
          (PORT IN6 (1385:1569:1756)(1415:1579:1745))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x100y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a692_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1780:1989:2200)(1841:2032:2227))
          (PORT IN5 (938:1075:1213)(961:1092:1224))
          (PORT IN6 (543:623:703)(553:630:708))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x110y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a693_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1248:1382:1519)(1298:1424:1554))
          (PORT IN5 (1832:2061:2292)(1911:2134:2362))
          (PORT IN6 (904:1039:1177)(918:1038:1161))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x89y86
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a694_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1096:1230:1366)(1131:1260:1392))
          (PORT IN2 (1575:1747:1923)(1633:1796:1962))
          (PORT IN6 (1927:2187:2453)(1970:2236:2508))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x94y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a695_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2112:2394:2683)(2212:2479:2750))
          (PORT IN5 (969:1110:1252)(991:1118:1248))
          (PORT IN6 (1084:1204:1326)(1078:1182:1289))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x120y106
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a696_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1442:1623:1804)(1509:1674:1842))
          (PORT IN2 (1031:1145:1263)(1046:1151:1259))
          (PORT IN6 (2434:2663:2900)(2513:2727:2950))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x107y113
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a697_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1236:1372:1511)(1265:1391:1520))
          (PORT IN5 (575:657:741)(573:647:722))
          (PORT IN6 (1290:1458:1628)(1324:1471:1620))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x98y113
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a698_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2428:2747:3073)(2552:2860:3171))
          (PORT IN5 (1264:1438:1618)(1303:1479:1658))
          (PORT IN6 (746:854:963)(749:844:940))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x95y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a699_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2598:2937:3283)(2732:3062:3400))
          (PORT IN5 (868:970:1074)(891:987:1085))
          (PORT IN6 (879:983:1088)(886:980:1075))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x91y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a700_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1285:1481:1681)(1280:1437:1597))
          (PORT IN5 (956:1081:1210)(983:1107:1232))
          (PORT IN6 (1067:1195:1327)(1103:1218:1335))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x89y99
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a701_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1226:1363:1506)(1273:1397:1525))
          (PORT IN4 (548:634:720)(530:600:673))
          (PORT IN6 (2316:2549:2788)(2418:2645:2876))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x89y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a702_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1869:2076:2291)(1989:2196:2405))
          (PORT IN5 (1471:1618:1769)(1491:1623:1759))
          (PORT IN6 (898:1028:1161)(924:1039:1157))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x90y105
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1303:1445:1593)(1317:1447:1582))
          (PORT IN2 (931:1041:1154)(929:1027:1128))
          (PORT IN6 (2883:3182:3488)(2936:3189:3444))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x112y105
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a704_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1544:1733:1924)(1594:1767:1944))
          (PORT IN5 (1633:1824:2019)(1655:1833:2016))
          (PORT IN6 (1308:1475:1645)(1330:1478:1629))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x97y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2389:2680:2978)(2492:2774:3063))
          (PORT IN7 (1421:1590:1763)(1482:1640:1803))
          (PORT IN8 (1490:1672:1858)(1557:1724:1897))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x92y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a706_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2647:2971:3301)(2794:3123:3458))
          (PORT IN5 (563:640:720)(556:618:680))
          (PORT IN6 (1240:1390:1542)(1263:1393:1529))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x90y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a707_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1100:1273:1449)(1074:1204:1337))
          (PORT IN5 (1079:1228:1382)(1109:1243:1378))
          (PORT IN6 (1094:1251:1412)(1114:1252:1394))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x93y77
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a708_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1568:1742:1923)(1658:1825:1996))
          (PORT IN2 (2476:2771:3069)(2655:2932:3217))
          (PORT IN6 (2160:2412:2670)(2268:2533:2800))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x100y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1011:1143:1280)(991:1099:1209))
          (PORT IN5 (1920:2119:2323)(1994:2190:2392))
          (PORT IN6 (1241:1405:1573)(1275:1427:1585))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x96y71
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a710_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (987:1107:1229)(1012:1122:1235))
          (PORT IN2 (1401:1597:1798)(1453:1644:1838))
          (PORT IN6 (2412:2688:2969)(2536:2813:3095))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x105y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a711_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1749:1933:2120)(1790:1955:2125))
          (PORT IN7 (1122:1296:1473)(1123:1274:1428))
          (PORT IN8 (1354:1544:1740)(1404:1586:1772))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x127y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a712_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3027:3375:3732)(3130:3458:3795))
          (PORT IN5 (1637:1823:2012)(1691:1871:2055))
          (PORT IN6 (1588:1772:1960)(1590:1747:1910))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x120y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a713_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1915:2131:2350)(2028:2236:2450))
          (PORT IN7 (1275:1428:1584)(1322:1457:1596))
          (PORT IN8 (1068:1216:1368)(1085:1219:1357))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x108y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a714_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (890:981:1074)(894:968:1043))
          (PORT IN7 (1249:1415:1586)(1256:1401:1550))
          (PORT IN8 (1596:1784:1975)(1698:1885:2075))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x121y91
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a715_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1046:1194:1343)(1110:1248:1389))
          (PORT IN2 (880:998:1117)(878:987:1099))
          (PORT IN6 (1421:1609:1799)(1426:1596:1772))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x110y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a716_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1379:1520:1662)(1441:1577:1714))
          (PORT IN5 (1030:1159:1292)(1072:1192:1314))
          (PORT IN6 (1016:1140:1266)(1067:1180:1295))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x107y103
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1230:1397:1567)(1255:1412:1572))
          (PORT IN2 (1145:1280:1417)(1152:1267:1384))
          (PORT IN6 (1748:1961:2179)(1790:1983:2181))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x98y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a718_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1634:1805:1978)(1696:1849:2005))
          (PORT IN7 (743:854:968)(752:850:952))
          (PORT IN8 (583:662:741)(581:652:723))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x119y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a719_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1897:2108:2324)(1997:2190:2386))
          (PORT IN5 (1828:2017:2211)(1906:2089:2278))
          (PORT IN6 (855:978:1105)(852:960:1071))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x127y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a720_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1737:1968:2202)(1808:2015:2228))
          (PORT IN5 (2344:2619:2898)(2400:2654:2914))
          (PORT IN6 (767:861:958)(801:889:977))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x110y105
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a721_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1231:1367:1505)(1284:1408:1534))
          (PORT IN5 (1758:1935:2118)(1793:1955:2122))
          (PORT IN6 (595:681:768)(575:644:715))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x114y99
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a722_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2245:2498:2758)(2342:2593:2848))
          (PORT IN4 (1515:1716:1919)(1553:1733:1916))
          (PORT IN6 (2043:2284:2532)(2105:2339:2577))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x105y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1229:1397:1568)(1239:1397:1558))
          (PORT IN5 (1214:1348:1487)(1245:1371:1499))
          (PORT IN6 (1161:1323:1488)(1183:1325:1471))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x106y70
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a724_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (393:449:505)(386:436:487))
          (PORT IN2 (734:838:945)(739:835:933))
          (PORT IN6 (2301:2505:2712)(2394:2583:2776))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x111y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a725_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (576:650:726)(557:619:682))
          (PORT IN5 (1418:1611:1809)(1490:1682:1879))
          (PORT IN6 (1337:1486:1638)(1407:1546:1689))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x97y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a726_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1658:1870:2087)(1702:1894:2092))
          (PORT IN7 (1650:1847:2048)(1734:1923:2114))
          (PORT IN8 (764:862:961)(783:872:962))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x101y105
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a727_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1577:1759:1945)(1650:1818:1990))
          (PORT IN5 (1542:1722:1908)(1597:1767:1943))
          (PORT IN6 (1595:1796:2000)(1640:1824:2011))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x129y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a728_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1983:2193:2405)(2067:2255:2447))
          (PORT IN7 (950:1072:1197)(984:1097:1213))
          (PORT IN8 (1868:2103:2346)(1936:2170:2410))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x103y109
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a729_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (396:452:509)(392:442:493))
          (PORT IN2 (1362:1550:1741)(1365:1531:1699))
          (PORT IN6 (1504:1678:1855)(1565:1735:1909))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x103y114
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1651:1830:2015)(1735:1904:2076))
          (PORT IN5 (1037:1160:1286)(1086:1200:1318))
          (PORT IN6 (1668:1850:2039)(1719:1892:2069))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x94y104
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a731_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1754:1981:2211)(1825:2043:2266))
          (PORT IN2 (1279:1449:1621)(1293:1441:1595))
          (PORT IN6 (2176:2444:2715)(2321:2598:2879))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x97y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a732_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2072:2341:2614)(2208:2491:2780))
          (PORT IN7 (1052:1188:1328)(1036:1152:1272))
          (PORT IN8 (773:873:976)(792:886:982))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x94y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a733_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1948:2220:2499)(2000:2240:2485))
          (PORT IN5 (906:1026:1149)(887:986:1088))
          (PORT IN6 (2354:2625:2905)(2421:2660:2907))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x100y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a734_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1182:1345:1513)(1167:1298:1433))
          (PORT IN5 (1398:1554:1714)(1412:1545:1681))
          (PORT IN6 (1361:1561:1762)(1388:1565:1744))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x88y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a735_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2035:2242:2453)(2150:2345:2545))
          (PORT IN5 (941:1049:1159)(938:1043:1153))
          (PORT IN6 (416:474:533)(402:452:503))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x110y106
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a736_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (934:1055:1178)(975:1088:1203))
          (PORT IN2 (1734:1917:2104)(1808:1981:2157))
          (PORT IN6 (1532:1698:1872)(1594:1754:1919))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x98y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a737_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1362:1543:1729)(1379:1542:1709))
          (PORT IN5 (1326:1491:1660)(1388:1539:1691))
          (PORT IN6 (733:842:953)(716:801:887))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x92y113
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a738_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1283:1446:1612)(1306:1452:1602))
          (PORT IN4 (718:819:921)(745:841:938))
          (PORT IN6 (2392:2650:2915)(2491:2747:3007))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x88y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (924:1049:1176)(931:1054:1178))
          (PORT IN5 (1303:1464:1628)(1341:1501:1666))
          (PORT IN6 (741:850:959)(753:852:953))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x95y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a740_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1535:1737:1942)(1601:1805:2013))
          (PORT IN5 (763:867:973)(778:878:978))
          (PORT IN6 (1633:1817:2003)(1687:1860:2036))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x93y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a741_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1814:2057:2305)(1880:2125:2373))
          (PORT IN5 (576:665:754)(559:627:697))
          (PORT IN6 (1409:1584:1764)(1465:1620:1778))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x96y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a742_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1922:2131:2346)(2001:2197:2399))
          (PORT IN5 (1274:1425:1581)(1311:1459:1612))
          (PORT IN6 (562:646:732)(550:623:698))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x105y113
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a743_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (766:864:963)(787:879:972))
          (PORT IN2 (1609:1795:1985)(1622:1791:1963))
          (PORT IN6 (1274:1425:1578)(1313:1457:1602))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x134y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a744_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1832:2043:2256)(1924:2106:2294))
          (PORT IN7 (1485:1663:1846)(1542:1715:1891))
          (PORT IN8 (579:657:736)(571:635:700))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x117y112
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a745_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1895:2128:2367)(1962:2174:2390))
          (PORT IN4 (2073:2317:2567)(2163:2401:2647))
          (PORT IN6 (1938:2149:2363)(2051:2249:2452))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x109y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a746_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1446:1612:1781)(1513:1667:1825))
          (PORT IN5 (1123:1268:1417)(1159:1293:1431))
          (PORT IN6 (1919:2133:2350)(2012:2228:2447))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x113y105
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a747_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1490:1680:1873)(1511:1678:1847))
          (PORT IN5 (913:1018:1124)(923:1018:1116))
          (PORT IN6 (1468:1652:1839)(1475:1629:1787))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x103y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a748_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1502:1653:1806)(1564:1702:1843))
          (PORT IN5 (1503:1678:1859)(1560:1731:1906))
          (PORT IN6 (895:1031:1170)(934:1062:1192))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x98y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a749_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1761:2001:2247)(1810:2024:2243))
          (PORT IN7 (1603:1790:1984)(1656:1843:2035))
          (PORT IN8 (1364:1554:1747)(1416:1599:1786))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x92y75
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a750_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1054:1176:1300)(1094:1212:1332))
          (PORT IN2 (1427:1613:1805)(1448:1616:1788))
          (PORT IN6 (2424:2720:3023)(2490:2782:3080))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x107y108
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a751_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1212:1347:1484)(1248:1372:1499))
          (PORT IN7 (954:1055:1158)(963:1049:1138))
          (PORT IN8 (1483:1650:1822)(1520:1686:1856))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x130y102
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a752_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1696:1927:2162)(1768:1990:2215))
          (PORT IN2 (730:839:951)(737:838:942))
          (PORT IN6 (2492:2772:3057)(2534:2774:3024))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x106y110
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a753_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1577:1770:1968)(1628:1802:1981))
          (PORT IN5 (1546:1743:1945)(1555:1739:1928))
          (PORT IN6 (876:998:1123)(912:1025:1140))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x110y111
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a754_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1598:1784:1974)(1640:1813:1990))
          (PORT IN5 (1784:2006:2232)(1836:2057:2284))
          (PORT IN6 (1405:1599:1797)(1400:1561:1727))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x102y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a755_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1548:1757:1972)(1577:1760:1949))
          (PORT IN5 (1390:1572:1759)(1409:1580:1756))
          (PORT IN6 (880:1004:1132)(876:992:1111))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x102y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a756_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1881:2063:2251)(1923:2093:2268))
          (PORT IN5 (995:1132:1270)(1023:1154:1287))
          (PORT IN6 (377:434:491)(348:391:436))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x111y88
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a757_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (800:898:998)(832:922:1015))
          (PORT IN4 (857:986:1119)(859:973:1090))
          (PORT IN6 (1638:1854:2072)(1721:1934:2152))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x88y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a758_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2092:2297:2509)(2228:2427:2627))
          (PORT IN5 (376:431:487)(346:389:434))
          (PORT IN6 (1262:1419:1580)(1257:1393:1530))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x95y113
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a759_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1414:1591:1771)(1439:1609:1781))
          (PORT IN2 (1141:1278:1419)(1167:1298:1433))
          (PORT IN6 (1869:2059:2254)(1903:2065:2230))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x128y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a760_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3247:3612:3984)(3330:3661:3999))
          (PORT IN7 (792:895:1000)(791:885:979))
          (PORT IN8 (957:1071:1187)(967:1068:1173))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x102y113
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a761_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1473:1629:1790)(1537:1678:1821))
          (PORT IN7 (975:1109:1246)(1008:1130:1256))
          (PORT IN8 (593:669:746)(596:663:731))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x99y114
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a762_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2616:2958:3308)(2759:3094:3432))
          (PORT IN5 (1183:1313:1446)(1199:1317:1438))
          (PORT IN6 (911:1031:1154)(907:1024:1142))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x92y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a763_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2143:2382:2629)(2215:2447:2682))
          (PORT IN5 (389:446:504)(369:415:462))
          (PORT IN6 (1702:1905:2111)(1673:1847:2028))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x95y87
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a764_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (782:886:992)(782:875:971))
          (PORT IN2 (1237:1387:1539)(1278:1417:1561))
          (PORT IN6 (1850:2073:2303)(1883:2087:2296))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x93y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2408:2708:3015)(2533:2835:3144))
          (PORT IN7 (715:815:918)(725:819:915))
          (PORT IN8 (943:1054:1168)(981:1082:1185))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x89y91
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a766_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (718:825:933)(737:834:934))
          (PORT IN2 (1557:1739:1925)(1620:1798:1982))
          (PORT IN6 (1645:1861:2081)(1678:1903:2131))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x85y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a767_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1989:2201:2420)(2071:2260:2454))
          (PORT IN5 (575:656:738)(571:647:724))
          (PORT IN6 (362:414:467)(346:387:430))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x104y106
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a768_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1918:2099:2283)(1961:2123:2288))
          (PORT IN7 (1610:1814:2021)(1657:1829:2008))
          (PORT IN8 (555:640:727)(548:621:694))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x94y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a769_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1552:1782:2017)(1613:1848:2088))
          (PORT IN7 (1098:1261:1428)(1130:1283:1437))
          (PORT IN8 (1394:1577:1764)(1438:1598:1762))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x90y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a770_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2211:2451:2699)(2287:2520:2756))
          (PORT IN7 (1268:1421:1577)(1296:1438:1582))
          (PORT IN8 (777:883:990)(785:881:978))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x92y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a771_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1618:1825:2037)(1691:1898:2108))
          (PORT IN2 (1471:1630:1795)(1494:1637:1786))
          (PORT IN6 (1291:1456:1626)(1313:1486:1661))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x104y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a772_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1624:1779:1938)(1646:1782:1922))
          (PORT IN5 (1214:1388:1564)(1279:1441:1608))
          (PORT IN6 (1523:1712:1906)(1612:1788:1969))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x92y95
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a773_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (580:649:721)(591:652:716))
          (PORT IN2 (1770:2015:2264)(1839:2061:2288))
          (PORT IN6 (2006:2270:2541)(2117:2399:2684))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x94y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a774_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1659:1854:2052)(1735:1937:2141))
          (PORT IN7 (919:1045:1171)(957:1074:1193))
          (PORT IN8 (387:445:504)(383:436:490))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x106y115
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1584:1771:1963)(1637:1806:1980))
          (PORT IN5 (917:1051:1185)(933:1060:1188))
          (PORT IN6 (1165:1319:1476)(1188:1331:1476))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x132y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a776_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1967:2174:2383)(2081:2277:2480))
          (PORT IN5 (1602:1788:1980)(1661:1834:2013))
          (PORT IN6 (1805:2041:2283)(1842:2047:2260))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x118y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a777_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1714:1910:2107)(1785:1950:2120))
          (PORT IN5 (723:839:958)(693:781:871))
          (PORT IN6 (1358:1541:1730)(1371:1539:1710))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x107y114
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a778_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (594:672:751)(590:658:729))
          (PORT IN2 (1233:1392:1554)(1262:1418:1576))
          (PORT IN6 (931:1035:1142)(945:1035:1126))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x109y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a779_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1406:1566:1729)(1459:1607:1758))
          (PORT IN5 (1232:1400:1568)(1214:1345:1482))
          (PORT IN6 (894:1002:1111)(897:982:1070))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x104y72
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a780_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1491:1659:1830)(1539:1697:1861))
          (PORT IN4 (782:881:981)(783:880:978))
          (PORT IN6 (2053:2273:2497)(2182:2401:2624))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x98y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a781_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1744:1964:2189)(1776:1968:2164))
          (PORT IN5 (1773:1989:2211)(1799:1985:2177))
          (PORT IN6 (422:483:544)(405:456:508))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x96y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a782_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1750:1940:2134)(1817:1988:2164))
          (PORT IN5 (1114:1259:1404)(1152:1293:1436))
          (PORT IN6 (1280:1443:1609)(1342:1495:1652))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x118y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a783_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1538:1699:1863)(1612:1754:1899))
          (PORT IN5 (1571:1743:1920)(1617:1777:1940))
          (PORT IN6 (1177:1321:1468)(1201:1334:1469))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x131y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a784_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1967:2166:2368)(2031:2210:2393))
          (PORT IN5 (812:918:1026)(802:885:970))
          (PORT IN6 (989:1105:1224)(997:1109:1225))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x108y109
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a785_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (934:1056:1179)(958:1080:1205))
          (PORT IN2 (1545:1727:1911)(1552:1712:1876))
          (PORT IN6 (916:1009:1103)(953:1041:1130))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x109y111
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a786_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1812:2021:2236)(1860:2060:2265))
          (PORT IN7 (1277:1450:1628)(1332:1492:1655))
          (PORT IN8 (1859:2074:2293)(1907:2116:2330))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x106y90
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a787_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1014:1151:1289)(1069:1194:1320))
          (PORT IN2 (930:1051:1173)(972:1089:1209))
          (PORT IN6 (1869:2056:2245)(1937:2110:2286))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x98y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a788_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1970:2204:2440)(2047:2266:2489))
          (PORT IN7 (912:1028:1145)(903:1008:1113))
          (PORT IN8 (913:1041:1172)(946:1072:1202))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x110y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a789_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1624:1841:2060)(1699:1912:2130))
          (PORT IN7 (1815:2010:2210)(1871:2058:2250))
          (PORT IN8 (863:964:1067)(886:981:1077))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x90y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a790_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1712:1940:2173)(1778:1996:2217))
          (PORT IN5 (569:644:720)(559:622:687))
          (PORT IN6 (1077:1213:1351)(1070:1185:1302))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x92y111
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a791_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1954:2196:2442)(2068:2314:2565))
          (PORT IN5 (754:861:969)(760:859:961))
          (PORT IN6 (1316:1479:1646)(1338:1488:1645))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x126y106
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a792_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1032:1163:1296)(1037:1160:1285))
          (PORT IN4 (1297:1485:1676)(1354:1529:1710))
          (PORT IN6 (1728:1921:2116)(1819:1998:2183))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x102y112
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a793_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1624:1814:2007)(1687:1851:2018))
          (PORT IN5 (787:883:981)(770:857:946))
          (PORT IN6 (1873:2105:2343)(1952:2181:2411))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x100y113
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a794_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1392:1539:1689)(1428:1564:1703))
          (PORT IN4 (545:628:712)(545:616:690))
          (PORT IN6 (2149:2350:2555)(2215:2396:2580))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x100y109
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a795_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2373:2678:2991)(2526:2821:3119))
          (PORT IN5 (1676:1864:2056)(1749:1927:2107))
          (PORT IN6 (1422:1639:1859)(1450:1646:1843))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x95y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a796_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1899:2152:2412)(1956:2203:2455))
          (PORT IN5 (1104:1248:1396)(1123:1257:1394))
          (PORT IN6 (929:1030:1134)(946:1032:1121))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x93y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a797_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1984:2230:2483)(2010:2246:2485))
          (PORT IN5 (1128:1259:1394)(1164:1296:1429))
          (PORT IN6 (546:618:690)(543:602:664))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x90y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a798_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1234:1414:1598)(1285:1464:1645))
          (PORT IN5 (924:1030:1140)(930:1029:1129))
          (PORT IN6 (909:1003:1100)(941:1027:1115))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x100y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a799_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1264:1412:1564)(1283:1413:1546))
          (PORT IN7 (1289:1449:1612)(1332:1490:1649))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x98y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a800_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2038:2249:2464)(2160:2361:2565))
          (PORT IN4 (2218:2431:2646)(2305:2503:2705))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x105y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a801_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1011:1131:1252)(1039:1146:1255))
          (PORT IN8 (922:1039:1157)(931:1039:1148))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x100y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a802_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1269:1432:1599)(1304:1462:1624))
          (PORT IN3 (569:655:742)(559:634:711))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x98y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a803_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (380:437:496)(350:396:443))
          (PORT IN7 (1191:1325:1463)(1197:1322:1449))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x92y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a804_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (588:679:771)(562:639:719))
          (PORT IN4 (922:1039:1160)(927:1032:1140))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x91y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a805_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (907:1041:1178)(924:1048:1175))
          (PORT IN7 (1309:1492:1681)(1331:1499:1672))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x90y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a806_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1610:1786:1968)(1670:1847:2026))
          (PORT IN3 (828:929:1030)(823:912:1002))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x140y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a807_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1433:1598:1765)(1481:1637:1796))
          (PORT IN7 (1441:1594:1751)(1532:1687:1845))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x141y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a808_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (849:970:1095)(882:995:1109))
          (PORT IN3 (1016:1165:1317)(1043:1187:1333))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x140y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a809_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1110:1236:1366)(1118:1231:1349))
          (PORT IN6 (782:878:975)(802:893:985))
          (PORT IN7 (1038:1183:1332)(1064:1199:1336))
          (PORT IN8 (1453:1629:1808)(1486:1655:1827))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x144y111
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a810_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1240:1394:1551)(1229:1370:1512))
          (PORT IN4 (565:646:728)(555:622:690))
          (PORT IN5 (762:850:942)(748:825:905))
          (PORT IN6 (1415:1598:1785)(1497:1675:1856))
          (PORT IN7 (962:1094:1228)(988:1111:1236))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x147y115
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a811_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (575:656:738)(577:655:735))
          (PORT IN4 (585:672:762)(591:671:753))
          (PORT IN5 (1108:1244:1386)(1130:1265:1404))
          (PORT IN6 (397:452:509)(368:411:454))
          (PORT IN7 (932:1055:1182)(960:1074:1192))
          (PORT IN8 (847:955:1065)(837:931:1029))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x148y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a812_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2379:2656:2940)(2440:2700:2964))
          (PORT IN3 (748:835:925)(755:832:910))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x147y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a813_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2571:2891:3221)(2668:2961:3260))
          (PORT IN6 (2700:2987:3280)(2791:3049:3317))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x145y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a814_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (4399:4949:5510)(4601:5115:5642))
          (PORT IN6 (429:489:551)(408:460:513))
          (PORT IN7 (940:1079:1218)(939:1061:1186))
          (PORT IN8 (910:1034:1159)(928:1041:1157))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x146y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a815_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1893:2119:2349)(1964:2181:2401))
          (PORT IN2 (3050:3383:3723)(3178:3489:3811))
          (PORT IN3 (911:1035:1160)(928:1034:1144))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x145y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a816_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1179:1326:1478)(1188:1318:1453))
          (PORT IN2 (775:875:979)(776:868:962))
          (PORT IN3 (4037:4531:5037)(4275:4748:5237))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4a////    Pos: x147y111
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a817_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2251:2540:2835)(2375:2656:2945))
          (PORT IN4 (1187:1319:1455)(1190:1313:1440))
          (PORT IN5 (2473:2757:3049)(2578:2847:3122))
          (PORT IN7 (1062:1197:1334)(1053:1176:1300))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x145y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a818_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1724:1959:2198)(1747:1963:2183))
          (PORT IN6 (2991:3317:3652)(3115:3423:3737))
          (PORT IN7 (1815:2046:2282)(1925:2154:2387))
          (PORT IN8 (1055:1188:1323)(1081:1209:1339))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x143y114
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a819_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1523:1734:1949)(1559:1759:1965))
          (PORT IN2 (1166:1306:1450)(1188:1333:1480))
          (PORT IN3 (1202:1343:1485)(1231:1372:1517))
          (PORT IN4 (575:652:731)(579:649:720))
          (PORT IN5 (547:623:701)(537:602:668))
          (PORT IN6 (1405:1588:1773)(1456:1619:1788))
          (PORT IN8 (588:660:734)(592:655:721))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x148y114
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a822_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (755:853:952)(743:832:924))
          (PORT IN6 (864:974:1089)(846:942:1040))
          (PORT IN8 (553:633:715)(567:645:726))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x145y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a823_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3364:3792:4229)(3458:3845:4240))
          (PORT IN7 (780:889:1001)(778:875:973))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x144y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a824_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1709:1945:2185)(1768:1995:2229))
          (PORT IN2 (895:1014:1136)(938:1053:1170))
          (PORT IN3 (1023:1162:1305)(991:1105:1220))
          (PORT IN4 (730:837:946)(745:844:945))
          (PORT IN5 (1535:1719:1908)(1547:1723:1903))
          (PORT IN7 (3690:4139:4599)(3883:4304:4740))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x147y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a826_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (759:857:956)(744:832:923))
          (PORT IN4 (741:848:955)(753:854:957))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x144y118
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a827_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (931:1042:1157)(955:1054:1156))
          (PORT IN3 (1309:1470:1635)(1339:1498:1659))
          (PORT IN6 (894:1026:1159)(912:1031:1153))
          (PORT IN7 (2565:2874:3189)(2672:2962:3260))
          (PORT IN8 (983:1115:1248)(1018:1140:1262))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ICOMP/    Pos: x146y113
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a828_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1904:2163:2426)(1951:2195:2443))
          (PORT IN2 (2182:2421:2664)(2323:2549:2783))
          (PORT IN3 (907:1039:1173)(935:1066:1201))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2a////    Pos: x147y112
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a829_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3264:3653:4052)(3413:3779:4154))
          (PORT IN2 (944:1059:1176)(942:1045:1150))
          (PORT IN5 (751:858:966)(771:870:971))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
    )))
 // C_MX4b////    Pos: x143y118
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a830_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (948:1066:1188)(990:1106:1225))
          (PORT IN3 (787:888:993)(789:879:971))
          (PORT IN5 (572:649:728)(558:622:687))
          (PORT IN6 (717:826:938)(716:812:911))
          (PORT IN7 (1100:1261:1425)(1122:1268:1418))
          (PORT IN8 (1085:1240:1400)(1103:1248:1397))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y110
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a831_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1286:1421:1560)(1306:1431:1559))
          (PORT IN3 (1739:1948:2159)(1820:2023:2232))
          (PORT IN5 (384:442:501)(360:404:449))
          (PORT IN6 (920:1036:1156)(948:1060:1175))
          (PORT IN8 (1239:1385:1534)(1269:1414:1562))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x140y113
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a832_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (596:672:749)(584:643:704))
          (PORT IN3 (1117:1267:1418)(1152:1305:1460))
          (PORT IN5 (1620:1827:2038)(1703:1911:2124))
          (PORT IN6 (1010:1125:1242)(1016:1125:1237))
          (PORT IN7 (751:858:967)(753:853:955))
          (PORT IN8 (634:714:794)(638:709:780))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x143y116
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a833_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (557:631:707)(551:612:676))
          (PORT IN4 (1282:1429:1579)(1340:1489:1643))
          (PORT IN5 (763:880:1000)(766:867:970))
          (PORT IN6 (945:1072:1200)(986:1108:1233))
          (PORT IN7 (578:659:742)(568:640:713))
          (PORT IN8 (739:834:931)(748:832:918))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x144y108
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a834_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1647:1835:2026)(1693:1875:2059))
          (PORT IN4 (1142:1279:1419)(1149:1276:1409))
          (PORT IN5 (1031:1182:1336)(1026:1165:1304))
          (PORT IN6 (936:1063:1191)(935:1058:1183))
          (PORT IN7 (782:874:970)(788:878:970))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x143y107
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a835_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (751:863:976)(730:813:899))
          (PORT IN3 (1210:1365:1523)(1271:1417:1564))
          (PORT IN5 (723:805:889)(713:788:866))
          (PORT IN7 (1578:1796:2019)(1656:1868:2085))
          (PORT IN8 (1095:1232:1373)(1130:1264:1403))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x148y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a836_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1247:1416:1588)(1237:1378:1523))
          (PORT IN3 (1189:1350:1516)(1175:1312:1453))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x146y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a837_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (3905:4391:4890)(4077:4536:5006))
          (PORT IN7 (1201:1352:1506)(1273:1411:1553))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x139y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a838_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (750:850:952)(744:828:914))
          (PORT IN3 (1198:1371:1547)(1230:1391:1554))
          (PORT IN4 (1502:1691:1883)(1602:1786:1975))
          (PORT IN5 (941:1056:1174)(937:1041:1148))
          (PORT IN7 (1542:1731:1927)(1575:1757:1947))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x145y109
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a840_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1468:1632:1799)(1500:1655:1812))
          (PORT IN4 (957:1069:1184)(951:1051:1156))
          (PORT IN5 (1327:1483:1643)(1333:1463:1598))
          (PORT IN7 (757:870:985)(755:852:952))
          (PORT IN8 (1248:1388:1534)(1251:1380:1514))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x142y114
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a841_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1532:1739:1952)(1561:1767:1977))
          (PORT IN4 (1232:1370:1511)(1243:1359:1480))
          (PORT IN5 (736:848:962)(739:839:942))
          (PORT IN6 (1302:1455:1612)(1335:1489:1647))
          (PORT IN7 (399:457:516)(388:437:488))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x144y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a842_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1144:1295:1449)(1168:1311:1456))
          (PORT IN3 (1416:1609:1807)(1465:1656:1853))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x141y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a843_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1251:1404:1562)(1259:1389:1526))
          (PORT IN7 (1284:1442:1603)(1281:1417:1556))
          (PORT IN8 (1867:2090:2319)(1903:2103:2310))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x141y109
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a844_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1036:1173:1313)(1006:1118:1232))
          (PORT IN3 (1227:1355:1485)(1245:1358:1473))
          (PORT IN5 (423:487:552)(393:440:488))
          (PORT IN7 (392:453:514)(361:406:453))
          (PORT IN8 (872:988:1106)(839:932:1027))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x140y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a845_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1452:1617:1788)(1457:1613:1772))
          (PORT IN3 (5098:5764:6443)(5306:5942:6588))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x141y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a846_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1759:1969:2187)(1789:1991:2198))
          (PORT IN6 (708:812:917)(699:785:873))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x143y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a847_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1547:1738:1933)(1567:1740:1916))
          (PORT IN6 (1073:1209:1348)(1070:1189:1311))
          (PORT IN7 (1307:1466:1627)(1370:1527:1686))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x138y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a848_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1788:2000:2217)(1804:2005:2212))
          (PORT IN6 (706:815:927)(698:793:890))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX4b////    Pos: x143y113
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a849_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1340:1507:1679)(1392:1556:1722))
          (PORT IN4 (764:871:982)(769:866:966))
          (PORT IN6 (735:856:977)(745:851:959))
          (PORT IN7 (4240:4793:5356)(4420:4940:5468))
          (PORT IN8 (1250:1404:1562)(1290:1439:1593))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x141y110
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a850_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1084:1227:1375)(1145:1284:1426))
          (PORT IN3 (779:872:968)(805:893:983))
          (PORT IN6 (925:1041:1160)(963:1075:1191))
          (PORT IN7 (1277:1437:1599)(1300:1455:1614))
          (PORT IN8 (859:967:1077)(847:939:1033))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x131y93
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a851_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1031:1164:1298)(1031:1153:1278))
          (PORT IN4 (1886:2118:2357)(1972:2188:2410))
          (PORT IN6 (1440:1614:1789)(1490:1650:1813))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x139y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a852_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1925:2191:2464)(1986:2242:2505))
          (PORT IN2 (1467:1622:1783)(1476:1621:1770))
          (PORT IN4 (1102:1241:1381)(1121:1253:1389))
          (PORT IN5 (560:656:752)(541:623:707))
          (PORT IN6 (1115:1243:1374)(1114:1226:1342))
          (PORT IN7 (874:991:1111)(862:961:1064))
          (PORT IN8 (855:964:1074)(839:934:1033))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x142y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a853_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1097:1231:1369)(1114:1243:1375))
          (PORT IN3 (1462:1626:1795)(1450:1594:1743))
          (PORT IN4 (541:617:694)(543:611:680))
          (PORT IN6 (938:1062:1187)(987:1101:1217))
          (PORT IN7 (1275:1434:1596)(1308:1459:1614))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x142y108
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a854_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1201:1379:1558)(1169:1306:1447))
          (PORT IN4 (1022:1166:1312)(1047:1187:1331))
          (PORT IN5 (1231:1379:1530)(1235:1374:1517))
          (PORT IN7 (960:1089:1221)(994:1120:1247))
          (PORT IN8 (559:648:739)(554:624:697))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y108
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a855_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1177:1316:1457)(1236:1360:1488))
          (PORT IN3 (1574:1743:1914)(1622:1775:1933))
          (PORT IN5 (1412:1610:1810)(1457:1641:1829))
          (PORT IN6 (904:1019:1137)(940:1054:1171))
          (PORT IN8 (1400:1575:1750)(1416:1566:1718))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x139y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a856_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2431:2706:2988)(2589:2846:3109))
          (PORT IN3 (780:876:973)(818:908:1001))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4b////    Pos: x138y107
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a857_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (406:464:523)(387:436:486))
          (PORT IN4 (366:424:484)(347:392:438))
          (PORT IN5 (1610:1809:2011)(1643:1822:2006))
          (PORT IN7 (998:1143:1291)(1007:1138:1273))
          (PORT IN8 (1411:1577:1748)(1455:1612:1773))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x143y110
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a858_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (366:420:475)(346:391:436))
          (PORT IN2 (1809:2042:2279)(1889:2103:2318))
          (PORT IN3 (1299:1456:1616)(1337:1486:1640))
          (PORT IN6 (1590:1797:2008)(1687:1893:2103))
          (PORT IN8 (1221:1392:1567)(1273:1436:1603))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x140y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a859_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (922:1049:1178)(949:1062:1177))
          (PORT IN2 (1108:1256:1409)(1114:1258:1404))
          (PORT IN3 (1034:1163:1293)(1022:1128:1236))
          (PORT IN4 (754:866:979)(757:855:956))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x139y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a861_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1970:2173:2380)(2019:2192:2369))
          (PORT IN5 (1662:1832:2003)(1718:1877:2040))
          (PORT IN6 (773:878:984)(804:908:1014))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x139y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a862_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1271:1417:1565)(1321:1456:1595))
          (PORT IN3 (1308:1434:1562)(1325:1437:1552))
          (PORT IN4 (762:841:920)(784:853:925))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x138y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a863_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1644:1821:2003)(1671:1841:2016))
          (PORT IN3 (1721:1918:2119)(1776:1966:2161))
          (PORT IN4 (1363:1568:1775)(1399:1589:1784))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x140y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a864_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1136:1272:1412)(1146:1272:1402))
          (PORT IN2 (1622:1829:2043)(1659:1853:2055))
          (PORT IN4 (745:853:962)(743:837:934))
          (PORT IN5 (1315:1459:1607)(1334:1467:1604))
          (PORT IN6 (880:1014:1150)(906:1024:1146))
          (PORT IN7 (1238:1401:1566)(1260:1419:1582))
          (PORT IN8 (1842:2053:2270)(1894:2093:2298))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x131y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a865_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1860:2044:2232)(1905:2069:2238))
          (PORT IN5 (1269:1421:1577)(1273:1408:1547))
          (PORT IN6 (1167:1330:1497)(1152:1288:1427))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x136y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a866_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1420:1579:1742)(1467:1617:1773))
          (PORT IN4 (1778:1993:2213)(1876:2084:2299))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x136y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a867_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1112:1237:1365)(1131:1250:1373))
          (PORT IN6 (979:1107:1236)(972:1083:1197))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x137y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a868_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (884:1019:1156)(896:1015:1136))
          (PORT IN2 (598:672:747)(579:639:701))
          (PORT IN3 (865:984:1105)(898:1009:1124))
          (PORT IN4 (594:664:736)(574:630:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x141y108
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a869_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1194:1355:1518)(1179:1316:1458))
          (PORT IN3 (1211:1338:1468)(1234:1346:1459))
          (PORT IN6 (1580:1779:1983)(1626:1827:2032))
          (PORT IN7 (1136:1261:1390)(1149:1262:1378))
          (PORT IN8 (724:831:941)(717:809:904))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x143y105
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a870_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1620:1855:2093)(1647:1862:2083))
          (PORT IN4 (708:815:922)(693:784:879))
          (PORT IN5 (977:1103:1234)(999:1116:1235))
          (PORT IN7 (989:1105:1223)(984:1093:1205))
          (PORT IN8 (586:672:759)(575:648:722))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x128y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a871_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (926:1026:1127)(933:1018:1107))
          (PORT IN7 (1581:1808:2039)(1642:1865:2091))
          (PORT IN8 (778:882:988)(811:916:1023))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x138y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a872_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1432:1602:1776)(1468:1619:1774))
          (PORT IN8 (1734:1893:2054)(1822:1962:2109))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x142y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a873_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1686:1861:2041)(1738:1906:2080))
          (PORT IN6 (1317:1475:1637)(1390:1543:1700))
          (PORT IN7 (1213:1340:1472)(1222:1329:1440))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x130y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a874_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1724:1892:2061)(1809:1961:2116))
          (PORT IN7 (1340:1496:1654)(1373:1522:1675))
          (PORT IN8 (766:859:954)(766:843:923))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x127y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a875_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2486:2735:2990)(2617:2851:3087))
          (PORT IN2 (2375:2645:2919)(2536:2811:3089))
          (PORT IN3 (2267:2482:2703)(2354:2567:2786))
          (PORT IN4 (566:647:728)(549:619:691))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x125y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a876_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1937:2156:2379)(2034:2234:2439))
          (PORT IN5 (1075:1229:1386)(1128:1275:1423))
          (PORT IN6 (532:613:695)(514:588:663))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x139y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a877_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1595:1762:1934)(1648:1807:1968))
          (PORT IN3 (1252:1384:1519)(1260:1374:1489))
          (PORT IN4 (1745:1949:2159)(1792:1983:2178))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x132y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a878_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1622:1816:2018)(1680:1875:2076))
          (PORT IN6 (1173:1296:1421)(1179:1290:1404))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x137y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a879_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1285:1447:1613)(1305:1462:1623))
          (PORT IN4 (1145:1288:1433)(1200:1331:1465))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x132y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a880_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1880:2060:2244)(1927:2085:2248))
          (PORT IN5 (1716:1932:2150)(1813:2013:2220))
          (PORT IN6 (1297:1451:1608)(1341:1488:1637))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_XOR////    Pos: x130y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a881_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2049:2270:2496)(2167:2386:2609))
          (PORT IN6 (2174:2383:2597)(2237:2420:2606))
          (PORT IN7 (2103:2321:2543)(2212:2421:2632))
          (PORT IN8 (2001:2208:2421)(2112:2300:2492))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x132y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a883_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2033:2242:2455)(2155:2354:2557))
          (PORT IN7 (1606:1836:2072)(1643:1856:2072))
          (PORT IN8 (871:982:1096)(851:949:1049))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x142y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a884_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (937:1048:1161)(970:1079:1192))
          (PORT IN2 (944:1061:1180)(951:1055:1161))
          (PORT IN4 (1094:1231:1369)(1098:1220:1343))
          (PORT IN5 (1014:1161:1312)(1011:1144:1281))
          (PORT IN6 (750:845:942)(758:848:939))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x143y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a885_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1226:1366:1508)(1292:1419:1549))
          (PORT IN4 (1041:1182:1327)(1037:1157:1282))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x148y109
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a886_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1259:1389:1523)(1307:1440:1574))
          (PORT IN4 (1080:1229:1382)(1078:1207:1341))
          (PORT IN5 (1136:1294:1453)(1192:1345:1500))
          (PORT IN6 (1036:1173:1313)(1013:1124:1238))
          (PORT IN8 (411:469:529)(396:446:498))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x147y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a887_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1047:1197:1353)(1093:1235:1382))
          (PORT IN3 (1162:1313:1467)(1207:1345:1487))
          (PORT IN5 (1582:1775:1973)(1597:1783:1970))
          (PORT IN6 (1101:1262:1426)(1140:1286:1433))
          (PORT IN7 (569:654:739)(557:628:702))
          (PORT IN8 (1033:1178:1328)(1004:1121:1241))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x150y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a888_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1690:1898:2109)(1782:1987:2197))
          (PORT IN4 (1436:1625:1817)(1515:1697:1879))
          (PORT IN5 (583:657:733)(575:640:706))
          (PORT IN6 (1272:1433:1599)(1312:1473:1637))
          (PORT IN7 (540:627:715)(513:580:648))
          (PORT IN8 (1215:1360:1507)(1284:1425:1568))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x146y107
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a889_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1081:1220:1362)(1086:1216:1349))
          (PORT IN7 (858:964:1073)(878:979:1082))
          (PORT IN8 (1065:1198:1334)(1091:1219:1351))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x149y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a890_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1724:1948:2176)(1776:1984:2197))
          (PORT IN2 (531:611:693)(529:603:679))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_XOR////    Pos: x148y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a891_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1392:1534:1678)(1401:1523:1649))
          (PORT IN8 (1385:1552:1721)(1405:1552:1702))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x147y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a892_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (951:1089:1229)(962:1084:1211))
          (PORT IN2 (1133:1266:1399)(1125:1234:1346))
          (PORT IN3 (418:479:542)(388:436:484))
          (PORT IN4 (2664:3016:3376)(2751:3084:3425))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x146y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a893_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1386:1568:1755)(1441:1609:1780))
          (PORT IN3 (1393:1557:1724)(1445:1602:1762))
          (PORT IN4 (1311:1487:1665)(1342:1500:1662))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x147y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a894_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (353:408:463)(331:376:422))
          (PORT IN3 (1113:1239:1366)(1122:1235:1353))
          (PORT IN4 (598:681:764)(597:673:751))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x148y98
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a896_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1101:1251:1404)(1141:1283:1427))
          (PORT IN4 (1353:1532:1713)(1435:1602:1774))
          (PORT IN5 (935:1045:1158)(957:1066:1178))
          (PORT IN8 (1573:1761:1952)(1621:1794:1973))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x146y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a897_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (716:816:917)(733:828:925))
          (PORT IN6 (1266:1427:1594)(1295:1454:1616))
          (PORT IN7 (738:832:928)(749:835:923))
          (PORT IN8 (1573:1762:1956)(1626:1819:2014))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ICOMP////    Pos: x147y105
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a899_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1276:1424:1574)(1302:1440:1580))
          (PORT IN6 (1113:1257:1403)(1161:1296:1434))
          (PORT IN7 (820:921:1024)(824:925:1027))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x146y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a900_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1875:2083:2298)(1963:2171:2385))
          (PORT IN8 (2990:3380:3779)(3086:3441:3803))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x146y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a901_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (555:644:734)(563:648:735))
          (PORT IN5 (545:613:683)(533:591:650))
          (PORT IN6 (1154:1283:1416)(1182:1310:1441))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ICOMP////    Pos: x141y106
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a902_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1461:1651:1846)(1517:1696:1878))
          (PORT IN6 (1786:1957:2132)(1835:1992:2155))
          (PORT IN7 (1504:1687:1875)(1578:1747:1921))
          (PORT IN8 (931:1041:1153)(971:1074:1180))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a903_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (559:640:721)(548:619:691))
          (PORT IN3 (1459:1663:1872)(1495:1693:1895))
          (PORT IN5 (392:449:507)(384:435:487))
          (PORT IN6 (418:477:538)(407:459:512))
          (PORT IN7 (569:653:738)(546:621:697))
          (PORT IN8 (1684:1874:2071)(1714:1891:2074))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x148y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a904_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1620:1831:2047)(1685:1891:2103))
          (PORT IN8 (712:792:872)(726:795:866))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x146y98
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a905_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (404:468:532)(386:442:498))
          (PORT IN3 (776:864:953)(779:863:949))
          (PORT IN4 (919:1056:1194)(938:1059:1184))
          (PORT IN5 (884:1007:1132)(901:1012:1127))
          (PORT IN8 (377:438:499)(368:421:475))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x148y104
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a906_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1332:1482:1635)(1388:1535:1686))
          (PORT IN4 (961:1074:1188)(964:1068:1177))
          (PORT IN5 (1040:1185:1333)(1054:1193:1335))
          (PORT IN6 (856:983:1112)(869:981:1096))
          (PORT IN7 (973:1113:1257)(1020:1160:1302))
          (PORT IN8 (393:449:506)(381:431:481))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x146y100
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a907_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (925:1040:1159)(918:1015:1116))
          (PORT IN4 (372:432:492)(352:397:443))
          (PORT IN5 (373:433:495)(344:393:443))
          (PORT IN6 (748:846:947)(759:850:941))
          (PORT IN7 (1369:1550:1734)(1430:1600:1774))
          (PORT IN8 (1237:1407:1578)(1257:1418:1585))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x147y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a908_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (750:866:985)(771:880:989))
          (PORT IN7 (777:889:1001)(775:873:975))
          (PORT IN8 (1837:2043:2257)(1921:2119:2323))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x146y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a909_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1315:1468:1625)(1382:1538:1698))
          (PORT IN3 (595:669:744)(610:673:737))
          (PORT IN4 (1636:1847:2062)(1719:1922:2128))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///ANDXOR/    Pos: x141y101
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a911_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1044:1168:1295)(1056:1159:1267))
          (PORT IN2 (1050:1189:1333)(1065:1194:1327))
          (PORT IN3 (1280:1438:1599)(1305:1455:1610))
          (PORT IN4 (896:1032:1168)(919:1046:1176))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x144y100
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a912_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (604:692:782)(603:686:769))
          (PORT IN2 (752:859:967)(770:865:962))
          (PORT IN3 (1119:1268:1421)(1138:1278:1421))
          (PORT IN6 (575:651:729)(560:624:689))
          (PORT IN8 (410:472:535)(389:444:500))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x139y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a913_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1346:1485:1626)(1409:1538:1670))
          (PORT IN8 (1383:1579:1780)(1400:1573:1752))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x144y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a914_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1046:1189:1334)(1047:1171:1298))
          (PORT IN3 (1494:1688:1885)(1543:1729:1919))
          (PORT IN5 (937:1053:1169)(928:1030:1134))
          (PORT IN7 (605:687:770)(599:676:754))
          (PORT IN8 (892:1012:1135)(877:975:1077))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x148y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a915_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (535:614:694)(508:570:634))
          (PORT IN6 (380:437:494)(354:397:442))
          (PORT IN7 (553:632:714)(540:610:683))
          (PORT IN8 (1260:1426:1599)(1313:1473:1635))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x144y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a916_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (780:881:983)(787:875:967))
          (PORT IN8 (752:862:974)(767:870:974))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x145y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a917_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1138:1274:1412)(1175:1309:1446))
          (PORT IN4 (1056:1210:1366)(1046:1172:1303))
          (PORT IN5 (588:671:754)(599:679:760))
          (PORT IN6 (1242:1414:1590)(1312:1479:1649))
          (PORT IN7 (971:1085:1200)(989:1101:1216))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x145y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a918_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1213:1358:1507)(1272:1410:1549))
          (PORT IN4 (1549:1737:1930)(1578:1757:1939))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x141y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a919_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (756:854:955)(768:854:944))
          (PORT IN2 (878:1010:1145)(881:1002:1127))
          (PORT IN3 (776:884:994)(785:890:997))
          (PORT IN4 (372:433:494)(367:419:473))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x141y103
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a920_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1470:1641:1815)(1533:1699:1868))
          (PORT IN3 (1273:1448:1625)(1297:1464:1637))
          (PORT IN5 (596:672:749)(585:649:716))
          (PORT IN6 (1106:1232:1359)(1125:1241:1360))
          (PORT IN8 (1408:1600:1796)(1453:1627:1805))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x143y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a921_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (860:968:1077)(855:948:1045))
          (PORT IN3 (1313:1488:1667)(1383:1552:1724))
          (PORT IN5 (1761:1986:2216)(1819:2041:2266))
          (PORT IN7 (929:1067:1207)(930:1048:1169))
          (PORT IN8 (1110:1244:1380)(1116:1238:1363))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x142y101
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a922_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1083:1229:1378)(1148:1289:1433))
          (PORT IN3 (1109:1253:1398)(1119:1260:1402))
          (PORT IN5 (1863:2074:2294)(1909:2114:2324))
          (PORT IN6 (923:1038:1155)(947:1053:1160))
          (PORT IN8 (753:853:956)(775:870:968))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x142y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a923_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (770:878:989)(778:882:989))
          (PORT IN4 (727:839:951)(734:833:935))
          (PORT IN5 (392:448:505)(383:431:480))
          (PORT IN7 (1305:1466:1632)(1355:1507:1663))
          (PORT IN8 (888:1013:1143)(918:1033:1150))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x143y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a924_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1264:1434:1606)(1299:1464:1633))
          (PORT IN8 (1256:1414:1575)(1287:1444:1603))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x136y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a925_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1863:2098:2337)(1985:2205:2430))
          (PORT IN7 (406:468:532)(393:449:506))
          (PORT IN8 (1247:1390:1534)(1294:1427:1564))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x140y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a926_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (388:445:504)(385:434:485))
          (PORT IN2 (1466:1627:1792)(1484:1639:1798))
          (PORT IN3 (1581:1780:1985)(1600:1783:1971))
          (PORT IN4 (1055:1188:1324)(1059:1181:1305))
          (PORT IN5 (928:1056:1188)(951:1069:1189))
          (PORT IN7 (1047:1185:1325)(1044:1165:1292))
          (PORT IN8 (1601:1817:2038)(1673:1888:2107))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x144y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a928_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1268:1433:1601)(1244:1376:1511))
          (PORT IN6 (934:1056:1180)(976:1093:1211))
          (PORT IN7 (932:1063:1196)(955:1078:1204))
          (PORT IN8 (1105:1251:1400)(1120:1259:1401))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x142y95
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a929_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (882:1009:1139)(911:1026:1143))
          (PORT IN2 (1596:1797:2004)(1661:1862:2066))
          (PORT IN3 (1594:1815:2038)(1649:1871:2098))
          (PORT IN5 (1491:1653:1819)(1512:1669:1827))
          (PORT IN8 (1385:1591:1802)(1424:1622:1826))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x142y96
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a930_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1510:1701:1894)(1551:1737:1928))
          (PORT IN2 (991:1116:1243)(1002:1126:1251))
          (PORT IN4 (1565:1768:1973)(1589:1783:1983))
          (PORT IN6 (1198:1365:1534)(1206:1356:1510))
          (PORT IN8 (765:865:967)(770:862:956))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x139y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a931_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (685:760:837)(685:751:818))
          (PORT IN6 (638:722:809)(647:725:804))
          (PORT IN7 (781:890:1002)(792:894:999))
          (PORT IN8 (727:841:955)(735:836:938))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x142y97
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a932_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2404:2658:2920)(2451:2686:2929))
          (PORT IN2 (1384:1571:1761)(1408:1582:1760))
          (PORT IN4 (1475:1656:1840)(1517:1694:1876))
          (PORT IN5 (1126:1254:1384)(1140:1254:1372))
          (PORT IN7 (1193:1364:1539)(1209:1367:1527))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x141y98
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a933_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1310:1477:1647)(1382:1542:1704))
          (PORT IN4 (1278:1444:1613)(1342:1502:1668))
          (PORT IN6 (894:1006:1121)(878:978:1079))
          (PORT IN7 (1666:1877:2093)(1724:1915:2110))
          (PORT IN8 (1227:1392:1561)(1229:1374:1522))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x133y93
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a934_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1031:1168:1307)(1024:1140:1259))
          (PORT IN4 (1212:1379:1546)(1206:1339:1476))
          (PORT IN6 (1586:1735:1888)(1633:1775:1922))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x140y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a935_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1791:2003:2222)(1846:2047:2253))
          (PORT IN7 (1411:1578:1747)(1460:1610:1766))
          (PORT IN8 (1127:1254:1382)(1181:1297:1416))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x138y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a936_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1251:1400:1552)(1253:1393:1534))
          (PORT IN6 (1210:1359:1511)(1226:1363:1503))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x129y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a937_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1575:1819:2066)(1654:1896:2141))
          (PORT IN3 (1570:1759:1951)(1636:1814:1997))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x140y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a938_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (951:1089:1228)(971:1097:1225))
          (PORT IN2 (1619:1801:1987)(1655:1833:2017))
          (PORT IN3 (959:1092:1228)(986:1119:1255))
          (PORT IN4 (1313:1468:1625)(1333:1477:1624))
          (PORT IN5 (915:1024:1135)(936:1042:1152))
          (PORT IN6 (381:435:489)(354:395:436))
          (PORT IN8 (1055:1191:1329)(1076:1212:1352))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x141y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a939_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (964:1090:1219)(989:1111:1236))
          (PORT IN2 (1622:1819:2021)(1659:1853:2051))
          (PORT IN3 (1261:1408:1557)(1256:1394:1534))
          (PORT IN4 (1619:1784:1952)(1665:1819:1978))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2a////    Pos: x133y81
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a940_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1086:1216:1349)(1070:1184:1301))
          (PORT IN4 (1042:1183:1326)(1036:1151:1268))
          (PORT IN6 (2385:2607:2836)(2468:2673:2886))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x140y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a941_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1374:1540:1710)(1471:1638:1808))
          (PORT IN7 (725:834:945)(729:825:923))
          (PORT IN8 (1172:1327:1486)(1164:1295:1432))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x138y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a942_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1443:1616:1792)(1464:1633:1803))
          (PORT IN2 (1399:1571:1747)(1437:1602:1770))
          (PORT IN3 (619:707:795)(619:703:787))
          (PORT IN4 (1554:1741:1931)(1555:1717:1882))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x137y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a943_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (386:441:496)(378:426:476))
          (PORT IN2 (1841:2057:2280)(1896:2101:2311))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///XOR/    Pos: x143y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a944_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (954:1081:1210)(994:1117:1243))
          (PORT IN2 (1496:1690:1886)(1592:1780:1972))
          (PORT IN3 (1118:1263:1411)(1131:1271:1412))
          (PORT IN4 (1094:1225:1359)(1132:1261:1392))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x139y102
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (936:1056:1178)(962:1076:1194))
          (PORT IN4 (901:1036:1173)(912:1030:1151))
          (PORT IN5 (1523:1707:1895)(1549:1721:1899))
          (PORT IN6 (902:1036:1173)(929:1053:1180))
          (PORT IN7 (1468:1653:1842)(1503:1676:1854))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x142y98
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a946_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1269:1442:1619)(1331:1495:1662))
          (PORT IN3 (1002:1138:1278)(987:1108:1232))
          (PORT IN4 (730:840:953)(743:840:941))
          (PORT IN6 (919:1041:1167)(932:1049:1168))
          (PORT IN8 (762:873:985)(767:878:990))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x134y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a947_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1558:1709:1865)(1577:1713:1853))
          (PORT IN7 (1232:1414:1598)(1245:1404:1569))
          (PORT IN8 (1203:1348:1495)(1210:1348:1489))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x134y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a948_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2044:2228:2413)(2116:2284:2456))
          (PORT IN4 (1756:1976:2200)(1824:2029:2235))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x130y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a949_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1689:1874:2062)(1753:1925:2098))
          (PORT IN2 (1610:1780:1954)(1684:1836:1991))
          (PORT IN3 (2075:2320:2569)(2217:2453:2695))
          (PORT IN4 (1863:2109:2361)(1932:2160:2393))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x130y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a951_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1871:2065:2262)(1950:2120:2293))
          (PORT IN7 (771:870:970)(788:879:971))
          (PORT IN8 (1201:1374:1551)(1219:1378:1540))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x128y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a952_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (715:790:866)(721:786:852))
          (PORT IN4 (1848:2063:2285)(1904:2101:2302))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x128y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a953_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2007:2231:2458)(2124:2355:2588))
          (PORT IN6 (3081:3409:3746)(3236:3536:3844))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x127y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a954_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2132:2340:2551)(2255:2448:2647))
          (PORT IN7 (566:648:731)(573:648:724))
          (PORT IN8 (952:1071:1193)(944:1044:1146))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x134y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a955_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1583:1752:1924)(1680:1838:1997))
          (PORT IN2 (1745:1942:2141)(1820:1987:2156))
          (PORT IN3 (1581:1756:1935)(1657:1814:1975))
          (PORT IN4 (1710:1928:2151)(1748:1941:2135))
          (PORT IN7 (1942:2152:2365)(2039:2243:2452))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x132y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a956_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2055:2236:2422)(2112:2271:2434))
          (PORT IN7 (1580:1784:1991)(1597:1780:1964))
          (PORT IN8 (744:850:957)(759:857:957))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x137y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a957_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2155:2381:2613)(2275:2496:2722))
          (PORT IN4 (1770:1974:2184)(1856:2051:2248))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x129y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a958_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2042:2259:2479)(2131:2327:2527))
          (PORT IN5 (1882:2109:2338)(1970:2191:2417))
          (PORT IN6 (1497:1698:1903)(1530:1713:1901))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_XOR////    Pos: x131y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a959_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1400:1544:1694)(1422:1553:1686))
          (PORT IN2 (1376:1553:1732)(1400:1567:1738))
          (PORT IN4 (715:823:934)(715:814:914))
          (PORT IN5 (1121:1266:1415)(1138:1274:1411))
          (PORT IN6 (1509:1692:1879)(1571:1749:1932))
          (PORT IN7 (1326:1468:1614)(1383:1511:1643))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ANDXOR////    Pos: x135y112
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a961_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1086:1217:1351)(1106:1233:1364))
          (PORT IN6 (917:1044:1172)(904:1014:1126))
          (PORT IN7 (1037:1180:1325)(1017:1131:1247))
          (PORT IN8 (573:656:740)(578:654:732))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x135y118
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a962_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (914:1019:1127)(942:1048:1156))
          (PORT IN3 (572:663:756)(564:640:717))
          (PORT IN5 (572:649:728)(558:622:688))
          (PORT IN6 (753:850:948)(759:846:935))
          (PORT IN7 (778:877:978)(803:898:994))
          (PORT IN8 (729:839:952)(749:850:953))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x137y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a963_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1310:1454:1602)(1360:1507:1657))
          (PORT IN2 (547:626:706)(537:607:678))
          (PORT IN3 (1378:1564:1753)(1400:1573:1747))
          (PORT IN4 (595:669:744)(592:657:724))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x139y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a964_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1255:1411:1568)(1323:1475:1629))
          (PORT IN8 (1519:1711:1907)(1540:1714:1894))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x138y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a965_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1597:1800:2009)(1678:1883:2093))
          (PORT IN4 (837:943:1052)(812:900:990))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x138y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a966_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1480:1657:1836)(1487:1650:1817))
          (PORT IN2 (1042:1190:1342)(1045:1179:1317))
          (PORT IN3 (406:472:538)(373:423:474))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x137y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a967_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (540:621:704)(560:638:717))
          (PORT IN6 (917:1046:1177)(948:1070:1194))
          (PORT IN7 (1079:1204:1330)(1099:1218:1340))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x142y116
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a968_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (570:651:733)(580:657:736))
          (PORT IN4 (1200:1346:1498)(1212:1346:1484))
          (PORT IN5 (754:860:966)(777:879:984))
          (PORT IN8 (1768:1962:2164)(1832:2027:2227))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x136y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a969_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1898:2112:2332)(1944:2150:2361))
          (PORT IN6 (1271:1429:1592)(1305:1460:1620))
          (PORT IN7 (945:1081:1219)(974:1103:1234))
          (PORT IN8 (975:1097:1222)(1009:1129:1252))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x135y116
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a970_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (938:1058:1178)(957:1070:1188))
          (PORT IN2 (1119:1259:1403)(1139:1273:1409))
          (PORT IN3 (943:1067:1191)(978:1097:1220))
          (PORT IN4 (569:662:756)(548:623:699))
          (PORT IN6 (1049:1202:1358)(1060:1199:1339))
          (PORT IN7 (554:639:724)(555:630:707))
          (PORT IN8 (1016:1166:1317)(1044:1186:1331))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x141y114
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a973_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1077:1214:1354)(1077:1194:1316))
          (PORT IN6 (1239:1396:1556)(1273:1425:1581))
          (PORT IN8 (1076:1201:1330)(1073:1185:1297))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x135y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a974_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1060:1195:1334)(1102:1228:1357))
          (PORT IN8 (1276:1452:1629)(1329:1504:1682))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x139y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a975_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1423:1594:1766)(1461:1632:1806))
          (PORT IN2 (376:435:494)(355:401:447))
          (PORT IN3 (563:644:727)(572:647:724))
          (PORT IN5 (753:862:973)(763:864:967))
          (PORT IN7 (604:692:782)(602:684:768))
          (PORT IN8 (1287:1471:1657)(1348:1523:1704))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x139y114
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a977_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (385:444:504)(377:427:478))
          (PORT IN3 (919:1028:1139)(914:1010:1110))
          (PORT IN5 (569:653:739)(551:621:692))
          (PORT IN6 (380:443:506)(373:427:482))
          (PORT IN8 (568:652:738)(554:625:698))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x142y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a978_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1244:1401:1562)(1280:1432:1588))
          (PORT IN4 (1100:1230:1363)(1126:1251:1379))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ICOMP////    Pos: x136y112
  (CELL (CELLTYPE "C_ICOMP")
    (INSTANCE _a979_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (797:896:998)(816:909:1005))
          (PORT IN6 (923:1056:1192)(947:1065:1186))
          (PORT IN7 (794:908:1024)(803:909:1016))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x137y113
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a980_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (394:462:531)(368:419:470))
          (PORT IN7 (1158:1285:1415)(1183:1302:1424))
          (PORT IN8 (749:834:921)(741:820:902))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x132y117
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a981_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (902:1045:1188)(889:1007:1125))
          (PORT IN4 (891:1012:1134)(896:1007:1118))
          (PORT IN5 (1089:1210:1335)(1110:1226:1346))
          (PORT IN6 (420:481:542)(410:459:510))
          (PORT IN7 (1241:1409:1579)(1246:1397:1554))
          (PORT IN8 (1067:1215:1364)(1076:1213:1352))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x126y113
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a982_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1182:1334:1489)(1183:1319:1459))
          (PORT IN3 (1653:1833:2015)(1697:1864:2034))
          (PORT IN4 (1947:2192:2443)(1980:2200:2425))
          (PORT IN6 (1223:1384:1547)(1272:1412:1554))
          (PORT IN8 (1783:2007:2236)(1821:2039:2262))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x134y116
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a983_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (564:647:731)(575:653:734))
          (PORT IN3 (765:872:979)(784:884:986))
          (PORT IN5 (374:439:505)(342:393:446))
          (PORT IN6 (551:630:710)(573:649:726))
          (PORT IN7 (1475:1659:1848)(1523:1705:1890))
          (PORT IN8 (749:859:972)(785:901:1018))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x133y116
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a984_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1390:1577:1770)(1416:1598:1784))
          (PORT IN4 (908:1022:1137)(910:1014:1121))
          (PORT IN5 (933:1044:1158)(952:1053:1157))
          (PORT IN6 (711:813:915)(707:795:884))
          (PORT IN7 (1398:1584:1774)(1451:1630:1813))
          (PORT IN8 (723:827:933)(731:826:924))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x137y112
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a985_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1310:1500:1693)(1349:1521:1698))
          (PORT IN4 (1256:1404:1558)(1267:1399:1535))
          (PORT IN5 (930:1064:1201)(937:1062:1190))
          (PORT IN6 (1208:1359:1511)(1205:1330:1456))
          (PORT IN8 (1841:2065:2296)(1937:2155:2378))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x130y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a986_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (578:665:755)(585:669:755))
          (PORT IN2 (1260:1433:1611)(1316:1479:1643))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_MX4a////    Pos: x127y113
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a987_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (915:1039:1166)(909:1022:1139))
          (PORT IN2 (949:1065:1183)(951:1062:1177))
          (PORT IN3 (608:689:771)(586:651:718))
          (PORT IN6 (1484:1632:1782)(1523:1653:1788))
          (PORT IN7 (1668:1885:2106)(1734:1947:2164))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x131y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a988_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1488:1679:1874)(1545:1733:1923))
          (PORT IN7 (1651:1841:2035)(1741:1926:2114))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x132y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a989_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (625:698:772)(623:687:752))
          (PORT IN2 (1371:1538:1710)(1415:1576:1741))
          (PORT IN4 (1462:1632:1803)(1518:1685:1855))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x129y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a990_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (958:1073:1190)(982:1085:1192))
          (PORT IN8 (1644:1847:2054)(1705:1899:2098))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x129y118
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a991_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (898:1016:1137)(910:1024:1139))
          (PORT IN3 (891:1000:1110)(879:976:1074))
          (PORT IN5 (593:667:744)(586:647:709))
          (PORT IN6 (1447:1594:1745)(1483:1617:1755))
          (PORT IN7 (412:468:526)(396:446:497))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x134y117
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a992_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (990:1127:1268)(979:1098:1222))
          (PORT IN3 (1165:1296:1431)(1196:1324:1452))
          (PORT IN4 (1000:1150:1302)(1027:1171:1318))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x134y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a993_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1806:2019:2235)(1904:2112:2323))
          (PORT IN8 (1381:1549:1719)(1390:1543:1701))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x132y116
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a994_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (858:982:1109)(861:976:1094))
          (PORT IN3 (388:445:503)(385:434:484))
          (PORT IN5 (388:453:519)(380:439:499))
          (PORT IN6 (548:624:702)(542:611:682))
          (PORT IN7 (772:861:950)(786:874:962))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x129y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a995_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1891:2098:2308)(1980:2183:2390))
          (PORT IN4 (416:476:537)(398:448:499))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x132y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a996_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (587:660:734)(566:627:689))
          (PORT IN2 (863:982:1105)(866:977:1092))
          (PORT IN3 (890:1015:1144)(918:1033:1150))
          (PORT IN4 (1576:1808:2044)(1621:1841:2065))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x138y110
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a997_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1516:1691:1871)(1598:1772:1951))
          (PORT IN4 (1710:1917:2129)(1802:2012:2227))
          (PORT IN6 (931:1058:1188)(967:1087:1209))
          (PORT IN7 (565:640:716)(561:624:688))
          (PORT IN8 (1055:1203:1353)(1054:1189:1325))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x135y111
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a998_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (898:1014:1134)(885:984:1086))
          (PORT IN3 (1231:1355:1481)(1251:1363:1477))
          (PORT IN5 (1116:1249:1388)(1132:1262:1395))
          (PORT IN6 (1351:1513:1680)(1338:1485:1636))
          (PORT IN8 (386:443:501)(360:406:453))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x131y114
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a999_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1097:1236:1380)(1111:1240:1372))
          (PORT IN4 (1087:1229:1373)(1105:1235:1368))
          (PORT IN6 (1134:1287:1441)(1157:1298:1443))
          (PORT IN7 (537:620:703)(528:602:679))
          (PORT IN8 (1429:1602:1782)(1454:1622:1793))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x130y113
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1000_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1388:1577:1769)(1374:1534:1697))
          (PORT IN3 (912:1048:1186)(937:1066:1199))
          (PORT IN5 (764:867:974)(756:849:943))
          (PORT IN7 (385:443:502)(361:405:450))
          (PORT IN8 (766:888:1013)(774:883:994))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x133y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1001_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (394:453:513)(365:410:455))
          (PORT IN3 (579:667:756)(558:630:704))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x129y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1002_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1708:1880:2056)(1734:1881:2032))
          (PORT IN5 (1103:1263:1425)(1121:1264:1410))
          (PORT IN6 (1229:1396:1564)(1212:1349:1491))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_XOR////    Pos: x140y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1003_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (698:807:917)(672:757:845))
          (PORT IN2 (1375:1516:1661)(1390:1513:1638))
          (PORT IN3 (1435:1623:1814)(1472:1648:1826))
          (PORT IN4 (541:629:719)(518:587:658))
          (PORT IN5 (1632:1828:2027)(1691:1878:2067))
          (PORT IN6 (893:1020:1149)(910:1032:1155))
          (PORT IN7 (1594:1760:1931)(1630:1783:1944))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x132y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1005_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1893:2132:2377)(1968:2194:2423))
          (PORT IN6 (778:878:980)(773:859:948))
          (PORT IN7 (1119:1244:1372)(1147:1266:1387))
          (PORT IN8 (1480:1639:1802)(1505:1645:1788))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x127y115
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1006_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1432:1604:1779)(1527:1695:1867))
          (PORT IN3 (545:630:717)(527:598:672))
          (PORT IN4 (532:618:705)(508:572:638))
          (PORT IN5 (561:648:738)(541:616:693))
          (PORT IN7 (1232:1360:1489)(1275:1396:1519))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x128y116
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1007_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1050:1183:1318)(1064:1187:1314))
          (PORT IN3 (766:875:987)(772:878:986))
          (PORT IN6 (570:649:729)(558:631:705))
          (PORT IN7 (951:1081:1214)(956:1077:1202))
          (PORT IN8 (410:472:535)(389:444:500))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x134y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1008_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (411:472:534)(409:465:522))
          (PORT IN2 (895:1014:1136)(926:1035:1145))
          (PORT IN3 (900:1023:1149)(930:1040:1154))
          (PORT IN4 (1456:1636:1820)(1508:1672:1841))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x133y111
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1009_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1562:1748:1937)(1573:1745:1923))
          (PORT IN3 (1843:2089:2337)(1953:2192:2435))
          (PORT IN4 (1307:1454:1605)(1331:1475:1621))
          (PORT IN6 (1117:1240:1368)(1138:1249:1364))
          (PORT IN7 (1432:1622:1816)(1468:1641:1820))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x136y111
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1010_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1158:1328:1500)(1171:1320:1473))
          (PORT IN4 (1099:1226:1358)(1084:1191:1302))
          (PORT IN5 (1391:1565:1746)(1390:1544:1702))
          (PORT IN7 (1895:2127:2363)(1989:2214:2444))
          (PORT IN8 (2019:2266:2521)(2126:2370:2620))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x132y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1011_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2032:2248:2469)(2108:2309:2516))
          (PORT IN7 (912:1037:1166)(941:1055:1173))
          (PORT IN8 (1701:1921:2147)(1749:1949:2152))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x135y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1012_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1468:1615:1765)(1539:1675:1814))
          (PORT IN7 (2379:2644:2916)(2422:2661:2908))
          (PORT IN8 (1267:1405:1546)(1317:1444:1573))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x130y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1013_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1275:1445:1619)(1344:1508:1674))
          (PORT IN3 (1378:1578:1783)(1400:1584:1771))
          (PORT IN4 (1204:1373:1545)(1226:1385:1546))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x113y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1014_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1389:1547:1707)(1430:1579:1731))
          (PORT IN3 (1118:1264:1412)(1150:1296:1445))
          (PORT IN4 (1626:1830:2040)(1666:1862:2064))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x118y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1015_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1409:1557:1708)(1462:1592:1727))
          (PORT IN7 (968:1109:1255)(978:1105:1235))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x126y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1016_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1715:1921:2132)(1771:1952:2138))
          (PORT IN2 (1066:1176:1287)(1080:1183:1288))
          (PORT IN3 (1154:1290:1431)(1181:1305:1433))
          (PORT IN5 (1327:1513:1703)(1331:1495:1661))
          (PORT IN6 (1082:1235:1390)(1146:1302:1460))
          (PORT IN7 (923:1054:1186)(931:1055:1184))
          (PORT IN8 (1183:1358:1537)(1211:1397:1588))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x129y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1018_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1345:1483:1625)(1390:1517:1647))
          (PORT IN5 (2045:2289:2540)(2101:2331:2569))
          (PORT IN6 (1251:1398:1550)(1245:1369:1498))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x130y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1019_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2063:2279:2500)(2139:2340:2547))
          (PORT IN3 (1816:2037:2260)(1909:2111:2320))
          (PORT IN4 (1049:1209:1371)(1061:1207:1355))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x119y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1020_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1968:2198:2436)(2027:2249:2476))
          (PORT IN6 (1613:1819:2028)(1663:1854:2050))
          (PORT IN7 (1313:1488:1666)(1381:1552:1726))
          (PORT IN8 (866:980:1098)(884:994:1107))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x129y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1021_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1310:1462:1618)(1356:1504:1656))
          (PORT IN6 (1575:1772:1973)(1599:1793:1989))
          (PORT IN7 (1119:1262:1407)(1173:1307:1445))
          (PORT IN8 (907:1014:1123)(937:1034:1134))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x129y114
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1022_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1329:1522:1722)(1365:1549:1738))
          (PORT IN3 (1291:1448:1609)(1320:1470:1624))
          (PORT IN5 (548:638:729)(513:584:656))
          (PORT IN6 (1597:1794:1998)(1597:1781:1969))
          (PORT IN8 (729:846:964)(719:813:910))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x128y115
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1023_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1411:1575:1745)(1460:1616:1776))
          (PORT IN2 (1056:1178:1302)(1100:1218:1337))
          (PORT IN4 (1725:1960:2200)(1755:1960:2170))
          (PORT IN6 (794:894:997)(806:900:996))
          (PORT IN8 (1450:1629:1813)(1460:1626:1796))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x112y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1024_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1377:1557:1741)(1420:1591:1765))
          (PORT IN7 (1570:1746:1926)(1631:1797:1965))
          (PORT IN8 (1493:1672:1854)(1544:1713:1885))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x135y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1025_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2046:2285:2528)(2143:2373:2605))
          (PORT IN7 (3049:3376:3708)(3200:3513:3837))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x117y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1026_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1430:1577:1729)(1466:1595:1729))
          (PORT IN2 (1429:1586:1747)(1456:1596:1739))
          (PORT IN3 (1320:1455:1593)(1351:1477:1607))
          (PORT IN4 (764:879:997)(770:870:972))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x129y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1028_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1861:2085:2314)(1931:2131:2334))
          (PORT IN5 (1135:1281:1431)(1183:1315:1453))
          (PORT IN6 (1444:1618:1796)(1480:1636:1797))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_XOR////    Pos: x120y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1029_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2261:2499:2744)(2407:2635:2869))
          (PORT IN7 (2420:2659:2904)(2509:2735:2963))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x106y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2139:2348:2558)(2266:2462:2663))
          (PORT IN6 (1673:1870:2070)(1681:1850:2021))
          (PORT IN7 (2229:2458:2691)(2339:2552:2768))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x128y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1031_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1976:2188:2405)(2095:2300:2510))
          (PORT IN7 (1064:1211:1364)(1061:1198:1336))
          (PORT IN8 (1697:1914:2135)(1754:1957:2163))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_XOR////    Pos: x116y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1032_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1789:2009:2234)(1856:2066:2281))
          (PORT IN6 (1624:1829:2037)(1675:1869:2067))
          (PORT IN7 (1782:2001:2223)(1846:2054:2268))
          (PORT IN8 (2021:2251:2487)(2080:2300:2523))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x123y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1033_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1375:1550:1728)(1452:1620:1791))
          (PORT IN7 (800:905:1010)(815:910:1009))
          (PORT IN8 (1441:1598:1759)(1459:1596:1737))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x124y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1034_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2241:2504:2772)(2336:2589:2847))
          (PORT IN3 (1582:1751:1922)(1669:1823:1978))
          (PORT IN4 (1648:1829:2017)(1706:1873:2043))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x109y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1035_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1519:1682:1850)(1579:1731:1887))
          (PORT IN8 (1788:2005:2226)(1851:2057:2265))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x113y82
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1036_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (973:1096:1220)(1006:1125:1246))
          (PORT IN4 (1685:1932:2184)(1690:1901:2117))
          (PORT IN6 (1595:1780:1968)(1665:1837:2015))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x134y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1037_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1362:1538:1716)(1388:1536:1687))
          (PORT IN7 (1001:1134:1270)(976:1087:1201))
          (PORT IN8 (1781:1952:2129)(1825:1976:2133))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x140y98
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1038_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (737:861:987)(712:808:906))
          (PORT IN2 (362:417:473)(335:378:421))
          (PORT IN5 (1988:2201:2419)(2088:2295:2505))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
    )))
 // C_MX2b////    Pos: x139y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1039_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1557:1742:1931)(1649:1818:1990))
          (PORT IN5 (1604:1816:2030)(1655:1863:2077))
          (PORT IN6 (1206:1375:1548)(1231:1392:1554))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x129y87
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1040_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2015:2246:2481)(2084:2290:2501))
          (PORT IN4 (1636:1833:2036)(1658:1848:2042))
          (PORT IN5 (1751:1972:2201)(1807:2009:2217))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
    )))
 // C_MX2b////    Pos: x139y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1041_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1374:1537:1704)(1450:1594:1741))
          (PORT IN7 (1185:1344:1506)(1249:1401:1554))
          (PORT IN8 (1330:1522:1719)(1364:1549:1738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x128y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1042_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1479:1644:1812)(1580:1737:1897))
          (PORT IN5 (1111:1240:1371)(1146:1270:1397))
          (PORT IN6 (1014:1153:1294)(990:1101:1215))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x141y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1043_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (769:865:962)(786:864:942))
          (PORT IN5 (1203:1369:1538)(1185:1329:1476))
          (PORT IN6 (1017:1138:1262)(1063:1176:1292))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x130y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1044_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1388:1586:1790)(1470:1655:1843))
          (PORT IN7 (1316:1466:1620)(1354:1496:1641))
          (PORT IN8 (372:428:485)(344:391:439))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x140y94
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1045_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (774:885:998)(779:880:983))
          (PORT IN4 (1835:2037:2245)(1907:2102:2301))
          (PORT IN5 (1756:1976:2200)(1866:2073:2283))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
    )))
 // C_MX2b////    Pos: x139y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1046_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1375:1544:1716)(1458:1607:1759))
          (PORT IN7 (388:444:500)(360:404:450))
          (PORT IN8 (1297:1447:1601)(1330:1473:1622))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x139y78
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1047_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1198:1361:1525)(1222:1370:1520))
          (PORT IN4 (908:1049:1192)(923:1048:1175))
          (PORT IN5 (1614:1807:2004)(1699:1882:2067))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
    )))
 // C_MX2b////    Pos: x139y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1048_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1218:1392:1569)(1282:1436:1593))
          (PORT IN7 (1424:1615:1809)(1486:1664:1847))
          (PORT IN8 (1583:1772:1965)(1658:1845:2037))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x131y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1049_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1464:1661:1862)(1534:1705:1878))
          (PORT IN7 (843:947:1053)(816:904:994))
          (PORT IN8 (955:1093:1234)(981:1111:1242))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x131y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1050_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1528:1726:1930)(1610:1783:1960))
          (PORT IN7 (1483:1685:1891)(1549:1744:1943))
          (PORT IN8 (914:1035:1159)(952:1069:1187))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x135y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1051_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1427:1597:1769)(1514:1662:1814))
          (PORT IN7 (737:841:948)(724:814:906))
          (PORT IN8 (1064:1192:1322)(1096:1206:1320))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x135y70
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1052_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (905:1036:1168)(912:1032:1153))
          (PORT IN2 (1298:1445:1594)(1314:1453:1595))
          (PORT IN5 (1737:1931:2129)(1825:2006:2190))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
    )))
 // C_MX2b////    Pos: x130y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1053_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1531:1690:1852)(1598:1742:1888))
          (PORT IN5 (745:867:992)(736:838:941))
          (PORT IN6 (1240:1406:1575)(1233:1371:1515))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x131y99
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1054_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1093:1253:1414)(1119:1272:1428))
          (PORT IN4 (1669:1899:2134)(1717:1922:2131))
          (PORT IN6 (1892:2097:2306)(2001:2200:2402))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x128y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1055_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1413:1586:1760)(1448:1606:1767))
          (PORT IN5 (1549:1774:2005)(1580:1794:2011))
          (PORT IN6 (1258:1406:1560)(1253:1379:1510))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x123y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1056_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1183:1327:1477)(1207:1346:1486))
          (PORT IN7 (389:452:517)(382:441:500))
          (PORT IN8 (1839:2052:2272)(1880:2083:2293))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x128y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1057_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1603:1794:1987)(1632:1799:1970))
          (PORT IN5 (1238:1416:1599)(1275:1436:1602))
          (PORT IN6 (1713:1904:2101)(1777:1950:2129))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x124y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1058_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2056:2273:2493)(2134:2329:2529))
          (PORT IN7 (595:681:769)(605:691:778))
          (PORT IN8 (1447:1649:1855)(1479:1662:1850))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x120y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1059_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1459:1613:1770)(1526:1675:1827))
          (PORT IN4 (1681:1872:2065)(1739:1924:2110))
          (PORT IN6 (1057:1174:1292)(1079:1182:1290))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x122y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1060_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1681:1882:2085)(1688:1851:2021))
          (PORT IN7 (595:674:755)(596:672:749))
          (PORT IN8 (1071:1229:1389)(1104:1257:1413))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x133y94
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1061_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1147:1281:1418)(1163:1285:1410))
          (PORT IN4 (1406:1590:1779)(1459:1630:1806))
          (PORT IN6 (1399:1562:1730)(1475:1641:1810))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x138y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1062_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1801:1982:2166)(1878:2041:2209))
          (PORT IN5 (1112:1241:1371)(1155:1274:1395))
          (PORT IN6 (745:856:969)(759:858:957))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x137y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1063_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1558:1749:1942)(1574:1756:1940))
          (PORT IN5 (392:446:502)(361:404:448))
          (PORT IN6 (1033:1164:1299)(1008:1117:1229))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x126y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1064_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1552:1738:1931)(1657:1845:2034))
          (PORT IN7 (1847:2100:2356)(1863:2078:2299))
          (PORT IN8 (1300:1456:1616)(1358:1517:1680))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x135y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1065_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1631:1834:2040)(1673:1864:2060))
          (PORT IN7 (588:659:733)(566:626:687))
          (PORT IN8 (1079:1203:1331)(1079:1188:1300))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x125y76
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1066_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (884:1013:1144)(893:1014:1136))
          (PORT IN2 (923:1047:1173)(942:1066:1193))
          (PORT IN6 (1210:1348:1490)(1273:1402:1533))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x133y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1067_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1870:2100:2334)(1904:2126:2354))
          (PORT IN5 (1672:1867:2065)(1693:1862:2035))
          (PORT IN6 (574:653:733)(570:643:718))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x129y79
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1068_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (754:868:984)(755:858:961))
          (PORT IN4 (900:1017:1137)(916:1032:1151))
          (PORT IN6 (1382:1533:1690)(1397:1527:1661))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x133y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1069_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1810:2016:2227)(1852:2037:2227))
          (PORT IN7 (1259:1433:1610)(1334:1505:1679))
          (PORT IN8 (1513:1717:1925)(1577:1760:1949))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x134y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1070_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1510:1700:1892)(1588:1755:1926))
          (PORT IN7 (1401:1586:1774)(1434:1604:1779))
          (PORT IN8 (1566:1779:1992)(1600:1786:1976))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x131y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1071_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2048:2251:2458)(2110:2295:2485))
          (PORT IN7 (1331:1503:1679)(1369:1539:1712))
          (PORT IN8 (1176:1349:1526)(1180:1332:1489))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x129y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1072_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1238:1388:1538)(1256:1387:1521))
          (PORT IN7 (1659:1867:2079)(1707:1916:2130))
          (PORT IN8 (1112:1257:1406)(1141:1279:1421))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x130y74
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1073_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (753:857:964)(770:869:971))
          (PORT IN4 (1421:1610:1802)(1473:1659:1848))
          (PORT IN6 (2067:2257:2452)(2167:2343:2525))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x123y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1074_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2178:2378:2581)(2228:2399:2573))
          (PORT IN7 (1234:1401:1570)(1236:1381:1529))
          (PORT IN8 (1219:1391:1566)(1249:1403:1560))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x129y78
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1075_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1066:1225:1388)(1076:1216:1359))
          (PORT IN4 (1084:1236:1392)(1113:1261:1415))
          (PORT IN6 (2312:2567:2828)(2477:2733:2995))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x127y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1076_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1794:1983:2177)(1894:2073:2256))
          (PORT IN5 (1868:2081:2298)(1960:2161:2368))
          (PORT IN6 (1609:1831:2060)(1684:1898:2117))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x131y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1077_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1686:1889:2097)(1727:1917:2112))
          (PORT IN5 (755:886:1019)(734:836:940))
          (PORT IN6 (1272:1452:1633)(1294:1458:1624))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x130y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1078_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1793:1988:2189)(1842:2023:2207))
          (PORT IN7 (1463:1648:1837)(1517:1698:1882))
          (PORT IN8 (1983:2198:2419)(2105:2311:2521))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x129y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1079_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1458:1632:1810)(1489:1648:1811))
          (PORT IN5 (1396:1591:1790)(1417:1601:1790))
          (PORT IN6 (2273:2560:2857)(2359:2633:2914))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x127y91
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1080_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1441:1617:1798)(1485:1661:1842))
          (PORT IN4 (1485:1679:1874)(1515:1687:1865))
          (PORT IN5 (1871:2099:2333)(1921:2140:2364))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
    )))
 // C_MX2b////    Pos: x133y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1081_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1210:1359:1512)(1225:1350:1479))
          (PORT IN5 (919:1054:1190)(942:1066:1192))
          (PORT IN6 (1103:1226:1352)(1116:1225:1336))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x125y78
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1082_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1091:1236:1387)(1110:1254:1399))
          (PORT IN4 (1288:1450:1616)(1308:1451:1598))
          (PORT IN5 (1621:1849:2081)(1708:1928:2150))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
    )))
 // C_MX2b////    Pos: x123y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1083_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (598:672:747)(601:667:733))
          (PORT IN7 (1278:1435:1595)(1303:1445:1590))
          (PORT IN8 (1698:1875:2055)(1745:1903:2063))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x125y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1084_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (861:975:1094)(853:950:1050))
          (PORT IN7 (926:1062:1201)(952:1081:1213))
          (PORT IN8 (1047:1189:1334)(1025:1143:1263))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x122y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1085_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1828:2098:2378)(1868:2122:2384))
          (PORT IN5 (543:627:713)(527:602:680))
          (PORT IN7 (1350:1501:1657)(1360:1489:1623))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x121y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1086_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (893:989:1087)(899:975:1053))
          (PORT IN6 (928:1052:1180)(944:1064:1185))
          (PORT IN8 (1183:1321:1462)(1209:1338:1470))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x119y82
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1087_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1357:1510:1665)(1399:1554:1710))
          (PORT IN4 (1676:1847:2022)(1737:1897:2061))
          (PORT IN8 (2155:2415:2681)(2254:2503:2757))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x119y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1088_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (857:986:1119)(859:973:1090))
          (PORT IN5 (955:1082:1211)(990:1108:1228))
          (PORT IN7 (1514:1728:1949)(1516:1702:1893))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x116y80
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1089_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1570:1762:1959)(1576:1754:1936))
          (PORT IN3 (1431:1618:1811)(1514:1696:1881))
          (PORT IN8 (1724:1936:2157)(1774:1974:2180))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x120y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1090_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1916:2128:2343)(2012:2199:2390))
          (PORT IN5 (586:677:770)(568:649:730))
          (PORT IN7 (2195:2434:2678)(2342:2570:2803))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x115y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1091_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1303:1463:1627)(1350:1495:1645))
          (PORT IN5 (1578:1741:1910)(1617:1767:1921))
          (PORT IN7 (972:1093:1218)(1031:1151:1273))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x114y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1092_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2576:2868:3166)(2690:2962:3241))
          (PORT IN5 (951:1081:1213)(1002:1134:1268))
          (PORT IN7 (388:449:512)(378:432:488))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x130y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1093_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1326:1474:1625)(1380:1515:1653))
          (PORT IN7 (1221:1381:1543)(1240:1397:1559))
          (PORT IN8 (1181:1331:1485)(1217:1349:1483))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x135y96
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1094_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1355:1552:1751)(1325:1484:1648))
          (PORT IN2 (1051:1197:1347)(1063:1203:1348))
          (PORT IN6 (2226:2466:2714)(2329:2556:2792))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x131y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1095_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1743:1933:2125)(1839:2017:2198))
          (PORT IN5 (1159:1297:1439)(1199:1333:1469))
          (PORT IN6 (1176:1343:1514)(1161:1300:1442))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x125y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1096_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1631:1866:2105)(1655:1864:2078))
          (PORT IN4 (1024:1150:1279)(1033:1152:1273))
          (PORT IN6 (1562:1757:1956)(1651:1842:2037))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x132y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1097_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2009:2184:2365)(2050:2200:2357))
          (PORT IN7 (574:649:725)(561:624:689))
          (PORT IN8 (1380:1573:1771)(1419:1600:1786))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x121y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1098_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1881:2084:2289)(1951:2130:2315))
          (PORT IN5 (1318:1485:1656)(1376:1535:1695))
          (PORT IN6 (811:921:1032)(798:901:1004))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x129y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1099_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1701:1876:2054)(1727:1877:2032))
          (PORT IN5 (1556:1751:1948)(1609:1779:1955))
          (PORT IN6 (913:1027:1143)(899:999:1101))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x127y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1931:2145:2361)(2038:2237:2442))
          (PORT IN7 (1524:1718:1914)(1570:1753:1940))
          (PORT IN8 (1088:1235:1384)(1098:1236:1375))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x138y93
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (949:1081:1217)(967:1095:1224))
          (PORT IN4 (1628:1810:1997)(1658:1821:1989))
          (PORT IN5 (1888:2081:2280)(1951:2126:2306))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
    )))
 // C_MX2b////    Pos: x137y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2023:2238:2456)(2105:2302:2504))
          (PORT IN7 (1320:1491:1668)(1385:1556:1731))
          (PORT IN8 (1574:1783:1994)(1600:1800:2004))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x137y80
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (898:1034:1173)(897:1019:1145))
          (PORT IN4 (1368:1554:1746)(1428:1618:1813))
          (PORT IN5 (1687:1889:2097)(1751:1930:2115))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
    )))
 // C_MX2b////    Pos: x139y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1270:1431:1596)(1345:1487:1632))
          (PORT IN7 (1411:1600:1793)(1475:1652:1836))
          (PORT IN8 (1439:1640:1846)(1447:1626:1809))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x134y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1706:1926:2150)(1823:2022:2225))
          (PORT IN7 (1001:1134:1270)(976:1087:1201))
          (PORT IN8 (769:873:980)(793:897:1004))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x130y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1820:2036:2258)(1944:2152:2364))
          (PORT IN7 (1286:1456:1631)(1351:1518:1689))
          (PORT IN8 (558:638:719)(566:642:720))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x133y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1771:1991:2217)(1830:2025:2222))
          (PORT IN7 (1142:1294:1450)(1184:1328:1473))
          (PORT IN8 (753:854:957)(781:877:975))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x132y72
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1513:1663:1815)(1529:1660:1796))
          (PORT IN2 (598:685:773)(610:691:773))
          (PORT IN5 (2317:2575:2839)(2416:2660:2911))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
    )))
 // C_MX2b////    Pos: x129y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2352:2651:2959)(2429:2709:2993))
          (PORT IN5 (1128:1289:1452)(1142:1286:1432))
          (PORT IN6 (1379:1573:1768)(1396:1574:1755))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x134y96
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1498:1663:1831)(1510:1663:1820))
          (PORT IN4 (1567:1735:1907)(1592:1737:1883))
          (PORT IN6 (1563:1749:1940)(1666:1859:2055))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x130y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1542:1740:1943)(1566:1738:1914))
          (PORT IN5 (1986:2214:2448)(2087:2315:2550))
          (PORT IN6 (1589:1776:1971)(1594:1765:1938))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x125y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1466:1629:1797)(1562:1721:1883))
          (PORT IN7 (942:1073:1207)(973:1098:1224))
          (PORT IN8 (1579:1758:1939)(1607:1765:1929))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x130y80
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1113_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1259:1446:1636)(1267:1435:1603))
          (PORT IN5 (1752:1957:2166)(1813:2003:2196))
          (PORT IN6 (1476:1651:1832)(1519:1687:1858))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x124y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1531:1730:1935)(1611:1807:2004))
          (PORT IN7 (901:1023:1149)(899:1017:1136))
          (PORT IN8 (1647:1857:2071)(1706:1904:2107))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x122y88
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1278:1434:1593)(1300:1442:1588))
          (PORT IN4 (2076:2301:2531)(2160:2373:2588))
          (PORT IN6 (1404:1610:1820)(1416:1596:1778))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x123y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1714:1936:2164)(1734:1927:2124))
          (PORT IN7 (975:1098:1224)(1004:1124:1246))
          (PORT IN8 (1085:1246:1411)(1109:1261:1415))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x120y87
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1851:2058:2272)(1915:2109:2308))
          (PORT IN4 (1660:1862:2070)(1696:1884:2077))
          (PORT IN6 (1738:1929:2121)(1837:2012:2189))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x122y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1884:2094:2306)(2009:2206:2406))
          (PORT IN7 (722:831:942)(718:821:926))
          (PORT IN8 (1438:1599:1764)(1487:1640:1799))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x117y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1665:1857:2054)(1748:1924:2102))
          (PORT IN7 (1476:1642:1812)(1545:1702:1864))
          (PORT IN8 (2316:2581:2854)(2387:2633:2885))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x115y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1875:2095:2321)(1967:2166:2369))
          (PORT IN7 (1491:1658:1828)(1546:1699:1854))
          (PORT IN8 (974:1096:1222)(998:1109:1222))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x114y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1967:2178:2396)(2036:2224:2417))
          (PORT IN7 (1351:1521:1695)(1426:1587:1751))
          (PORT IN8 (1230:1385:1542)(1304:1452:1601))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x115y75
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1419:1602:1789)(1485:1659:1835))
          (PORT IN4 (732:839:947)(741:838:938))
          (PORT IN6 (1814:2031:2255)(1869:2079:2293))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x115y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1698:1889:2085)(1797:1972:2150))
          (PORT IN5 (1801:2003:2210)(1904:2098:2300))
          (PORT IN6 (996:1138:1284)(980:1102:1227))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x115y76
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1923:2134:2351)(1980:2187:2400))
          (PORT IN2 (687:800:915)(662:749:837))
          (PORT IN6 (2385:2666:2953)(2485:2751:3023))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x126y82
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1535:1698:1861)(1594:1735:1880))
          (PORT IN7 (1722:1911:2108)(1819:2008:2200))
          (PORT IN8 (1080:1213:1348)(1095:1226:1359))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///AND/    Pos: x135y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1126_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1416:1567:1720)(1441:1580:1725))
          (PORT IN2 (1970:2176:2386)(2071:2259:2452))
          (PORT IN3 (720:816:913)(720:798:879))
          (PORT IN4 (1658:1849:2045)(1767:1961:2160))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x127y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2119:2340:2566)(2220:2419:2625))
          (PORT IN7 (1411:1593:1779)(1423:1597:1776))
          (PORT IN8 (1688:1903:2124)(1722:1910:2104))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x130y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (954:1076:1199)(973:1081:1192))
          (PORT IN7 (1362:1531:1704)(1423:1577:1738))
          (PORT IN8 (1822:2042:2264)(1843:2025:2210))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x124y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1921:2128:2341)(2014:2200:2391))
          (PORT IN7 (1962:2165:2372)(2019:2204:2393))
          (PORT IN8 (565:643:723)(558:628:700))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x124y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (918:1009:1101)(918:990:1065))
          (PORT IN7 (1844:2059:2281)(1900:2103:2310))
          (PORT IN8 (1115:1266:1421)(1180:1328:1479))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x126y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1084:1195:1308)(1104:1201:1302))
          (PORT IN7 (2112:2358:2607)(2192:2423:2659))
          (PORT IN8 (1870:2111:2357)(1930:2153:2381))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x123y78
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1610:1792:1979)(1687:1855:2028))
          (PORT IN5 (2025:2231:2444)(2147:2348:2554))
          (PORT IN6 (843:952:1064)(826:919:1015))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x125y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (895:983:1072)(896:967:1041))
          (PORT IN5 (1848:2035:2230)(1925:2102:2283))
          (PORT IN6 (1102:1238:1378)(1118:1244:1374))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x146y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1417:1584:1755)(1494:1660:1830))
          (PORT IN8 (1577:1792:2012)(1608:1806:2008))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x125y100
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1430:1610:1791)(1460:1619:1783))
          (PORT IN4 (1094:1205:1319)(1133:1233:1337))
          (PORT IN6 (1456:1604:1757)(1493:1634:1778))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x135y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1136_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2101:2299:2504)(2154:2332:2516))
          (PORT IN3 (2170:2373:2580)(2284:2466:2656))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x104y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1777:1982:2193)(1856:2052:2251))
          (PORT IN5 (1278:1428:1580)(1282:1408:1538))
          (PORT IN6 (1106:1247:1393)(1113:1245:1380))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x121y101
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1563:1734:1908)(1589:1742:1899))
          (PORT IN4 (1262:1437:1615)(1325:1496:1670))
          (PORT IN6 (1538:1690:1848)(1583:1730:1881))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x122y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1267:1411:1557)(1321:1454:1588))
          (PORT IN7 (1698:1921:2149)(1745:1958:2177))
          (PORT IN8 (545:625:707)(536:607:679))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x123y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1252:1395:1539)(1304:1432:1563))
          (PORT IN7 (1489:1638:1793)(1516:1653:1796))
          (PORT IN8 (1427:1608:1791)(1447:1611:1778))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x114y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1507:1736:1967)(1545:1757:1975))
          (PORT IN5 (1562:1753:1947)(1674:1863:2057))
          (PORT IN7 (1887:2123:2366)(1973:2198:2426))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x128y100
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1057:1181:1306)(1103:1222:1342))
          (PORT IN5 (1503:1700:1900)(1516:1685:1856))
          (PORT IN6 (775:856:938)(784:856:929))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x109y100
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1752:1964:2182)(1793:1989:2188))
          (PORT IN2 (718:816:917)(724:813:904))
          (PORT IN6 (1585:1773:1964)(1631:1800:1972))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x121y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1502:1660:1824)(1523:1664:1809))
          (PORT IN5 (928:1030:1134)(973:1071:1171))
          (PORT IN6 (1253:1424:1597)(1298:1470:1645))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x115y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1145_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1390:1547:1709)(1389:1530:1675))
          (PORT IN4 (1743:1947:2157)(1838:2029:2224))
          (PORT IN6 (905:1035:1167)(935:1059:1183))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x124y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1393:1559:1726)(1447:1596:1748))
          (PORT IN7 (1438:1602:1769)(1463:1611:1762))
          (PORT IN8 (1791:2001:2216)(1901:2104:2311))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x110y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1096:1233:1372)(1090:1208:1326))
          (PORT IN7 (2155:2379:2610)(2215:2420:2631))
          (PORT IN8 (375:436:497)(346:394:442))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x116y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1449:1615:1784)(1514:1666:1820))
          (PORT IN7 (1315:1466:1622)(1392:1543:1695))
          (PORT IN8 (1663:1896:2135)(1709:1927:2150))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x106y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1267:1412:1559)(1328:1463:1600))
          (PORT IN6 (1374:1551:1732)(1412:1563:1717))
          (PORT IN8 (1401:1572:1746)(1469:1624:1783))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x122y93
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1706:1899:2097)(1806:1996:2192))
          (PORT IN2 (1599:1776:1959)(1616:1773:1933))
          (PORT IN6 (2214:2478:2747)(2280:2536:2798))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x111y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1373:1571:1774)(1423:1620:1821))
          (PORT IN5 (1623:1811:2002)(1678:1851:2026))
          (PORT IN6 (1365:1529:1696)(1380:1526:1674))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x142y103
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1826:2017:2212)(1880:2051:2227))
          (PORT IN4 (1400:1537:1677)(1433:1547:1662))
          (PORT IN6 (1444:1614:1788)(1477:1635:1796))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x114y104
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1275:1435:1599)(1323:1466:1612))
          (PORT IN5 (1351:1495:1643)(1367:1491:1617))
          (PORT IN7 (2433:2725:3024)(2544:2819:3102))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x140y105
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1388:1550:1717)(1463:1619:1779))
          (PORT IN5 (1752:1976:2200)(1832:2036:2247))
          (PORT IN6 (1437:1626:1818)(1489:1662:1838))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x127y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1774:1978:2186)(1821:2006:2198))
          (PORT IN5 (1531:1708:1888)(1547:1691:1842))
          (PORT IN7 (955:1080:1208)(934:1031:1129))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x136y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1287:1454:1624)(1316:1468:1624))
          (PORT IN5 (1065:1189:1315)(1087:1199:1314))
          (PORT IN6 (1357:1540:1726)(1369:1522:1679))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x121y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1745:1948:2157)(1785:1966:2150))
          (PORT IN4 (903:1026:1151)(914:1023:1135))
          (PORT IN6 (1301:1453:1609)(1335:1483:1632))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x124y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1394:1561:1730)(1450:1601:1755))
          (PORT IN7 (1078:1204:1332)(1102:1223:1344))
          (PORT IN8 (1538:1728:1921)(1615:1799:1987))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x110y103
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2342:2576:2816)(2408:2625:2850))
          (PORT IN4 (744:841:938)(776:867:961))
          (PORT IN6 (1825:2007:2194)(1897:2068:2241))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x136y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (944:1047:1153)(941:1034:1129))
          (PORT IN5 (1472:1652:1837)(1553:1722:1894))
          (PORT IN7 (1634:1824:2019)(1726:1908:2098))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x115y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1192:1372:1554)(1215:1380:1548))
          (PORT IN5 (1731:1923:2120)(1825:2003:2186))
          (PORT IN7 (2094:2328:2565)(2226:2448:2677))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x132y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1264:1410:1561)(1280:1420:1562))
          (PORT IN5 (1686:1854:2025)(1744:1899:2058))
          (PORT IN6 (1612:1791:1972)(1633:1785:1943))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x115y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (764:866:969)(790:888:987))
          (PORT IN7 (586:672:760)(577:654:734))
          (PORT IN8 (1744:1954:2166)(1843:2048:2261))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x131y98
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1593:1791:1993)(1655:1840:2031))
          (PORT IN2 (2100:2338:2582)(2174:2407:2643))
          (PORT IN6 (2023:2283:2548)(2069:2313:2563))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x113y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1241:1416:1595)(1252:1413:1576))
          (PORT IN5 (1392:1559:1729)(1402:1560:1721))
          (PORT IN6 (1361:1531:1706)(1377:1532:1692))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x130y90
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1930:2126:2326)(2035:2218:2407))
          (PORT IN4 (1463:1625:1789)(1536:1693:1854))
          (PORT IN6 (1777:1993:2214)(1844:2064:2288))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x110y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1399:1539:1683)(1476:1607:1739))
          (PORT IN5 (1082:1202:1324)(1101:1218:1338))
          (PORT IN7 (1495:1661:1831)(1558:1705:1858))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x139y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (573:652:732)(578:653:731))
          (PORT IN7 (1088:1237:1388)(1143:1289:1438))
          (PORT IN8 (1626:1792:1964)(1655:1814:1976))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x128y102
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1937:2172:2410)(2046:2276:2513))
          (PORT IN6 (956:1076:1199)(943:1043:1145))
          (PORT IN8 (1654:1835:2020)(1711:1871:2035))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x137y96
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (829:937:1047)(815:911:1008))
          (PORT IN7 (1444:1603:1767)(1447:1587:1731))
          (PORT IN8 (683:795:909)(691:787:885))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x136y100
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1171_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (775:880:988)(792:892:994))
          (PORT IN2 (752:859:967)(770:865:962))
          (PORT IN6 (1917:2122:2332)(2010:2199:2394))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x138y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1011:1142:1275)(1020:1143:1267))
          (PORT IN7 (1769:1982:2202)(1882:2094:2310))
          (PORT IN8 (1557:1741:1930)(1618:1793:1971))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x126y100
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (566:650:735)(559:636:715))
          (PORT IN4 (1360:1549:1743)(1364:1527:1694))
          (PORT IN6 (2001:2220:2444)(2087:2295:2506))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x132y99
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (903:1028:1157)(953:1071:1193))
          (PORT IN7 (1749:1954:2163)(1818:2017:2221))
          (PORT IN8 (1056:1213:1373)(1079:1224:1375))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x124y101
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1520:1683:1850)(1601:1756:1915))
          (PORT IN5 (1351:1528:1706)(1396:1551:1709))
          (PORT IN6 (1727:1917:2110)(1810:1987:2169))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x135y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (713:824:937)(720:821:923))
          (PORT IN7 (1478:1636:1798)(1548:1687:1830))
          (PORT IN8 (1358:1553:1752)(1381:1553:1729))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x122y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1177_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (751:854:958)(777:879:983))
          (PORT IN6 (1592:1773:1962)(1622:1796:1975))
          (PORT IN8 (1569:1762:1961)(1592:1772:1957))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x132y83
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1736:1912:2092)(1779:1936:2097))
          (PORT IN4 (1616:1811:2007)(1737:1935:2137))
          (PORT IN6 (1636:1808:1986)(1672:1829:1988))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x112y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1179_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1394:1560:1731)(1454:1614:1777))
          (PORT IN5 (1486:1681:1879)(1538:1719:1904))
          (PORT IN6 (1761:1993:2229)(1862:2088:2319))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x136y92
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1937:2125:2316)(2018:2190:2369))
          (PORT IN4 (1616:1785:1959)(1626:1770:1921))
          (PORT IN6 (782:879:978)(810:903:999))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x122y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1397:1607:1821)(1442:1637:1835))
          (PORT IN5 (411:472:534)(391:444:498))
          (PORT IN7 (1779:1968:2162)(1846:2029:2214))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x132y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1436:1607:1781)(1450:1594:1744))
          (PORT IN5 (1626:1825:2027)(1677:1861:2048))
          (PORT IN6 (1960:2177:2398)(2022:2218:2419))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x113y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1183_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1945:2138:2337)(2019:2197:2379))
          (PORT IN5 (1706:1906:2111)(1761:1941:2126))
          (PORT IN7 (1356:1500:1648)(1359:1481:1607))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x134y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1213:1368:1525)(1257:1399:1544))
          (PORT IN5 (1421:1599:1781)(1474:1654:1836))
          (PORT IN6 (1098:1212:1329)(1132:1236:1344))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x119y105
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1185_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (941:1078:1217)(947:1067:1190))
          (PORT IN2 (1455:1622:1793)(1453:1597:1747))
          (PORT IN6 (1556:1725:1898)(1565:1712:1862))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x135y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (761:860:961)(775:868:964))
          (PORT IN7 (914:1047:1181)(929:1052:1177))
          (PORT IN8 (1043:1188:1337)(1097:1237:1380))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2a////    Pos: x132y100
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1187_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1479:1655:1836)(1494:1653:1817))
          (PORT IN2 (406:469:533)(393:447:502))
          (PORT IN6 (2217:2457:2705)(2306:2525:2753))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x133y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1742:1961:2188)(1803:2014:2229))
          (PORT IN5 (1615:1812:2014)(1649:1822:2001))
          (PORT IN6 (1226:1359:1495)(1263:1391:1520))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x121y107
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1482:1653:1826)(1533:1694:1857))
          (PORT IN5 (1421:1578:1739)(1431:1579:1731))
          (PORT IN7 (603:676:750)(598:662:726))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x131y103
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1318:1483:1653)(1338:1477:1620))
          (PORT IN7 (1725:1929:2137)(1767:1958:2153))
          (PORT IN8 (1575:1789:2009)(1638:1847:2060))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x118y110
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1152:1277:1404)(1202:1319:1439))
          (PORT IN5 (1022:1148:1276)(1049:1163:1281))
          (PORT IN6 (550:629:709)(541:614:690))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x134y102
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1822:2018:2219)(1922:2111:2303))
          (PORT IN2 (1713:1970:2232)(1721:1944:2170))
          (PORT IN6 (2053:2319:2589)(2118:2361:2610))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x115y93
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (731:839:949)(745:843:941))
          (PORT IN5 (1225:1379:1536)(1250:1404:1562))
          (PORT IN6 (1596:1751:1910)(1671:1811:1954))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2a////    Pos: x126y97
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1735:1915:2099)(1812:1986:2164))
          (PORT IN4 (1863:2045:2234)(1912:2073:2239))
          (PORT IN6 (2267:2533:2804)(2351:2608:2870))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x112y86
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1195_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1268:1455:1644)(1297:1473:1652))
          (PORT IN6 (2937:3262:3598)(3066:3353:3646))
          (PORT IN8 (1534:1726:1920)(1566:1743:1922))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x130y97
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1150:1276:1405)(1157:1270:1386))
          (PORT IN7 (940:1061:1184)(997:1118:1241))
          (PORT IN8 (1529:1725:1925)(1582:1761:1943))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x118y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1197_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1382:1554:1731)(1439:1604:1773))
          (PORT IN5 (970:1078:1188)(984:1088:1194))
          (PORT IN7 (1255:1404:1555)(1303:1437:1573))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x127y98
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1290:1411:1535)(1311:1419:1531))
          (PORT IN5 (1714:1934:2160)(1758:1955:2157))
          (PORT IN7 (1497:1671:1848)(1565:1717:1873))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2a////    Pos: x107y91
  (CELL (CELLTYPE "C_MX2a")
    (INSTANCE _a1199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1546:1756:1970)(1617:1807:2001))
          (PORT IN2 (2063:2314:2567)(2096:2312:2532))
          (PORT IN6 (1262:1393:1525)(1297:1422:1551))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x146y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1673:1885:2102)(1740:1940:2144))
          (PORT IN8 (1252:1424:1599)(1296:1464:1634))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x146y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1201_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1487:1675:1867)(1532:1704:1879))
          (PORT IN4 (885:1015:1148)(909:1026:1145))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x147y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (397:455:515)(367:411:456))
          (PORT IN6 (1128:1278:1430)(1162:1300:1441))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR////    Pos: x145y94
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1203_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1505:1674:1848)(1528:1677:1829))
          (PORT IN3 (741:843:947)(780:881:986))
          (PORT IN6 (1088:1225:1366)(1094:1218:1344))
          (PORT IN7 (734:837:941)(770:872:978))
          (PORT IN8 (877:1010:1146)(920:1044:1170))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x149y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1206_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (940:1077:1216)(966:1091:1218))
          (PORT IN3 (903:1007:1111)(926:1021:1118))
          (PORT IN4 (1099:1214:1332)(1128:1233:1341))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x147y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1207_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1401:1590:1784)(1467:1660:1856))
          (PORT IN3 (934:1069:1209)(960:1086:1215))
          (PORT IN4 (936:1079:1225)(946:1073:1204))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x146y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (745:853:961)(748:848:949))
          (PORT IN7 (921:1055:1192)(943:1074:1207))
          (PORT IN8 (738:844:952)(747:846:946))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x147y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1117:1248:1383)(1111:1230:1352))
          (PORT IN7 (560:645:731)(570:651:734))
          (PORT IN8 (1091:1220:1353)(1090:1199:1310))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x145y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1211_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (398:459:522)(364:411:459))
          (PORT IN3 (1196:1381:1570)(1253:1428:1606))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x148y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1212_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (366:428:491)(344:391:438))
          (PORT IN7 (741:849:958)(756:854:954))
          (PORT IN8 (696:800:905)(704:797:891))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x147y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1213_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1281:1462:1648)(1336:1512:1691))
          (PORT IN3 (379:439:501)(356:404:452))
          (PORT IN4 (954:1077:1203)(975:1091:1210))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x147y96
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (391:450:509)(379:429:480))
          (PORT IN6 (577:651:725)(564:622:681))
          (PORT IN8 (1170:1308:1449)(1196:1321:1452))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x145y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1217_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (960:1072:1186)(959:1061:1164))
          (PORT IN2 (1092:1221:1351)(1092:1207:1322))
          (PORT IN3 (1651:1836:2024)(1715:1899:2085))
          (PORT IN4 (391:448:507)(362:407:453))
          (PORT IN5 (394:452:511)(370:417:464))
          (PORT IN6 (867:1003:1140)(873:1002:1132))
          (PORT IN7 (1219:1379:1542)(1248:1401:1557))
          (PORT IN8 (1329:1490:1654)(1415:1569:1727))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x145y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1219_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (924:1058:1195)(950:1071:1195))
          (PORT IN3 (1343:1519:1700)(1406:1576:1747))
          (PORT IN4 (1200:1371:1546)(1198:1350:1506))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x148y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1220_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (563:640:720)(556:618:680))
          (PORT IN7 (757:862:968)(766:864:965))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x148y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1222_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (861:984:1110)(876:994:1114))
          (PORT IN3 (564:644:724)(551:621:693))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x147y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (707:808:911)(711:807:904))
          (PORT IN7 (569:652:736)(576:651:729))
          (PORT IN8 (733:830:930)(742:827:916))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x146y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1224_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:643:727)(540:612:685))
          (PORT IN3 (994:1132:1271)(976:1088:1203))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x147y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1226_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (590:664:740)(601:664:728))
          (PORT IN3 (1038:1169:1302)(1073:1192:1313))
          (PORT IN4 (868:1003:1141)(864:984:1105))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x145y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (929:1062:1196)(944:1072:1201))
          (PORT IN7 (745:856:970)(748:852:958))
          (PORT IN8 (915:1044:1175)(938:1063:1190))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x145y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1229_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (731:839:947)(724:823:923))
          (PORT IN3 (548:635:724)(531:607:684))
          (PORT IN4 (725:831:938)(727:824:923))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x148y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (754:865:976)(766:871:978))
          (PORT IN3 (1283:1455:1630)(1302:1462:1625))
          (PORT IN4 (371:430:490)(349:399:450))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x147y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1232_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (796:895:995)(826:919:1014))
          (PORT IN7 (901:1035:1171)(926:1058:1191))
          (PORT IN8 (755:864:974)(768:869:971))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x146y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1233_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (582:665:751)(588:668:749))
          (PORT IN3 (889:1010:1133)(867:970:1076))
          (PORT IN4 (733:840:950)(744:848:954))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x146y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1245:1410:1577)(1268:1416:1567))
          (PORT IN7 (1325:1476:1631)(1354:1493:1635))
          (PORT IN8 (1022:1170:1321)(1045:1184:1326))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x146y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1236_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1391:1561:1734)(1409:1574:1742))
          (PORT IN3 (928:1053:1182)(963:1078:1195))
          (PORT IN4 (1090:1239:1392)(1111:1251:1394))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x145y93
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (571:651:732)(578:655:734))
          (PORT IN3 (1595:1813:2038)(1642:1846:2055))
          (PORT IN5 (921:1032:1146)(912:1012:1115))
          (PORT IN7 (1629:1839:2052)(1697:1907:2122))
          (PORT IN8 (879:1010:1143)(908:1027:1149))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x141y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (554:639:724)(525:591:659))
          (PORT IN8 (1693:1890:2090)(1809:2002:2198))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x142y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1242_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1498:1654:1813)(1525:1663:1804))
          (PORT IN2 (1402:1564:1729)(1417:1551:1689))
          (PORT IN3 (1286:1467:1650)(1323:1485:1652))
          (PORT IN4 (769:868:970)(765:853:943))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x143y87
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1265:1417:1571)(1307:1453:1601))
          (PORT IN6 (1235:1412:1593)(1233:1388:1547))
          (PORT IN7 (1219:1372:1527)(1262:1398:1537))
          (PORT IN8 (1226:1398:1574)(1295:1459:1628))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x144y89
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1244_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1466:1658:1855)(1520:1702:1888))
          (PORT IN6 (968:1081:1196)(990:1087:1186))
          (PORT IN7 (1414:1599:1788)(1398:1549:1705))
          (PORT IN8 (748:847:950)(751:840:932))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x144y92
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1245_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1485:1674:1869)(1543:1723:1905))
          (PORT IN2 (1179:1319:1461)(1232:1360:1490))
          (PORT IN3 (2139:2389:2644)(2226:2480:2740))
          (PORT IN4 (1113:1242:1374)(1158:1283:1410))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x144y84
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1298:1458:1621)(1335:1494:1657))
          (PORT IN3 (1318:1455:1595)(1351:1478:1608))
          (PORT IN5 (760:869:981)(757:856:957))
          (PORT IN6 (1217:1377:1541)(1221:1371:1525))
          (PORT IN7 (1434:1604:1778)(1454:1618:1786))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x143y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1251_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1487:1668:1853)(1549:1727:1908))
          (PORT IN3 (562:647:733)(559:632:706))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x146y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1205:1355:1507)(1241:1375:1513))
          (PORT IN6 (953:1071:1194)(972:1082:1194))
          (PORT IN7 (619:703:789)(621:703:785))
          (PORT IN8 (1104:1253:1406)(1157:1301:1449))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x141y81
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (378:434:491)(348:394:440))
          (PORT IN2 (580:666:753)(563:634:706))
          (PORT IN3 (1623:1803:1989)(1653:1820:1990))
          (PORT IN4 (762:866:971)(785:885:986))
          (PORT IN5 (913:1025:1140)(905:1008:1114))
          (PORT IN6 (1177:1310:1446)(1191:1316:1442))
          (PORT IN7 (1124:1273:1426)(1161:1296:1435))
          (PORT IN8 (387:450:513)(358:407:458))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x145y92
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (704:807:910)(735:831:931))
          (PORT IN2 (1563:1763:1968)(1620:1813:2011))
          (PORT IN3 (871:983:1098)(845:933:1024))
          (PORT IN5 (905:1018:1133)(943:1057:1173))
          (PORT IN8 (1084:1223:1363)(1091:1216:1344))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x142y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1262_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1227:1385:1546)(1288:1434:1582))
          (PORT IN3 (964:1096:1231)(982:1101:1222))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///ORAND/    Pos: x141y86
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1265_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (392:445:499)(380:427:474))
          (PORT IN2 (533:616:700)(521:589:660))
          (PORT IN3 (2036:2287:2544)(2147:2389:2637))
          (PORT IN4 (1345:1521:1701)(1409:1574:1744))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x143y83
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1197:1375:1555)(1200:1353:1513))
          (PORT IN6 (377:434:491)(359:405:452))
          (PORT IN7 (1799:2024:2256)(1831:2034:2244))
          (PORT IN8 (1093:1256:1421)(1111:1260:1413))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x142y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1273:1445:1619)(1300:1469:1640))
          (PORT IN6 (1620:1809:2001)(1689:1877:2067))
          (PORT IN7 (1562:1730:1901)(1591:1748:1908))
          (PORT IN8 (1171:1295:1423)(1206:1329:1457))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x145y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1268_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1235:1387:1542)(1286:1434:1587))
          (PORT IN2 (1413:1589:1768)(1480:1650:1825))
          (PORT IN3 (418:477:536)(398:446:496))
          (PORT IN4 (894:995:1097)(911:1003:1097))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x147y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (382:441:500)(350:395:440))
          (PORT IN2 (1103:1249:1399)(1113:1256:1400))
          (PORT IN3 (1382:1562:1744)(1371:1528:1687))
          (PORT IN4 (1244:1407:1573)(1250:1396:1544))
          (PORT IN5 (1330:1484:1643)(1369:1526:1686))
          (PORT IN6 (1106:1245:1387)(1132:1262:1396))
          (PORT IN7 (716:823:933)(713:806:900))
          (PORT IN8 (1721:1953:2189)(1804:2040:2281))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x142y72
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1276_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1322:1500:1682)(1380:1553:1731))
          (PORT IN6 (1124:1244:1368)(1130:1237:1347))
          (PORT IN7 (1279:1440:1606)(1276:1420:1565))
          (PORT IN8 (1390:1572:1759)(1456:1635:1817))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x147y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (847:959:1074)(839:934:1031))
          (PORT IN2 (764:866:969)(790:888:987))
          (PORT IN3 (1051:1203:1359)(1087:1223:1361))
          (PORT IN4 (1191:1350:1513)(1265:1413:1564))
          (PORT IN5 (1666:1868:2074)(1743:1942:2143))
          (PORT IN6 (571:658:746)(580:662:744))
          (PORT IN7 (1412:1602:1799)(1422:1603:1789))
          (PORT IN8 (1080:1233:1389)(1139:1287:1438))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x146y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1282_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (766:876:986)(769:870:974))
          (PORT IN2 (916:1036:1158)(954:1066:1180))
          (PORT IN3 (1114:1244:1378)(1122:1245:1370))
          (PORT IN4 (1023:1155:1289)(1023:1137:1254))
          (PORT IN5 (1026:1181:1339)(1046:1191:1339))
          (PORT IN6 (913:1040:1167)(960:1078:1201))
          (PORT IN7 (1609:1809:2015)(1629:1814:2005))
          (PORT IN8 (1746:1965:2188)(1835:2056:2283))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x145y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1287_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1215:1384:1555)(1200:1336:1474))
          (PORT IN6 (1308:1450:1596)(1349:1480:1615))
          (PORT IN7 (2329:2591:2859)(2448:2686:2930))
          (PORT IN8 (553:636:721)(539:610:683))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x142y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1288_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1580:1783:1991)(1608:1803:2003))
          (PORT IN2 (735:845:958)(735:834:935))
          (PORT IN3 (567:640:716)(567:630:695))
          (PORT IN4 (1597:1816:2038)(1687:1887:2089))
          (PORT IN5 (751:860:970)(754:852:951))
          (PORT IN6 (875:986:1101)(856:944:1037))
          (PORT IN7 (568:645:724)(576:645:714))
          (PORT IN8 (882:990:1102)(883:981:1082))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x145y83
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (759:866:976)(760:857:957))
          (PORT IN2 (548:626:704)(529:597:665))
          (PORT IN3 (577:647:719)(560:619:680))
          (PORT IN5 (1422:1600:1785)(1418:1583:1752))
          (PORT IN7 (590:662:736)(571:630:690))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x141y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1295_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1110:1257:1407)(1110:1242:1377))
          (PORT IN8 (2002:2244:2489)(2040:2262:2489))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x139y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1298_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1905:2122:2344)(2004:2211:2421))
          (PORT IN2 (582:654:729)(580:643:706))
          (PORT IN3 (1182:1353:1530)(1206:1366:1531))
          (PORT IN4 (1191:1341:1494)(1208:1343:1480))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x145y77
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1299_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1390:1560:1733)(1453:1615:1781))
          (PORT IN6 (388:441:496)(358:401:444))
          (PORT IN7 (1231:1380:1532)(1242:1378:1518))
          (PORT IN8 (428:493:559)(394:443:493))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x145y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1300_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1021:1154:1290)(1015:1129:1246))
          (PORT IN2 (851:982:1116)(875:988:1105))
          (PORT IN3 (743:856:972)(747:847:950))
          (PORT IN4 (1566:1747:1931)(1652:1822:1999))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x142y82
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1301_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1536:1756:1979)(1530:1716:1908))
          (PORT IN2 (570:650:731)(564:631:699))
          (PORT IN3 (1170:1285:1402)(1183:1287:1395))
          (PORT IN4 (584:664:744)(589:661:734))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x146y76
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a1304_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (746:852:961)(747:847:949))
          (PORT IN2 (1160:1316:1474)(1185:1327:1472))
          (PORT IN3 (967:1083:1203)(969:1070:1175))
          (PORT IN4 (1378:1553:1732)(1376:1531:1689))
          (PORT IN5 (1134:1261:1391)(1170:1297:1428))
          (PORT IN6 (710:810:911)(733:825:920))
          (PORT IN7 (1421:1605:1793)(1453:1628:1806))
          (PORT IN8 (1217:1390:1568)(1255:1411:1570))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x141y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1306_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1399:1586:1779)(1439:1625:1815))
          (PORT IN4 (1249:1390:1535)(1319:1449:1583))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x145y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1309_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (964:1088:1215)(996:1110:1227))
          (PORT IN8 (1315:1464:1616)(1347:1480:1616))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x139y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1312_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1145:1268:1396)(1156:1262:1372))
          (PORT IN4 (1578:1771:1967)(1614:1797:1985))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x142y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (892:981:1072)(901:972:1045))
          (PORT IN7 (928:1053:1180)(968:1084:1202))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x141y74
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2687:3044:3407)(2756:3076:3404))
          (PORT IN6 (765:869:976)(774:866:961))
          (PORT IN7 (554:645:737)(538:611:685))
          (PORT IN8 (1210:1356:1506)(1225:1359:1497))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x128y68
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1317_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1343:1507:1672)(1383:1548:1715))
          (PORT IN3 (1775:2004:2240)(1835:2061:2293))
          (PORT IN5 (1426:1602:1779)(1504:1674:1846))
          (PORT IN8 (1149:1292:1439)(1227:1374:1524))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x129y66
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1318_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1562:1747:1935)(1577:1742:1912))
          (PORT IN3 (1230:1396:1564)(1243:1392:1543))
          (PORT IN4 (1266:1419:1575)(1315:1472:1632))
          (PORT IN5 (550:635:722)(529:601:674))
          (PORT IN8 (1080:1226:1373)(1061:1183:1309))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x135y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1294:1446:1598)(1315:1452:1591))
          (PORT IN8 (1785:1999:2217)(1902:2125:2352))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x127y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1320_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1119:1266:1414)(1144:1279:1417))
          (PORT IN4 (1545:1737:1934)(1574:1760:1950))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x129y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1343:1528:1715)(1377:1544:1715))
          (PORT IN8 (713:823:935)(709:802:899))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x128y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1322_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1475:1651:1829)(1503:1659:1819))
          (PORT IN3 (1967:2179:2395)(2022:2227:2438))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x91y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1307:1457:1611)(1344:1493:1645))
          (PORT IN2 (701:777:856)(711:777:844))
          (PORT IN3 (1275:1418:1563)(1321:1447:1576))
          (PORT IN4 (1365:1517:1673)(1385:1525:1668))
          (PORT IN6 (558:642:727)(562:636:712))
          (PORT IN7 (1255:1391:1531)(1303:1425:1551))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x88y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1324_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (758:870:985)(762:866:971))
          (PORT IN2 (1064:1208:1354)(1083:1220:1359))
          (PORT IN3 (562:643:726)(550:623:697))
          (PORT IN4 (414:473:533)(396:447:499))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x91y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (730:834:939)(746:841:938))
          (PORT IN2 (724:829:937)(729:819:911))
          (PORT IN3 (1057:1202:1350)(1047:1169:1294))
          (PORT IN4 (855:975:1096)(856:969:1083))
          (PORT IN5 (735:843:954)(754:853:954))
          (PORT IN6 (1048:1204:1364)(1085:1230:1378))
          (PORT IN7 (561:643:727)(561:632:705))
          (PORT IN8 (720:823:929)(744:842:942))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x89y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1328_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (765:859:953)(796:884:972))
          (PORT IN2 (726:831:939)(724:819:916))
          (PORT IN3 (941:1053:1166)(975:1075:1177))
          (PORT IN4 (1090:1227:1368)(1121:1257:1394))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x89y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (861:980:1100)(853:956:1061))
          (PORT IN7 (374:429:486)(352:396:441))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x90y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1330_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1637:1851:2069)(1718:1935:2156))
          (PORT IN2 (892:1025:1160)(909:1039:1173))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x90y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1156:1300:1446)(1206:1335:1467))
          (PORT IN6 (713:823:935)(709:811:916))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x87y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1332_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (604:694:787)(597:673:749))
          (PORT IN4 (1425:1620:1819)(1491:1688:1889))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x88y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1793:2005:2223)(1870:2068:2270))
          (PORT IN5 (1098:1236:1379)(1127:1261:1398))
          (PORT IN6 (1289:1427:1569)(1296:1418:1545))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x89y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1334_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (717:822:927)(724:819:916))
          (PORT IN2 (1021:1159:1301)(1013:1132:1255))
          (PORT IN3 (1367:1531:1700)(1377:1527:1680))
          (PORT IN4 (356:414:472)(336:383:431))
          (PORT IN5 (722:829:940)(728:827:928))
          (PORT IN6 (1381:1582:1789)(1441:1637:1837))
          (PORT IN7 (399:457:516)(369:413:458))
          (PORT IN8 (366:423:482)(344:388:433))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x92y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1336_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1561:1753:1950)(1578:1759:1945))
          (PORT IN2 (583:653:724)(584:646:709))
          (PORT IN3 (996:1132:1271)(977:1088:1204))
          (PORT IN4 (582:661:742)(580:650:722))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x90y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1300:1447:1599)(1327:1462:1601))
          (PORT IN7 (1126:1278:1433)(1167:1306:1447))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x87y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1338_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1102:1254:1407)(1165:1311:1459))
          (PORT IN3 (1558:1736:1919)(1593:1755:1920))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x88y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (810:908:1009)(827:917:1010))
          (PORT IN7 (774:877:983)(791:879:969))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x90y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1340_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (540:619:700)(521:584:650))
          (PORT IN7 (562:639:716)(555:622:690))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x85y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (964:1091:1222)(986:1116:1248))
          (PORT IN7 (966:1098:1232)(981:1105:1233))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x88y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1342_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (884:1011:1141)(909:1024:1141))
          (PORT IN3 (421:478:537)(407:458:509))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x88y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1131:1278:1427)(1169:1318:1470))
          (PORT IN7 (627:709:794)(634:715:796))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x95y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (723:828:936)(715:807:899))
          (PORT IN3 (1811:2064:2322)(1887:2119:2357))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x87y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1263:1426:1593)(1296:1449:1607))
          (PORT IN7 (589:670:753)(576:645:717))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x88y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1346_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1239:1381:1525)(1233:1366:1501))
          (PORT IN3 (585:670:757)(572:645:720))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x88y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (930:1054:1181)(952:1063:1176))
          (PORT IN7 (953:1076:1202)(986:1100:1217))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x147y67
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1348_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (927:1063:1201)(947:1072:1201))
          (PORT IN6 (759:868:979)(783:892:1002))
          (PORT IN7 (1142:1277:1414)(1142:1257:1375))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x147y88
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (874:1013:1154)(872:993:1116))
          (PORT IN5 (745:854:964)(745:846:950))
          (PORT IN6 (866:991:1118)(885:999:1117))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x147y89
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1350_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (874:1014:1155)(871:997:1123))
          (PORT IN7 (558:640:725)(550:623:697))
          (PORT IN8 (1413:1582:1755)(1504:1676:1851))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x146y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1249:1400:1554)(1288:1425:1564))
          (PORT IN5 (1222:1372:1526)(1234:1378:1524))
          (PORT IN6 (910:1030:1152)(907:1023:1141))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x147y94
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1352_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1041:1159:1281)(1074:1183:1294))
          (PORT IN7 (928:1049:1171)(956:1073:1193))
          (PORT IN8 (1092:1224:1358)(1117:1244:1374))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x147y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1401:1575:1751)(1465:1630:1800))
          (PORT IN7 (994:1117:1243)(1046:1166:1289))
          (PORT IN8 (1288:1471:1656)(1360:1532:1709))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x147y90
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1044:1163:1286)(1083:1194:1308))
          (PORT IN5 (901:1036:1173)(915:1037:1160))
          (PORT IN6 (523:601:681)(521:590:661))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x146y92
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1355_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1413:1582:1756)(1465:1622:1782))
          (PORT IN5 (774:883:994)(789:888:987))
          (PORT IN6 (930:1044:1160)(929:1036:1145))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x147y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1356_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1152:1320:1491)(1197:1349:1505))
          (PORT IN4 (566:652:739)(566:644:723))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x146y67
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (596:675:756)(614:683:754))
          (PORT IN3 (409:472:535)(390:444:498))
          (PORT IN5 (371:429:488)(345:387:431))
          (PORT IN7 (413:470:528)(395:444:493))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x145y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1358_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (561:640:721)(539:608:679))
          (PORT IN2 (386:440:496)(385:435:485))
          (PORT IN3 (583:668:755)(570:643:717))
          (PORT IN4 (957:1072:1190)(1016:1129:1244))
          (PORT IN5 (776:860:946)(773:855:938))
          (PORT IN6 (1264:1433:1603)(1314:1473:1636))
          (PORT IN7 (930:1042:1156)(935:1039:1146))
          (PORT IN8 (941:1059:1179)(992:1106:1224))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x145y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1055:1188:1325)(1056:1180:1307))
          (PORT IN6 (899:1017:1137)(929:1045:1162))
          (PORT IN7 (1045:1186:1328)(1037:1153:1272))
          (PORT IN8 (690:800:912)(675:771:870))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x142y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1362_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (753:849:949)(764:850:938))
          (PORT IN7 (1447:1639:1836)(1486:1666:1850))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x142y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1363_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (976:1109:1246)(1015:1150:1287))
          (PORT IN3 (756:863:973)(757:861:966))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x140y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1230:1392:1558)(1240:1399:1559))
          (PORT IN7 (725:838:952)(716:813:912))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x145y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1365_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (746:839:933)(779:865:953))
          (PORT IN3 (744:839:936)(732:818:906))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x142y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (585:672:761)(598:680:763))
          (PORT IN7 (749:857:968)(756:855:955))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x142y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1367_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1069:1206:1348)(1092:1224:1358))
          (PORT IN3 (742:850:962)(738:834:931))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x145y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1368_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (721:821:924)(746:834:925))
          (PORT IN7 (389:444:499)(363:406:451))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x144y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1369_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (531:617:703)(510:576:644))
          (PORT IN3 (874:987:1102)(861:956:1053))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x148y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1457:1658:1863)(1534:1729:1926))
          (PORT IN7 (1014:1134:1258)(1005:1108:1213))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x143y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1371_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (567:659:752)(550:620:692))
          (PORT IN3 (561:644:730)(543:612:682))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x147y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1372_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (548:625:703)(536:603:671))
          (PORT IN7 (584:667:752)(592:670:749))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x103y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1373_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (416:473:531)(416:466:518))
          (PORT IN2 (2205:2408:2616)(2314:2495:2684))
          (PORT IN3 (1795:2005:2219)(1893:2088:2287))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x142y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1374_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1222:1395:1572)(1254:1421:1590))
          (PORT IN7 (584:664:746)(599:676:755))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x92y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1248:1424:1603)(1313:1487:1664))
          (PORT IN6 (1399:1545:1696)(1424:1552:1684))
          (PORT IN7 (561:654:748)(543:617:692))
          (PORT IN8 (717:812:909)(732:820:912))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x89y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1634:1810:1989)(1686:1845:2004))
          (PORT IN6 (1098:1242:1387)(1110:1251:1394))
          (PORT IN8 (1379:1564:1750)(1441:1623:1809))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x89y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1377_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (766:882:1000)(755:846:940))
          (PORT IN4 (1105:1263:1424)(1144:1295:1450))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x145y68
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1378_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1362:1528:1695)(1391:1536:1685))
          (PORT IN4 (766:872:979)(774:878:984))
          (PORT IN5 (400:462:525)(378:426:474))
          (PORT IN6 (966:1075:1187)(961:1062:1167))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x148y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1379_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1252:1429:1611)(1316:1493:1672))
          (PORT IN2 (917:1050:1186)(942:1068:1195))
          (PORT IN3 (741:828:918)(738:815:894))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x147y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (405:467:531)(402:455:510))
          (PORT IN6 (554:637:722)(540:614:689))
          (PORT IN8 (382:442:502)(378:432:486))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x92y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1068:1196:1328)(1085:1211:1340))
          (PORT IN6 (1233:1382:1534)(1305:1450:1599))
          (PORT IN7 (2602:2872:3149)(2718:2973:3237))
          (PORT IN8 (2238:2450:2665)(2346:2538:2732))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x147y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1382_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1559:1742:1927)(1580:1731:1886))
          (PORT IN4 (1007:1127:1250)(1022:1124:1230))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x147y70
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1091:1248:1407)(1110:1257:1406))
          (PORT IN3 (3933:4284:4649)(4136:4462:4794))
          (PORT IN7 (975:1096:1219)(1000:1115:1234))
          (PORT IN8 (1082:1212:1345)(1109:1234:1360))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x88y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1384_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (556:636:719)(549:620:693))
          (PORT IN8 (398:457:516)(388:438:489))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x90y75
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1385_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1058:1183:1311)(1093:1217:1344))
          (PORT IN2 (758:856:955)(788:878:971))
          (PORT IN4 (891:1007:1125)(890:994:1102))
          (PORT IN6 (580:653:727)(573:633:695))
          (PORT IN7 (944:1071:1200)(994:1122:1251))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x95y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1386_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1224:1374:1527)(1266:1406:1547))
          (PORT IN3 (1888:2079:2272)(1976:2160:2348))
          (PORT IN4 (1432:1597:1764)(1499:1658:1819))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x89y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1593:1766:1943)(1646:1802:1963))
          (PORT IN6 (2337:2613:2894)(2421:2669:2923))
          (PORT IN8 (1618:1810:2004)(1677:1855:2036))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x90y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1388_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (745:868:993)(741:843:947))
          (PORT IN4 (763:866:969)(774:875:977))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x88y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1389_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1058:1212:1370)(1061:1205:1351))
          (PORT IN6 (1252:1408:1568)(1240:1367:1497))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x95y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1390_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1811:2043:2281)(1850:2070:2296))
          (PORT IN2 (1582:1798:2020)(1649:1857:2067))
          (PORT IN3 (1420:1588:1761)(1488:1647:1806))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x97y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1693:1914:2141)(1694:1886:2083))
          (PORT IN7 (1401:1569:1740)(1476:1634:1797))
          (PORT IN8 (1426:1594:1766)(1504:1665:1828))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x88y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1392_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (761:868:977)(768:865:966))
          (PORT IN4 (573:660:747)(550:622:696))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x91y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1393_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1035:1180:1329)(1010:1126:1245))
          (PORT IN2 (855:974:1096)(851:953:1056))
          (PORT IN3 (1131:1286:1442)(1179:1328:1480))
          (PORT IN4 (1187:1363:1540)(1204:1367:1534))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x96y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1032:1166:1302)(1007:1118:1231))
          (PORT IN7 (1752:1980:2212)(1818:2026:2239))
          (PORT IN8 (1406:1613:1824)(1428:1613:1803))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x90y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1395_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (842:952:1065)(818:906:997))
          (PORT IN6 (698:801:906)(698:786:875))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x99y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1396_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1948:2191:2442)(1982:2205:2436))
          (PORT IN6 (1876:2135:2398)(1934:2172:2414))
          (PORT IN7 (1688:1898:2114)(1796:1992:2192))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x97y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1397_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1593:1826:2062)(1704:1919:2137))
          (PORT IN3 (1661:1867:2078)(1761:1954:2151))
          (PORT IN4 (1899:2139:2383)(1962:2185:2411))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x92y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1398_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1433:1608:1788)(1505:1670:1839))
          (PORT IN2 (1124:1249:1377)(1131:1243:1357))
          (PORT IN3 (1155:1306:1460)(1203:1342:1483))
          (PORT IN4 (951:1080:1212)(993:1120:1247))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x99y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1399_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1734:1982:2235)(1785:2017:2251))
          (PORT IN7 (1401:1609:1821)(1413:1598:1785))
          (PORT IN8 (1360:1568:1780)(1381:1565:1754))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x90y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1400_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (760:878:997)(755:847:942))
          (PORT IN2 (2264:2522:2788)(2336:2576:2824))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x94y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1401_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1972:2224:2482)(2028:2271:2521))
          (PORT IN2 (1565:1779:1999)(1639:1844:2052))
          (PORT IN3 (1422:1620:1822)(1466:1646:1832))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x100y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1402_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1510:1723:1938)(1539:1723:1912))
          (PORT IN7 (1574:1800:2030)(1656:1867:2083))
          (PORT IN8 (1565:1767:1975)(1608:1809:2011))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x90y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1403_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1112:1233:1357)(1152:1259:1370))
          (PORT IN2 (864:960:1059)(895:985:1075))
          (PORT IN3 (889:1025:1163)(896:1010:1127))
          (PORT IN4 (1506:1700:1897)(1552:1737:1925))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x98y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1404_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1720:1910:2103)(1732:1890:2051))
          (PORT IN6 (1575:1757:1942)(1659:1831:2008))
          (PORT IN7 (1314:1458:1607)(1320:1457:1595))
          (PORT IN8 (1737:1987:2242)(1808:2044:2286))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x90y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1405_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (365:420:476)(336:379:423))
          (PORT IN3 (394:453:512)(388:438:488))
          (PORT IN4 (366:424:484)(347:392:438))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x89y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1406_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1806:1998:2193)(1887:2074:2263))
          (PORT IN6 (1200:1359:1522)(1209:1358:1510))
          (PORT IN8 (1437:1607:1779)(1517:1674:1834))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x90y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1407_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1083:1210:1340)(1125:1238:1355))
          (PORT IN2 (1202:1379:1561)(1218:1374:1535))
          (PORT IN3 (1412:1561:1713)(1450:1589:1731))
          (PORT IN4 (915:1042:1172)(947:1067:1189))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x96y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1408_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1228:1388:1553)(1238:1382:1533))
          (PORT IN3 (1133:1293:1457)(1139:1287:1436))
          (PORT IN4 (1033:1168:1306)(1065:1189:1317))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x100y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1409_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1716:1965:2218)(1810:2047:2288))
          (PORT IN6 (1478:1669:1866)(1512:1680:1854))
          (PORT IN7 (1228:1387:1547)(1282:1435:1589))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x92y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1410_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1254:1399:1547)(1312:1444:1578))
          (PORT IN3 (1431:1630:1832)(1509:1705:1908))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x95y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2091:2330:2575)(2131:2343:2560))
          (PORT IN6 (1589:1771:1955)(1660:1832:2009))
          (PORT IN7 (388:448:508)(376:426:476))
          (PORT IN8 (1557:1764:1977)(1637:1833:2032))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x92y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1412_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1232:1389:1548)(1250:1398:1551))
          (PORT IN2 (1389:1556:1724)(1440:1598:1757))
          (PORT IN3 (927:1058:1194)(947:1071:1200))
          (PORT IN4 (1037:1182:1329)(1070:1213:1358))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x95y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1413_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1268:1426:1586)(1277:1420:1568))
          (PORT IN2 (2139:2406:2683)(2158:2387:2622))
          (PORT IN3 (1597:1820:2049)(1672:1883:2098))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x87y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1414_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1109:1267:1429)(1150:1305:1464))
          (PORT IN6 (1738:1927:2121)(1798:1979:2164))
          (PORT IN7 (559:633:709)(549:609:669))
          (PORT IN8 (775:875:978)(795:891:989))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x95y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1415_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1460:1632:1809)(1473:1624:1780))
          (PORT IN7 (1030:1178:1328)(1029:1162:1298))
          (PORT IN8 (1396:1554:1714)(1445:1588:1736))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x99y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1416_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1461:1644:1833)(1497:1665:1836))
          (PORT IN2 (1263:1435:1609)(1243:1382:1525))
          (PORT IN3 (1598:1832:2071)(1633:1848:2066))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x91y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (935:1065:1198)(984:1114:1247))
          (PORT IN7 (1023:1171:1323)(1033:1166:1304))
          (PORT IN8 (1007:1141:1278)(1004:1121:1239))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x87y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1418_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (934:1084:1237)(936:1065:1197))
          (PORT IN2 (856:964:1075)(834:921:1013))
          (PORT IN3 (1107:1257:1411)(1152:1298:1447))
          (PORT IN4 (957:1087:1218)(973:1100:1228))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x97y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1419_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1141:1282:1426)(1161:1287:1416))
          (PORT IN3 (1465:1648:1836)(1560:1739:1923))
          (PORT IN4 (675:755:836)(678:745:813))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x92y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1420_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (579:667:756)(569:644:720))
          (PORT IN6 (856:987:1121)(860:979:1098))
          (PORT IN7 (598:674:751)(601:668:738))
          (PORT IN8 (1197:1355:1516)(1216:1360:1506))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x95y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1831:2043:2261)(1901:2094:2291))
          (PORT IN7 (938:1057:1180)(938:1045:1155))
          (PORT IN8 (884:1015:1149)(889:1007:1126))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x97y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1422_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1774:1999:2229)(1826:2040:2262))
          (PORT IN2 (1308:1511:1716)(1358:1535:1717))
          (PORT IN3 (1208:1352:1498)(1262:1392:1526))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x92y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1423_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1178:1349:1522)(1233:1391:1553))
          (PORT IN3 (747:854:963)(747:843:943))
          (PORT IN4 (1175:1325:1478)(1222:1371:1521))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x88y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1424_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1734:1969:2209)(1792:2014:2243))
          (PORT IN4 (905:1019:1136)(890:984:1081))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x95y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1425_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1223:1383:1547)(1222:1362:1506))
          (PORT IN2 (2767:3090:3424)(2842:3143:3454))
          (PORT IN3 (1025:1171:1318)(1052:1182:1315))
          (PORT IN4 (1215:1350:1487)(1241:1357:1477))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x94y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1388:1583:1782)(1455:1645:1838))
          (PORT IN6 (1206:1377:1550)(1214:1364:1518))
          (PORT IN7 (408:465:523)(394:444:494))
          (PORT IN8 (547:626:706)(544:615:687))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x87y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1427_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (924:1058:1196)(945:1072:1203))
          (PORT IN2 (1815:2056:2303)(1851:2085:2321))
          (PORT IN3 (419:486:554)(407:464:522))
          (PORT IN4 (591:668:747)(589:658:729))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x98y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1428_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1254:1403:1555)(1271:1413:1558))
          (PORT IN2 (1704:1946:2192)(1815:2044:2277))
          (PORT IN3 (910:1040:1171)(930:1047:1166))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x92y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1429_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (729:827:926)(727:816:908))
          (PORT IN7 (722:823:928)(745:845:946))
          (PORT IN8 (1164:1338:1513)(1190:1350:1513))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x90y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1430_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1270:1418:1572)(1333:1478:1626))
          (PORT IN6 (1343:1538:1736)(1410:1594:1784))
          (PORT IN7 (759:871:986)(771:872:976))
          (PORT IN8 (378:430:484)(350:391:433))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x95y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1431_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1565:1749:1934)(1615:1781:1950))
          (PORT IN3 (1111:1248:1389)(1159:1286:1417))
          (PORT IN4 (1030:1158:1287)(1063:1184:1308))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x95y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1432_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1286:1454:1626)(1340:1500:1664))
          (PORT IN6 (1591:1787:1984)(1652:1832:2016))
          (PORT IN7 (1390:1588:1790)(1399:1579:1763))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x91y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1433_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1877:2136:2400)(1924:2148:2374))
          (PORT IN3 (599:682:766)(611:690:770))
          (PORT IN4 (1020:1149:1281)(1042:1165:1290))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x94y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1434_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1274:1436:1603)(1324:1476:1630))
          (PORT IN7 (1020:1166:1315)(1021:1152:1287))
          (PORT IN8 (1280:1437:1596)(1317:1469:1624))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x89y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1435_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (426:485:545)(404:454:504))
          (PORT IN2 (918:1051:1187)(931:1054:1179))
          (PORT IN3 (748:854:961)(752:852:954))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x89y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1436_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (888:1019:1154)(887:999:1112))
          (PORT IN7 (792:889:988)(820:910:1001))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x139y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1437_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1449:1619:1795)(1528:1697:1867))
          (PORT IN4 (1539:1687:1839)(1572:1703:1835))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x131y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1438_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2038:2238:2442)(2097:2278:2464))
          (PORT IN3 (1831:2010:2195)(1918:2087:2259))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x139y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1439_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1566:1777:1990)(1635:1834:2040))
          (PORT IN4 (1554:1731:1914)(1614:1787:1965))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x140y76
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1440_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2272:2527:2785)(2399:2638:2883))
          (PORT IN6 (1354:1494:1638)(1377:1504:1634))
          (PORT IN8 (2620:2860:3103)(2757:2967:3181))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x112y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1441_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2753:3029:3313)(2945:3209:3481))
          (PORT IN4 (1357:1497:1640)(1415:1544:1675))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///ORAND/    Pos: x137y81
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1442_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1775:2001:2232)(1853:2080:2312))
          (PORT IN2 (1161:1313:1468)(1191:1337:1488))
          (PORT IN4 (2440:2665:2897)(2572:2771:2976))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x139y75
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2092:2324:2559)(2200:2414:2632))
          (PORT IN6 (379:433:488)(360:403:447))
          (PORT IN7 (1832:2052:2274)(1885:2082:2282))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x138y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1445_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2058:2276:2498)(2149:2342:2541))
          (PORT IN5 (1626:1829:2036)(1665:1860:2062))
          (PORT IN6 (1949:2148:2350)(2064:2255:2453))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX4a////    Pos: x132y79
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1446_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (548:628:710)(536:603:672))
          (PORT IN2 (2153:2356:2564)(2201:2371:2548))
          (PORT IN3 (1330:1505:1683)(1388:1549:1714))
          (PORT IN6 (1157:1308:1461)(1197:1351:1509))
          (PORT IN8 (1555:1758:1965)(1569:1752:1937))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x139y70
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1447_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1867:2085:2310)(1948:2167:2391))
          (PORT IN2 (1850:2034:2223)(1973:2156:2343))
          (PORT IN3 (1967:2177:2388)(2054:2245:2439))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4a////    Pos: x138y77
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1449_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1051:1193:1337)(1095:1227:1362))
          (PORT IN3 (1141:1267:1397)(1160:1282:1410))
          (PORT IN5 (1789:2007:2229)(1887:2097:2310))
          (PORT IN8 (2154:2364:2581)(2262:2461:2664))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x136y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1450_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (570:644:719)(553:615:678))
          (PORT IN3 (1265:1416:1568)(1299:1434:1573))
          (PORT IN5 (948:1057:1168)(950:1056:1166))
          (PORT IN6 (3349:3618:3895)(3464:3710:3961))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x130y84
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1875:2063:2256)(1965:2142:2325))
          (PORT IN6 (1654:1822:1994)(1694:1845:2000))
          (PORT IN8 (1827:1995:2165)(1918:2077:2238))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x137y78
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (912:1028:1148)(929:1044:1162))
          (PORT IN6 (1781:2004:2231)(1848:2062:2281))
          (PORT IN8 (1995:2241:2489)(2089:2332:2581))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x132y68
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1453_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (919:1043:1169)(946:1059:1175))
          (PORT IN3 (1970:2213:2463)(2041:2280:2525))
          (PORT IN5 (1207:1367:1530)(1264:1409:1558))
          (PORT IN8 (1961:2200:2445)(2111:2361:2615))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x88y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1454_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (910:1027:1147)(943:1058:1175))
          (PORT IN7 (388:442:498)(360:403:447))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x144y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1455_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (605:688:771)(597:675:753))
          (PORT IN2 (1401:1597:1798)(1453:1644:1838))
          (PORT IN3 (1162:1315:1472)(1238:1398:1562))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4a////    Pos: x132y81
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1456_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1995:2171:2352)(2039:2189:2345))
          (PORT IN3 (613:714:817)(587:666:746))
          (PORT IN4 (549:627:706)(540:607:677))
          (PORT IN6 (2117:2330:2548)(2197:2399:2607))
          (PORT IN8 (2090:2300:2513)(2201:2407:2619))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x129y68
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2248:2473:2702)(2362:2569:2781))
          (PORT IN7 (1209:1346:1483)(1228:1351:1478))
          (PORT IN8 (713:818:925)(719:811:906))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x127y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1458_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1947:2167:2391)(2052:2253:2459))
          (PORT IN3 (2168:2411:2663)(2265:2497:2733))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x135y80
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1459_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1201:1387:1575)(1249:1407:1567))
          (PORT IN2 (1039:1172:1309)(1017:1131:1246))
          (PORT IN3 (1324:1490:1658)(1346:1496:1650))
          (PORT IN5 (575:664:755)(556:629:704))
          (PORT IN6 (687:760:834)(694:756:820))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x104y98
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1460_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1896:2089:2286)(1992:2168:2348))
          (PORT IN3 (1738:1927:2121)(1821:1999:2180))
          (PORT IN5 (1434:1611:1795)(1489:1665:1844))
          (PORT IN6 (1934:2121:2313)(1974:2137:2304))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x94y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1461_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1925:2141:2362)(1972:2170:2372))
          (PORT IN3 (595:672:751)(591:657:723))
          (PORT IN4 (1271:1444:1621)(1338:1507:1678))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x105y97
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1462_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1266:1423:1581)(1314:1455:1597))
          (PORT IN2 (1177:1349:1526)(1179:1329:1482))
          (PORT IN3 (2739:3049:3366)(2892:3192:3496))
          (PORT IN5 (598:678:758)(602:677:754))
          (PORT IN6 (1255:1377:1500)(1286:1388:1492))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x88y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1464_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (939:1077:1218)(940:1059:1180))
          (PORT IN2 (2328:2624:2926)(2449:2722:3001))
          (PORT IN3 (1120:1255:1392)(1138:1272:1408))
          (PORT IN4 (937:1061:1190)(958:1082:1209))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x92y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1073:1231:1394)(1128:1274:1425))
          (PORT IN6 (758:856:956)(776:867:959))
          (PORT IN7 (1490:1654:1823)(1527:1680:1837))
          (PORT IN8 (1181:1358:1536)(1204:1366:1531))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x90y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1466_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1552:1763:1977)(1598:1794:1995))
          (PORT IN4 (724:832:943)(728:831:935))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x95y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1467_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1680:1871:2064)(1716:1883:2052))
          (PORT IN2 (1350:1516:1686)(1399:1547:1700))
          (PORT IN3 (767:856:947)(771:853:937))
          (PORT IN4 (700:808:918)(683:774:866))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x121y68
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1468_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1306:1462:1621)(1370:1525:1684))
          (PORT IN2 (1488:1649:1815)(1551:1708:1870))
          (PORT IN6 (1185:1326:1472)(1243:1374:1508))
          (PORT IN7 (712:823:936)(708:801:896))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x99y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2452:2722:2998)(2579:2828:3081))
          (PORT IN6 (1272:1447:1623)(1333:1505:1680))
          (PORT IN7 (1094:1251:1411)(1146:1296:1451))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x126y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1470_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1215:1386:1561)(1253:1417:1585))
          (PORT IN7 (1538:1730:1926)(1616:1795:1978))
          (PORT IN8 (724:830:938)(735:850:966))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x112y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1471_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1509:1675:1846)(1556:1718:1884))
          (PORT IN3 (1477:1645:1815)(1544:1697:1855))
          (PORT IN4 (2133:2375:2623)(2271:2511:2758))
          (PORT IN6 (768:858:950)(763:842:923))
          (PORT IN7 (1262:1425:1592)(1286:1433:1586))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x107y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1473_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1032:1156:1280)(1082:1196:1313))
          (PORT IN3 (1209:1377:1546)(1258:1419:1587))
          (PORT IN4 (1834:2033:2238)(1852:2026:2206))
          (PORT IN6 (747:841:935)(743:824:906))
          (PORT IN7 (1564:1749:1940)(1624:1792:1963))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x100y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1475_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1549:1740:1936)(1595:1769:1947))
          (PORT IN2 (1561:1769:1980)(1616:1807:2001))
          (PORT IN3 (1773:1956:2142)(1875:2043:2217))
          (PORT IN4 (765:876:990)(753:851:951))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x89y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1476_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1555:1754:1959)(1617:1807:2003))
          (PORT IN6 (1326:1478:1633)(1338:1472:1607))
          (PORT IN7 (1432:1647:1867)(1494:1720:1948))
          (PORT IN8 (1061:1203:1350)(1102:1240:1380))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x102y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1477_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1419:1599:1784)(1486:1648:1813))
          (PORT IN6 (1718:1927:2142)(1785:1980:2180))
          (PORT IN8 (1107:1231:1358)(1151:1263:1377))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x89y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1478_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (957:1092:1228)(969:1103:1239))
          (PORT IN3 (1243:1426:1610)(1266:1455:1644))
          (PORT IN4 (2042:2289:2542)(2167:2427:2690))
          (PORT IN5 (1750:1967:2188)(1839:2045:2257))
          (PORT IN7 (420:479:540)(410:462:516))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x89y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1480_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1414:1560:1711)(1453:1592:1735))
          (PORT IN7 (1944:2127:2314)(2056:2228:2404))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x94y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1481_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1530:1727:1925)(1596:1769:1947))
          (PORT IN4 (2147:2403:2665)(2261:2523:2789))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x100y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1482_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (377:437:498)(358:405:453))
          (PORT IN8 (714:834:955)(691:783:876))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x89y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1483_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1325:1489:1656)(1374:1533:1694))
          (PORT IN3 (2153:2393:2637)(2271:2508:2750))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x87y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1484_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1427:1609:1794)(1484:1656:1832))
          (PORT IN7 (1088:1205:1323)(1088:1184:1283))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x95y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1485_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1104:1244:1385)(1158:1294:1434))
          (PORT IN8 (1497:1674:1854)(1532:1689:1852))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x97y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1555:1724:1897)(1588:1734:1885))
          (PORT IN8 (1085:1215:1349)(1138:1272:1410))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x100y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1487_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1737:1971:2210)(1819:2038:2261))
          (PORT IN3 (1561:1745:1934)(1619:1803:1990))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x128y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1488_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1420:1630:1843)(1497:1718:1944))
          (PORT IN3 (1209:1353:1499)(1210:1333:1461))
          (PORT IN4 (1578:1809:2045)(1644:1853:2069))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x137y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1489_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2848:3177:3512)(2932:3233:3542))
          (PORT IN3 (1520:1690:1865)(1572:1735:1901))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x142y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1490_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (545:627:710)(531:603:676))
          (PORT IN2 (1184:1324:1466)(1228:1353:1482))
          (PORT IN3 (1385:1537:1693)(1380:1517:1657))
          (PORT IN4 (1111:1256:1405)(1129:1274:1423))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x126y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1491_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1667:1870:2077)(1698:1873:2054))
          (PORT IN4 (1044:1154:1267)(1061:1164:1271))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x136y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1492_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1899:2128:2363)(1978:2201:2431))
          (PORT IN8 (1419:1558:1703)(1425:1546:1669))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x108y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1493_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1419:1589:1760)(1447:1595:1748))
          (PORT IN4 (923:1060:1200)(936:1061:1188))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x120y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1494_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1136:1260:1388)(1157:1274:1396))
          (PORT IN6 (1725:1973:2224)(1760:1987:2219))
          (PORT IN7 (1936:2190:2451)(1993:2258:2525))
          (PORT IN8 (1702:1892:2085)(1820:2004:2192))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x92y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1495_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2383:2637:2894)(2497:2737:2984))
          (PORT IN4 (1004:1136:1271)(1035:1167:1300))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x142y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1496_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2419:2740:3068)(2506:2810:3121))
          (PORT IN8 (387:447:507)(376:429:484))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x138y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1497_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (753:853:955)(757:847:940))
          (PORT IN4 (558:645:733)(567:650:736))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x130y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1498_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2019:2293:2571)(2093:2347:2604))
          (PORT IN2 (1238:1367:1499)(1257:1374:1495))
          (PORT IN3 (1861:2081:2306)(1968:2183:2401))
          (PORT IN4 (1539:1712:1890)(1540:1689:1845))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x131y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1570:1792:2018)(1678:1889:2104))
          (PORT IN6 (1665:1877:2092)(1743:1943:2148))
          (PORT IN7 (1498:1675:1854)(1559:1718:1880))
          (PORT IN8 (1832:2042:2257)(1889:2091:2298))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x117y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1500_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1085:1209:1337)(1142:1264:1389))
          (PORT IN8 (1430:1567:1709)(1498:1624:1754))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x107y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1501_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (746:852:960)(752:848:947))
          (PORT IN3 (1357:1512:1670)(1388:1519:1652))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x126y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1502_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1336:1508:1682)(1379:1529:1684))
          (PORT IN8 (807:926:1046)(790:889:990))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x95y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1866:2052:2242)(1948:2116:2289))
          (PORT IN7 (1506:1678:1854)(1508:1657:1811))
          (PORT IN8 (2440:2720:3006)(2562:2823:3089))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x88y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1504_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (948:1069:1191)(983:1097:1213))
          (PORT IN6 (1603:1788:1978)(1654:1831:2015))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x96y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1505_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1268:1410:1554)(1317:1452:1590))
          (PORT IN2 (1527:1722:1918)(1593:1769:1949))
          (PORT IN4 (1137:1256:1377)(1163:1273:1386))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x94y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1506_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1498:1675:1856)(1568:1730:1897))
          (PORT IN7 (1848:2045:2246)(1908:2095:2286))
          (PORT IN8 (1790:2044:2303)(1879:2129:2386))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x87y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1507_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (760:874:991)(760:864:970))
          (PORT IN2 (557:631:707)(551:612:676))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_XOR////    Pos: x90y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1508_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1561:1774:1989)(1587:1781:1981))
          (PORT IN8 (1064:1194:1327)(1060:1170:1285))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x92y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1509_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (702:819:936)(684:773:866))
          (PORT IN3 (1842:2035:2232)(1958:2146:2338))
          (PORT IN4 (1215:1385:1560)(1233:1392:1555))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x92y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1510_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1422:1618:1819)(1448:1640:1837))
          (PORT IN7 (560:639:721)(554:626:699))
          (PORT IN8 (772:886:1002)(778:881:987))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x96y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1511_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1927:2151:2383)(2036:2252:2473))
          (PORT IN3 (584:662:741)(565:627:691))
          (PORT IN4 (773:873:973)(794:889:986))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x119y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1512_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (572:652:734)(563:634:705))
          (PORT IN4 (1821:2012:2208)(1914:2099:2288))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x137y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1513_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1879:2071:2265)(1960:2142:2328))
          (PORT IN6 (964:1084:1206)(971:1080:1191))
          (PORT IN7 (1346:1493:1645)(1373:1509:1648))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x139y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1514_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (770:861:954)(774:851:928))
          (PORT IN4 (1132:1277:1424)(1201:1350:1503))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x117y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1515_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1186:1339:1496)(1206:1353:1500))
          (PORT IN6 (893:1014:1138)(917:1036:1156))
          (PORT IN7 (1508:1667:1830)(1577:1722:1870))
          (PORT IN8 (1089:1233:1382)(1121:1264:1408))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x133y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1516_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1491:1666:1844)(1570:1735:1903))
          (PORT IN2 (1352:1512:1677)(1403:1552:1706))
          (PORT IN3 (1076:1227:1380)(1097:1235:1377))
          (PORT IN4 (2017:2278:2543)(2091:2340:2594))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x106y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1517_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1798:2002:2210)(1834:2013:2199))
          (PORT IN3 (1374:1578:1786)(1400:1582:1771))
          (PORT IN4 (1650:1840:2037)(1688:1870:2055))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x115y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1518_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (580:662:745)(581:655:729))
          (PORT IN4 (1819:2033:2250)(1845:2038:2233))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x88y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1118:1284:1452)(1151:1303:1458))
          (PORT IN8 (1432:1618:1808)(1486:1658:1833))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x136y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1520_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (408:465:523)(385:434:483))
          (PORT IN6 (1633:1832:2036)(1729:1933:2141))
          (PORT IN8 (1403:1555:1709)(1444:1584:1729))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x141y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1521_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1556:1789:2026)(1594:1810:2031))
          (PORT IN2 (1364:1554:1747)(1400:1571:1745))
          (PORT IN4 (1718:1922:2131)(1736:1923:2116))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x117y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1522_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1129:1269:1413)(1174:1305:1440))
          (PORT IN7 (1470:1614:1759)(1537:1667:1800))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x117y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1523_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1510:1672:1837)(1543:1689:1838))
          (PORT IN7 (1491:1657:1827)(1509:1668:1829))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x118y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1524_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (837:941:1046)(834:925:1017))
          (PORT IN2 (576:651:727)(579:640:702))
          (PORT IN3 (2287:2561:2839)(2372:2654:2945))
          (PORT IN4 (1416:1582:1752)(1443:1592:1744))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x109y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1525_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1085:1218:1353)(1092:1216:1342))
          (PORT IN6 (1428:1623:1824)(1491:1673:1857))
          (PORT IN7 (2067:2269:2477)(2154:2335:2523))
          (PORT IN8 (2314:2559:2811)(2413:2634:2862))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x122y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1526_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (411:472:534)(391:444:498))
          (PORT IN7 (1268:1421:1577)(1328:1466:1607))
          (PORT IN8 (1101:1226:1354)(1126:1244:1367))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x90y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1527_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1030:1144:1261)(1051:1148:1248))
          (PORT IN8 (396:455:515)(385:439:493))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x91y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1528_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1405:1602:1804)(1420:1602:1788))
          (PORT IN4 (588:667:747)(566:630:695))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x135y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1529_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (954:1081:1210)(994:1117:1243))
          (PORT IN2 (1343:1503:1666)(1350:1494:1643))
          (PORT IN3 (1803:2010:2219)(1858:2056:2258))
          (PORT IN4 (1235:1374:1516)(1289:1417:1548))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x108y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1530_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1079:1212:1350)(1076:1190:1308))
          (PORT IN3 (713:810:909)(720:806:896))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x90y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1531_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1762:1996:2232)(1795:2037:2282))
          (PORT IN4 (1363:1541:1722)(1381:1535:1693))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x97y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1532_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1265:1436:1608)(1267:1415:1567))
          (PORT IN3 (1463:1637:1815)(1489:1652:1817))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x88y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1533_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (935:1057:1184)(940:1057:1176))
          (PORT IN6 (1049:1188:1328)(1084:1221:1361))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x89y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1534_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (958:1081:1207)(992:1105:1219))
          (PORT IN6 (1269:1413:1560)(1295:1429:1565))
          (PORT IN7 (578:667:757)(558:631:705))
          (PORT IN8 (1306:1429:1554)(1336:1436:1539))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x88y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1535_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (782:881:980)(790:879:970))
          (PORT IN7 (1116:1236:1360)(1124:1233:1344))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x88y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1536_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (734:837:941)(740:834:932))
          (PORT IN2 (569:648:729)(579:654:730))
          (PORT IN4 (700:774:849)(709:774:841))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x96y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1537_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1596:1805:2018)(1602:1783:1970))
          (PORT IN8 (775:883:993)(786:884:983))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x92y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1538_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1476:1654:1835)(1494:1655:1820))
          (PORT IN4 (1241:1399:1561)(1248:1393:1541))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x88y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1539_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (610:700:792)(601:682:766))
          (PORT IN6 (740:847:958)(765:865:968))
          (PORT IN8 (1262:1421:1585)(1284:1423:1566))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x94y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1540_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (716:820:927)(708:799:891))
          (PORT IN3 (1423:1614:1809)(1427:1587:1753))
          (PORT IN4 (1952:2182:2417)(2056:2276:2502))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x87y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1477:1655:1839)(1489:1643:1803))
          (PORT IN8 (1409:1567:1727)(1470:1630:1796))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x90y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1542_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1582:1815:2055)(1631:1879:2132))
          (PORT IN6 (1469:1649:1834)(1529:1695:1864))
          (PORT IN7 (1456:1643:1834)(1512:1694:1881))
          (PORT IN8 (1498:1684:1876)(1522:1703:1888))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x91y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1543_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (783:891:1002)(784:879:977))
          (PORT IN8 (760:862:966)(762:851:944))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x121y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1544_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (746:843:943)(750:837:926))
          (PORT IN2 (1420:1591:1764)(1453:1615:1780))
          (PORT IN4 (2019:2253:2493)(2106:2334:2568))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x140y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1545_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1041:1195:1352)(1066:1212:1363))
          (PORT IN6 (914:1039:1166)(952:1069:1188))
          (PORT IN7 (1585:1758:1934)(1670:1837:2006))
          (PORT IN8 (384:442:500)(382:431:480))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x139y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1546_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (367:424:483)(347:391:436))
          (PORT IN2 (3252:3617:3987)(3440:3772:4112))
          (PORT IN4 (1065:1195:1328)(1105:1238:1374))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x110y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1547_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1092:1243:1396)(1096:1233:1373))
          (PORT IN7 (908:1020:1134)(907:1007:1111))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x126y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1548_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1311:1474:1640)(1334:1486:1642))
          (PORT IN8 (726:832:939)(736:833:931))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x104y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1549_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1667:1860:2057)(1749:1934:2122))
          (PORT IN6 (393:450:508)(364:408:453))
          (PORT IN7 (589:672:757)(578:655:732))
          (PORT IN8 (1240:1405:1574)(1248:1395:1545))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x114y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1550_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (949:1063:1180)(975:1078:1185))
          (PORT IN7 (1235:1377:1522)(1238:1360:1483))
          (PORT IN8 (1111:1256:1404)(1103:1225:1350))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x90y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1551_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (389:446:505)(357:401:446))
          (PORT IN2 (1140:1262:1388)(1148:1258:1371))
          (PORT IN4 (1516:1704:1895)(1558:1725:1896))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x137y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1552_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (565:656:747)(540:615:693))
          (PORT IN6 (1638:1838:2042)(1726:1917:2115))
          (PORT IN7 (730:837:945)(733:825:918))
          (PORT IN8 (2943:3284:3633)(3103:3434:3775))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x140y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1553_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1274:1414:1558)(1282:1405:1532))
          (PORT IN2 (560:641:723)(579:656:734))
          (PORT IN3 (416:479:543)(401:457:514))
          (PORT IN4 (921:1043:1166)(948:1072:1198))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x121y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1554_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (764:861:959)(782:873:967))
          (PORT IN6 (1039:1193:1351)(1059:1203:1352))
          (PORT IN7 (1416:1571:1728)(1473:1611:1751))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x122y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1555_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1337:1516:1700)(1397:1564:1732))
          (PORT IN3 (1223:1387:1553)(1236:1385:1539))
          (PORT IN4 (760:854:950)(742:827:914))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x115y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1556_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1686:1879:2077)(1723:1909:2101))
          (PORT IN3 (418:479:542)(388:436:484))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x104y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1557_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (556:641:727)(525:592:660))
          (PORT IN7 (1139:1266:1395)(1129:1238:1350))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x120y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1558_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1342:1488:1638)(1349:1475:1604))
          (PORT IN2 (2086:2331:2582)(2142:2369:2600))
          (PORT IN3 (1798:2015:2238)(1915:2127:2343))
          (PORT IN4 (1809:2012:2216)(1858:2044:2235))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x87y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (963:1090:1221)(961:1076:1193))
          (PORT IN6 (751:866:982)(723:807:892))
          (PORT IN8 (579:663:749)(562:630:699))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x98y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1560_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (938:1065:1195)(955:1074:1194))
          (PORT IN3 (1315:1460:1610)(1344:1481:1621))
          (PORT IN4 (1612:1820:2031)(1659:1857:2060))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x134y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1561_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1268:1421:1577)(1309:1454:1600))
          (PORT IN8 (1605:1812:2023)(1709:1915:2126))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x112y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1562_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (555:635:715)(557:629:702))
          (PORT IN7 (1103:1254:1406)(1146:1286:1430))
          (PORT IN8 (738:848:960)(747:846:949))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x99y117
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1563_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1396:1556:1718)(1440:1592:1748))
          (PORT IN3 (1109:1253:1401)(1149:1292:1438))
          (PORT IN4 (386:449:513)(381:436:493))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x95y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1564_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1118:1267:1419)(1181:1322:1465))
          (PORT IN7 (1503:1682:1863)(1522:1689:1859))
          (PORT IN8 (1091:1254:1420)(1096:1240:1388))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x91y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1565_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1295:1444:1596)(1325:1460:1599))
          (PORT IN2 (2783:3117:3456)(2970:3299:3634))
          (PORT IN4 (932:1042:1154)(929:1030:1134))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x87y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1566_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1474:1651:1831)(1502:1658:1818))
          (PORT IN4 (1093:1219:1349)(1123:1244:1369))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x87y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1567_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1674:1887:2103)(1745:1957:2175))
          (PORT IN7 (915:1044:1176)(951:1075:1201))
          (PORT IN8 (1431:1600:1772)(1456:1604:1757))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x89y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1568_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (376:433:490)(345:388:432))
          (PORT IN2 (392:446:501)(375:422:470))
          (PORT IN3 (1462:1628:1798)(1522:1680:1842))
          (PORT IN4 (885:1025:1167)(904:1023:1143))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x102y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1569_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (707:816:928)(698:792:889))
          (PORT IN3 (1346:1488:1632)(1414:1542:1673))
          (PORT IN4 (1112:1266:1422)(1154:1296:1441))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x95y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1570_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2022:2243:2469)(2084:2293:2508))
          (PORT IN7 (783:891:1002)(804:908:1014))
          (PORT IN8 (1088:1211:1336)(1138:1258:1379))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x88y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1571_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1348:1523:1703)(1355:1511:1667))
          (PORT IN2 (370:424:479)(344:387:431))
          (PORT IN3 (414:472:531)(397:446:495))
          (PORT IN4 (747:856:968)(740:834:930))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x88y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1572_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (575:659:746)(580:653:726))
          (PORT IN6 (959:1078:1199)(1000:1116:1234))
          (PORT IN7 (1095:1254:1416)(1113:1256:1400))
          (PORT IN8 (553:636:720)(553:626:700))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x101y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1573_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1497:1668:1842)(1548:1711:1880))
          (PORT IN3 (1460:1653:1852)(1487:1664:1843))
          (PORT IN4 (832:929:1028)(835:915:998))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x87y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1574_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1773:2034:2300)(1832:2106:2387))
          (PORT IN2 (1812:2039:2272)(1891:2106:2325))
          (PORT IN4 (1499:1684:1873)(1562:1739:1921))
          (PORT IN7 (1562:1746:1933)(1614:1791:1974))
          (PORT IN8 (1245:1381:1521)(1291:1415:1543))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x92y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1575_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1221:1371:1523)(1265:1403:1543))
          (PORT IN7 (761:864:969)(764:855:950))
          (PORT IN8 (721:815:911)(724:809:897))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x116y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1576_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (367:418:471)(338:378:420))
          (PORT IN2 (884:1019:1157)(913:1040:1169))
          (PORT IN3 (1319:1466:1617)(1339:1474:1613))
          (PORT IN4 (1615:1791:1972)(1659:1818:1980))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x140y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1577_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (384:447:510)(360:409:458))
          (PORT IN3 (1571:1741:1915)(1657:1821:1988))
          (PORT IN4 (1563:1747:1936)(1564:1722:1886))
          (PORT IN6 (760:866:973)(787:891:997))
          (PORT IN7 (1354:1538:1725)(1356:1511:1671))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x136y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1578_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (556:643:731)(538:610:685))
          (PORT IN6 (1213:1389:1568)(1224:1381:1541))
          (PORT IN7 (402:468:535)(374:425:477))
          (PORT IN8 (1597:1801:2010)(1675:1862:2055))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x109y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (883:1027:1174)(874:1003:1132))
          (PORT IN7 (534:614:696)(529:598:668))
          (PORT IN8 (876:977:1079)(905:1001:1099))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x122y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1580_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1090:1218:1350)(1122:1246:1372))
          (PORT IN7 (588:669:752)(593:672:752))
          (PORT IN8 (909:1049:1189)(923:1045:1172))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x107y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1581_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1614:1811:2012)(1702:1885:2071))
          (PORT IN2 (765:872:982)(790:898:1007))
          (PORT IN4 (917:1043:1170)(936:1050:1166))
          (PORT IN7 (410:466:523)(396:445:495))
          (PORT IN8 (1335:1496:1661)(1377:1528:1682))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x105y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1582_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (976:1111:1247)(1022:1150:1280))
          (PORT IN6 (3768:4165:4573)(4062:4445:4835))
          (PORT IN7 (1407:1574:1744)(1429:1577:1729))
          (PORT IN8 (2106:2351:2600)(2229:2465:2707))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x91y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1583_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (737:852:969)(730:827:927))
          (PORT IN2 (1132:1274:1418)(1189:1318:1451))
          (PORT IN3 (1540:1734:1934)(1580:1764:1953))
          (PORT IN4 (1615:1788:1966)(1634:1797:1964))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x135y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1584_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1438:1611:1789)(1516:1690:1867))
          (PORT IN3 (912:1044:1179)(913:1035:1159))
          (PORT IN4 (1393:1544:1697)(1430:1570:1715))
          (PORT IN5 (591:673:757)(581:657:734))
          (PORT IN6 (1931:2168:2409)(2006:2223:2447))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x140y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1138:1288:1441)(1182:1328:1477))
          (PORT IN4 (570:657:746)(586:669:755))
          (PORT IN5 (1325:1495:1667)(1359:1523:1692))
          (PORT IN6 (2086:2339:2597)(2211:2467:2730))
          (PORT IN8 (1215:1358:1506)(1230:1369:1511))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x117y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1586_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1486:1653:1823)(1516:1673:1833))
          (PORT IN6 (1396:1571:1750)(1473:1641:1814))
          (PORT IN7 (1951:2170:2391)(2070:2276:2485))
          (PORT IN8 (1188:1321:1455)(1223:1345:1470))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x122y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1587_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (936:1052:1171)(935:1045:1156))
          (PORT IN2 (1401:1608:1818)(1408:1580:1756))
          (PORT IN3 (1486:1653:1825)(1531:1689:1849))
          (PORT IN4 (1700:1918:2140)(1782:1998:2218))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x114y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1588_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (921:1056:1195)(944:1072:1202))
          (PORT IN3 (1617:1811:2013)(1653:1845:2040))
          (PORT IN4 (1087:1231:1377)(1117:1260:1406))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x105y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1589_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (382:442:503)(349:396:444))
          (PORT IN6 (549:633:717)(517:582:648))
          (PORT IN7 (374:429:486)(352:396:441))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x122y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1590_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1621:1821:2024)(1678:1873:2075))
          (PORT IN3 (1394:1553:1717)(1380:1521:1666))
          (PORT IN4 (1090:1216:1345)(1107:1221:1338))
          (PORT IN5 (932:1073:1217)(958:1089:1222))
          (PORT IN7 (1717:1961:2210)(1782:2012:2247))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x90y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1591_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1234:1370:1509)(1267:1391:1519))
          (PORT IN2 (1597:1797:2000)(1680:1867:2057))
          (PORT IN3 (1758:1974:2193)(1796:1984:2177))
          (PORT IN4 (1078:1201:1328)(1120:1231:1344))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x96y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1592_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1449:1648:1850)(1496:1692:1891))
          (PORT IN6 (1599:1773:1951)(1697:1867:2040))
          (PORT IN7 (405:463:521)(394:444:495))
          (PORT IN8 (918:1027:1139)(920:1020:1123))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x133y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1593_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1098:1237:1378)(1073:1184:1296))
          (PORT IN2 (1555:1749:1950)(1606:1802:2002))
          (PORT IN4 (1508:1690:1877)(1509:1665:1826))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x113y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1737:1936:2143)(1822:2022:2226))
          (PORT IN6 (907:1032:1161)(943:1057:1174))
          (PORT IN7 (412:468:525)(393:442:491))
          (PORT IN8 (398:454:510)(393:443:493))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x102y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1595_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1611:1812:2017)(1697:1897:2099))
          (PORT IN2 (1614:1819:2026)(1674:1879:2088))
          (PORT IN3 (391:450:510)(383:435:488))
          (PORT IN4 (560:645:732)(541:614:689))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x95y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1596_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (610:695:782)(609:690:772))
          (PORT IN6 (1762:1959:2162)(1829:2021:2216))
          (PORT IN7 (1528:1712:1897)(1548:1719:1894))
          (PORT IN8 (873:981:1090)(845:933:1023))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x87y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1597_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (599:682:766)(602:679:756))
          (PORT IN2 (1241:1396:1552)(1277:1426:1578))
          (PORT IN3 (591:672:753)(580:649:720))
          (PORT IN4 (1424:1596:1775)(1526:1694:1866))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x90y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1598_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1440:1634:1831)(1514:1696:1881))
          (PORT IN7 (1396:1567:1740)(1442:1595:1752))
          (PORT IN8 (932:1042:1157)(942:1048:1159))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x86y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1723:1937:2156)(1785:1992:2205))
          (PORT IN6 (1839:2037:2241)(1905:2094:2288))
          (PORT IN7 (1615:1803:1999)(1666:1844:2025))
          (PORT IN8 (1387:1573:1760)(1399:1563:1732))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x88y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1600_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1058:1219:1383)(1062:1203:1348))
          (PORT IN8 (556:635:716)(542:610:679))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x116y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1601_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (747:847:948)(756:846:938))
          (PORT IN4 (1436:1629:1823)(1530:1713:1900))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x98y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1602_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1088:1241:1396)(1130:1277:1424))
          (PORT IN8 (1589:1783:1983)(1665:1848:2037))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x90y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1603_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1552:1728:1908)(1587:1751:1919))
          (PORT IN3 (1969:2183:2402)(2076:2286:2501))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x86y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1604_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1141:1255:1370)(1171:1272:1376))
          (PORT IN4 (924:1043:1165)(945:1058:1174))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x102y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1605_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1567:1735:1906)(1636:1785:1935))
          (PORT IN4 (1768:1987:2211)(1875:2094:2317))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x96y92
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1606_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1144:1292:1445)(1157:1294:1433))
          (PORT IN6 (740:848:957)(747:846:945))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x100y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1607_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1970:2193:2420)(2078:2291:2507))
          (PORT IN2 (1312:1486:1663)(1375:1544:1715))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///XOR/    Pos: x125y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1608_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1237:1422:1609)(1265:1452:1643))
          (PORT IN3 (730:848:968)(736:863:991))
          (PORT IN4 (1549:1743:1940)(1619:1813:2010))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x142y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1609_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (921:1048:1177)(943:1057:1173))
          (PORT IN2 (1497:1706:1918)(1528:1713:1902))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_XOR////    Pos: x136y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1610_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1333:1484:1638)(1340:1477:1618))
          (PORT IN6 (1429:1637:1846)(1449:1632:1819))
          (PORT IN7 (1587:1784:1987)(1622:1815:2009))
          (PORT IN8 (745:849:955)(740:838:938))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x124y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1611_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3334:3688:4053)(3507:3842:4186))
          (PORT IN3 (2507:2745:2987)(2604:2827:3057))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x131y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1612_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (942:1089:1237)(937:1065:1194))
          (PORT IN8 (1736:1954:2176)(1793:1988:2188))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x110y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1613_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1791:1976:2165)(1873:2048:2228))
          (PORT IN6 (1059:1202:1348)(1105:1235:1369))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x117y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1614_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1598:1785:1975)(1696:1878:2063))
          (PORT IN2 (1430:1642:1858)(1475:1681:1889))
          (PORT IN3 (1382:1523:1667)(1456:1588:1723))
          (PORT IN4 (1677:1858:2043)(1711:1875:2043))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x98y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1615_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1890:2052:2217)(1978:2123:2270))
          (PORT IN4 (591:676:762)(571:638:707))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x135y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1616_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2405:2632:2868)(2454:2671:2893))
          (PORT IN8 (3293:3682:4080)(3480:3869:4268))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x141y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1617_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1231:1396:1566)(1221:1359:1501))
          (PORT IN4 (1020:1154:1293)(1010:1131:1254))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x126y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1618_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1097:1240:1387)(1098:1228:1362))
          (PORT IN6 (1468:1631:1796)(1526:1676:1829))
          (PORT IN7 (1577:1778:1985)(1664:1878:2095))
          (PORT IN8 (1218:1414:1612)(1261:1462:1667))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x133y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1619_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1390:1559:1731)(1456:1619:1785))
          (PORT IN6 (2071:2284:2500)(2169:2364:2564))
          (PORT IN7 (1586:1776:1969)(1623:1795:1969))
          (PORT IN8 (1701:1921:2148)(1748:1962:2178))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x114y78
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1620_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (786:878:971)(797:874:954))
          (PORT IN8 (1752:1939:2130)(1816:1989:2163))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x107y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1621_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1022:1148:1277)(1034:1154:1276))
          (PORT IN3 (1551:1728:1911)(1600:1757:1916))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x129y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1622_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1390:1602:1818)(1372:1538:1709))
          (PORT IN4 (1429:1617:1808)(1468:1641:1820))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x102y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1623_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2072:2282:2498)(2105:2291:2481))
          (PORT IN7 (1117:1272:1427)(1144:1280:1419))
          (PORT IN8 (373:429:486)(345:387:431))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x96y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1624_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2442:2678:2919)(2562:2772:2989))
          (PORT IN6 (910:1044:1178)(928:1047:1168))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x136y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1625_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1424:1620:1821)(1479:1665:1855))
          (PORT IN4 (770:872:974)(781:871:963))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x111y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1626_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1572:1777:1988)(1639:1849:2063))
          (PORT IN6 (1042:1168:1295)(1079:1199:1322))
          (PORT IN7 (1896:2139:2387)(1937:2159:2385))
          (PORT IN8 (1613:1779:1949)(1685:1841:2002))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x113y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1627_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (406:469:532)(401:459:518))
          (PORT IN2 (618:692:768)(619:682:747))
          (PORT IN3 (1604:1799:1999)(1670:1849:2032))
          (PORT IN4 (565:655:748)(569:651:735))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x99y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1628_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1066:1205:1346)(1086:1216:1347))
          (PORT IN3 (2257:2509:2764)(2369:2601:2839))
          (PORT IN4 (1047:1189:1334)(1064:1196:1329))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x100y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1629_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (742:854:967)(759:861:963))
          (PORT IN4 (1319:1459:1602)(1346:1475:1607))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x99y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1630_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1419:1609:1803)(1469:1648:1831))
          (PORT IN8 (1437:1581:1727)(1503:1632:1763))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x92y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1631_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1909:2158:2410)(1996:2236:2484))
          (PORT IN2 (1471:1636:1803)(1534:1686:1840))
          (PORT IN3 (1744:1994:2247)(1805:2064:2327))
          (PORT IN4 (1762:1961:2164)(1860:2060:2262))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x90y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1632_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1061:1199:1341)(1045:1169:1298))
          (PORT IN8 (967:1085:1205)(1020:1137:1256))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x107y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1524:1688:1858)(1535:1673:1816))
          (PORT IN7 (1553:1749:1952)(1594:1773:1958))
          (PORT IN8 (1534:1727:1925)(1605:1786:1971))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x94y74
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1634_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1298:1479:1663)(1338:1515:1693))
          (PORT IN3 (1680:1893:2113)(1759:1971:2186))
          (PORT IN4 (1528:1708:1893)(1583:1760:1943))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x87y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1635_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (966:1105:1246)(982:1112:1246))
          (PORT IN4 (1077:1226:1380)(1090:1227:1367))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x87y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1636_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1225:1373:1523)(1289:1430:1575))
          (PORT IN7 (880:987:1096)(906:1004:1104))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x95y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1637_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1477:1640:1806)(1532:1691:1852))
          (PORT IN7 (1448:1646:1845)(1503:1679:1858))
          (PORT IN8 (749:858:970)(752:849:950))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x90y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1638_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1858:2083:2312)(1904:2125:2349))
          (PORT IN2 (1464:1632:1803)(1509:1665:1822))
          (PORT IN4 (630:715:803)(626:705:785))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x96y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1942:2162:2386)(2061:2279:2501))
          (PORT IN6 (611:687:764)(593:653:715))
          (PORT IN7 (726:831:938)(746:847:952))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x109y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1640_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1297:1426:1558)(1325:1441:1558))
          (PORT IN3 (1285:1459:1639)(1328:1490:1658))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x127y96
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1641_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (3372:3750:4136)(3527:3881:4243))
          (PORT IN2 (2031:2262:2500)(2062:2270:2481))
          (PORT IN4 (2735:3060:3391)(2847:3158:3477))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x130y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1642_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (376:430:485)(350:392:435))
          (PORT IN8 (1676:1868:2062)(1723:1908:2098))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x121y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1643_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (902:1028:1157)(928:1049:1174))
          (PORT IN6 (1947:2187:2431)(1971:2193:2417))
          (PORT IN7 (1259:1406:1556)(1287:1418:1554))
          (PORT IN8 (1260:1442:1627)(1276:1460:1648))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x131y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1644_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1096:1241:1387)(1125:1252:1383))
          (PORT IN6 (1026:1157:1292)(1033:1151:1272))
          (PORT IN7 (1401:1576:1754)(1451:1616:1783))
          (PORT IN8 (1662:1892:2126)(1693:1892:2095))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x110y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1645_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1712:1939:2167)(1755:1955:2162))
          (PORT IN6 (1083:1226:1372)(1150:1287:1428))
          (PORT IN7 (548:630:713)(520:583:649))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x104y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1646_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1408:1578:1751)(1490:1650:1814))
          (PORT IN8 (614:693:774)(608:678:750))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x94y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1647_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (769:883:1000)(781:887:996))
          (PORT IN4 (632:708:784)(625:689:754))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x134y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1648_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1512:1726:1943)(1559:1756:1956))
          (PORT IN3 (1566:1778:1996)(1582:1777:1977))
          (PORT IN4 (1357:1536:1718)(1413:1584:1760))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x139y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1649_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1019:1147:1279)(1031:1150:1270))
          (PORT IN3 (786:890:997)(811:914:1020))
          (PORT IN4 (386:449:513)(381:436:493))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x114y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1650_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1701:1937:2179)(1800:2032:2267))
          (PORT IN8 (2061:2294:2530)(2175:2403:2638))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x122y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1651_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1149:1327:1508)(1149:1313:1482))
          (PORT IN4 (731:834:939)(743:844:947))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x113y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1652_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (717:827:939)(707:798:891))
          (PORT IN6 (1070:1206:1344)(1098:1223:1352))
          (PORT IN7 (1892:2110:2331)(1986:2209:2437))
          (PORT IN8 (2048:2301:2560)(2156:2390:2627))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x104y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1653_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (825:931:1038)(850:948:1050))
          (PORT IN2 (382:441:501)(353:398:444))
          (PORT IN3 (1595:1764:1937)(1651:1803:1957))
          (PORT IN4 (2200:2407:2620)(2298:2484:2671))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x129y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1654_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1399:1609:1824)(1379:1546:1716))
          (PORT IN2 (1964:2183:2405)(2057:2265:2479))
          (PORT IN4 (1310:1486:1663)(1382:1556:1735))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x94y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1655_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1015:1161:1310)(999:1122:1247))
          (PORT IN4 (1818:2055:2300)(1888:2105:2325))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x92y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1656_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (759:859:960)(768:855:944))
          (PORT IN8 (948:1065:1183)(955:1061:1169))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x139y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1667:1851:2040)(1721:1904:2090))
          (PORT IN7 (1359:1564:1774)(1370:1545:1725))
          (PORT IN8 (539:620:702)(545:621:699))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x105y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1658_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1434:1631:1832)(1510:1705:1903))
          (PORT IN2 (895:1027:1163)(895:1017:1142))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///XOR/    Pos: x104y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1659_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1102:1234:1369)(1132:1256:1383))
          (PORT IN2 (372:429:487)(348:393:438))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_XOR////    Pos: x90y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1660_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1600:1823:2049)(1635:1846:2058))
          (PORT IN6 (1331:1507:1688)(1352:1509:1669))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x93y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1661_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1268:1412:1560)(1328:1460:1594))
          (PORT IN2 (1327:1505:1686)(1379:1542:1707))
          (PORT IN3 (1928:2180:2436)(1974:2200:2433))
          (PORT IN4 (1006:1134:1265)(989:1105:1223))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x106y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1662_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1537:1724:1915)(1612:1783:1958))
          (PORT IN2 (1579:1779:1984)(1656:1850:2047))
          (PORT IN4 (1867:2079:2297)(1974:2179:2387))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x87y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1663_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (732:820:910)(746:833:923))
          (PORT IN3 (1622:1826:2035)(1690:1884:2079))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x87y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1664_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (735:846:958)(726:821:920))
          (PORT IN7 (368:432:496)(348:399:451))
          (PORT IN8 (804:900:998)(819:908:1000))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x104y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1665_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1156:1301:1448)(1199:1335:1475))
          (PORT IN2 (1160:1310:1463)(1215:1360:1510))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_XOR////    Pos: x95y79
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1666_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1644:1821:2002)(1697:1865:2037))
          (PORT IN8 (904:1035:1168)(940:1064:1190))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x88y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1667_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1042:1179:1320)(1020:1139:1260))
          (PORT IN2 (1030:1167:1308)(1014:1137:1263))
          (PORT IN4 (414:473:533)(396:447:499))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x87y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1668_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1453:1602:1754)(1476:1610:1750))
          (PORT IN6 (1770:1959:2152)(1871:2058:2248))
          (PORT IN7 (922:1059:1200)(927:1049:1173))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x92y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1669_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1693:1905:2122)(1799:2003:2211))
          (PORT IN3 (1288:1431:1578)(1341:1469:1600))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x92y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1670_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1625:1846:2073)(1674:1895:2121))
          (PORT IN2 (1642:1833:2028)(1699:1870:2045))
          (PORT IN3 (1982:2181:2387)(2037:2222:2411))
          (PORT IN4 (1058:1189:1324)(1078:1201:1327))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x95y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1671_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (805:917:1032)(801:898:996))
          (PORT IN3 (562:643:726)(566:638:712))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x114y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1672_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1104:1225:1349)(1151:1271:1393))
          (PORT IN2 (1227:1380:1537)(1271:1407:1546))
          (PORT IN3 (546:624:704)(542:613:685))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x140y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1673_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (394:458:524)(369:419:469))
          (PORT IN2 (808:919:1033)(787:883:981))
          (PORT IN3 (378:434:492)(359:405:452))
          (PORT IN4 (1682:1862:2048)(1726:1905:2090))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x131y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1674_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1055:1197:1340)(1053:1177:1306))
          (PORT IN7 (1135:1268:1404)(1149:1262:1381))
          (PORT IN8 (1689:1880:2076)(1729:1914:2104))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x117y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1675_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1967:2181:2397)(2035:2243:2457))
          (PORT IN3 (1631:1820:2014)(1635:1806:1982))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x126y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1676_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1322:1505:1690)(1384:1551:1722))
          (PORT IN3 (1011:1159:1310)(1014:1150:1289))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x105y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1677_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1410:1581:1757)(1424:1588:1755))
          (PORT IN2 (939:1065:1195)(979:1110:1242))
          (PORT IN3 (765:868:972)(770:867:966))
          (PORT IN4 (1284:1430:1579)(1327:1471:1619))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x105y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1678_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1679:1867:2058)(1749:1925:2104))
          (PORT IN2 (1562:1756:1954)(1581:1750:1923))
          (PORT IN4 (423:486:550)(408:459:511))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x92y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1071:1217:1367)(1059:1177:1299))
          (PORT IN7 (761:870:980)(788:896:1008))
          (PORT IN8 (914:1019:1125)(933:1030:1130))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x134y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1680_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1318:1507:1698)(1346:1514:1685))
          (PORT IN6 (1762:1982:2206)(1816:2029:2248))
          (PORT IN7 (1756:1992:2235)(1795:2020:2250))
          (PORT IN8 (1172:1328:1486)(1209:1350:1496))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x137y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1681_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (785:884:985)(801:891:983))
          (PORT IN2 (1114:1238:1367)(1130:1244:1361))
          (PORT IN3 (745:847:951)(787:888:992))
          (PORT IN4 (1071:1203:1336)(1077:1190:1304))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x119y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1682_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1662:1866:2075)(1747:1947:2152))
          (PORT IN2 (906:1035:1166)(925:1042:1163))
          (PORT IN4 (1859:2109:2365)(1885:2112:2345))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x133y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (412:470:528)(392:436:482))
          (PORT IN6 (1412:1580:1752)(1432:1569:1712))
          (PORT IN8 (2944:3311:3683)(3054:3391:3735))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x106y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1684_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1742:1963:2188)(1757:1969:2187))
          (PORT IN7 (1288:1436:1586)(1313:1451:1595))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x102y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (567:650:735)(577:654:733))
          (PORT IN8 (375:436:497)(346:394:442))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x121y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1686_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1387:1553:1725)(1377:1521:1669))
          (PORT IN6 (1251:1381:1513)(1278:1393:1512))
          (PORT IN7 (978:1088:1199)(996:1105:1216))
          (PORT IN8 (913:1015:1117)(931:1026:1124))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x90y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1687_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (881:1016:1155)(921:1049:1179))
          (PORT IN3 (1526:1703:1885)(1571:1736:1906))
          (PORT IN4 (2130:2374:2625)(2150:2372:2597))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x94y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1688_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (541:624:708)(540:615:691))
          (PORT IN7 (579:661:746)(587:667:749))
          (PORT IN8 (735:838:942)(770:876:985))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x135y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1689_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (904:1022:1141)(915:1027:1141))
          (PORT IN2 (1023:1163:1306)(1043:1166:1294))
          (PORT IN3 (1230:1401:1576)(1262:1421:1583))
          (PORT IN4 (584:662:740)(569:632:696))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x106y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1690_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1256:1429:1605)(1322:1490:1660))
          (PORT IN2 (726:835:948)(720:817:916))
          (PORT IN3 (1199:1357:1518)(1213:1356:1501))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x103y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1691_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (884:989:1097)(895:991:1088))
          (PORT IN6 (1262:1436:1612)(1334:1505:1677))
          (PORT IN7 (941:1064:1189)(936:1050:1165))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x90y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1692_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1696:1905:2118)(1752:1959:2168))
          (PORT IN6 (1385:1567:1755)(1410:1575:1746))
          (PORT IN7 (1347:1504:1664)(1355:1492:1632))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x87y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1693_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1770:1978:2192)(1807:2007:2211))
          (PORT IN3 (1369:1538:1710)(1379:1526:1677))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x102y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1694_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1459:1632:1809)(1493:1655:1822))
          (PORT IN2 (1723:1940:2161)(1768:1966:2171))
          (PORT IN3 (1389:1527:1669)(1409:1526:1647))
          (PORT IN4 (1293:1440:1591)(1360:1500:1642))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x88y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1695_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (578:653:730)(568:631:695))
          (PORT IN6 (1614:1816:2020)(1674:1859:2047))
          (PORT IN7 (1439:1606:1776)(1512:1670:1829))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x87y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1696_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1637:1825:2019)(1720:1900:2085))
          (PORT IN6 (729:841:956)(721:816:914))
          (PORT IN7 (365:430:496)(344:395:448))
          (PORT IN8 (786:885:987)(811:903:997))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x113y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1697_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1422:1628:1837)(1494:1686:1880))
          (PORT IN2 (2141:2369:2605)(2228:2436:2651))
          (PORT IN3 (380:438:496)(375:424:475))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x104y82
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1698_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2159:2406:2659)(2244:2477:2712))
          (PORT IN7 (779:902:1028)(770:870:972))
          (PORT IN8 (1619:1782:1948)(1712:1868:2027))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x91y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1699_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (375:434:494)(354:399:445))
          (PORT IN2 (376:435:494)(355:401:447))
          (PORT IN3 (1441:1619:1800)(1512:1678:1847))
          (PORT IN4 (570:653:739)(581:659:738))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x88y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1700_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1808:2042:2280)(1853:2071:2292))
          (PORT IN6 (1949:2161:2377)(2070:2284:2502))
          (PORT IN7 (1121:1283:1449)(1146:1296:1448))
          (PORT IN8 (608:701:797)(607:694:782))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x88y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1701_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1657:1879:2106)(1709:1936:2169))
          (PORT IN2 (3099:3441:3796)(3352:3683:4022))
          (PORT IN3 (2023:2255:2495)(2111:2327:2546))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x95y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1702_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2107:2321:2541)(2186:2380:2576))
          (PORT IN3 (1190:1339:1491)(1258:1402:1548))
          (PORT IN5 (1553:1765:1983)(1588:1785:1987))
          (PORT IN6 (1428:1592:1759)(1461:1611:1764))
          (PORT IN8 (923:1050:1178)(985:1121:1260))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x94y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1003:1140:1281)(1019:1145:1272))
          (PORT IN7 (578:658:741)(568:640:714))
          (PORT IN8 (929:1048:1169)(939:1050:1164))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x115y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1704_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1288:1432:1580)(1358:1503:1651))
          (PORT IN6 (1580:1778:1981)(1664:1853:2045))
          (PORT IN7 (545:624:705)(542:613:685))
          (PORT IN8 (718:830:943)(710:808:907))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x141y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1737:1946:2158)(1822:2018:2216))
          (PORT IN3 (560:640:723)(560:634:710))
          (PORT IN5 (762:874:990)(778:883:988))
          (PORT IN6 (1301:1473:1649)(1374:1548:1726))
          (PORT IN8 (1857:2059:2269)(1920:2128:2341))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x132y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1706_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1499:1695:1896)(1513:1676:1840))
          (PORT IN2 (914:1047:1183)(922:1049:1179))
          (PORT IN3 (1479:1666:1859)(1509:1682:1862))
          (PORT IN4 (1612:1805:2002)(1654:1846:2042))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x115y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1707_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1099:1229:1360)(1140:1260:1382))
          (PORT IN2 (939:1066:1196)(972:1097:1224))
          (PORT IN3 (1144:1285:1428)(1173:1312:1451))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x124y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1708_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1327:1485:1646)(1328:1459:1594))
          (PORT IN7 (749:858:968)(768:869:973))
          (PORT IN8 (1732:1954:2181)(1808:2031:2260))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x107y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1621:1800:1983)(1644:1796:1954))
          (PORT IN2 (558:655:753)(556:635:715))
          (PORT IN5 (370:430:492)(349:395:441))
          (PORT IN6 (550:630:711)(551:618:686))
          (PORT IN7 (563:635:707)(552:610:670))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x112y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1710_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (561:642:725)(561:634:709))
          (PORT IN2 (1557:1786:2019)(1571:1780:1992))
          (PORT IN3 (570:645:720)(568:632:698))
          (PORT IN4 (1867:2112:2362)(1970:2208:2451))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x95y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1711_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1249:1446:1644)(1304:1502:1706))
          (PORT IN6 (747:846:947)(746:835:927))
          (PORT IN7 (1085:1241:1400)(1129:1278:1428))
          (PORT IN8 (989:1111:1233)(1024:1141:1261))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x133y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1712_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1574:1766:1961)(1667:1854:2044))
          (PORT IN2 (712:818:925)(707:801:895))
          (PORT IN5 (1560:1753:1951)(1650:1840:2034))
          (PORT IN7 (1580:1758:1939)(1606:1764:1928))
          (PORT IN8 (1486:1666:1849)(1513:1676:1844))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x137y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1713_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (573:658:744)(578:658:739))
          (PORT IN3 (950:1091:1234)(959:1089:1221))
          (PORT IN6 (393:455:518)(374:422:472))
          (PORT IN7 (1287:1444:1605)(1288:1433:1580))
          (PORT IN8 (1082:1231:1382)(1091:1222:1356))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x118y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1714_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1287:1446:1606)(1328:1481:1640))
          (PORT IN2 (721:832:945)(727:829:934))
          (PORT IN3 (1785:1962:2142)(1831:1999:2173))
          (PORT IN4 (1975:2209:2445)(2075:2307:2543))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x121y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1715_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1774:2010:2251)(1860:2084:2313))
          (PORT IN6 (1256:1396:1538)(1285:1412:1542))
          (PORT IN7 (1211:1349:1491)(1236:1365:1497))
          (PORT IN8 (1234:1375:1518)(1234:1355:1479))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x109y87
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1716_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (957:1092:1229)(991:1126:1264))
          (PORT IN2 (934:1063:1194)(980:1099:1221))
          (PORT IN3 (923:1049:1176)(969:1089:1210))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x102y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1228:1393:1562)(1226:1363:1505))
          (PORT IN7 (398:455:513)(385:434:485))
          (PORT IN8 (708:810:913)(718:815:914))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x120y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1718_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1398:1565:1736)(1401:1552:1707))
          (PORT IN5 (1055:1190:1329)(1052:1171:1293))
          (PORT IN6 (389:450:513)(386:440:495))
          (PORT IN7 (778:888:1000)(811:918:1028))
          (PORT IN8 (1449:1599:1752)(1465:1597:1734))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x90y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1719_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1410:1602:1798)(1480:1677:1878))
          (PORT IN6 (1423:1589:1759)(1510:1666:1826))
          (PORT IN7 (922:1043:1164)(949:1063:1181))
          (PORT IN8 (1700:1911:2127)(1755:1956:2159))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x94y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1720_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1617:1787:1962)(1696:1863:2033))
          (PORT IN2 (354:412:471)(331:376:423))
          (PORT IN3 (588:669:752)(596:673:752))
          (PORT IN4 (399:461:524)(385:442:500))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x131y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1721_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (968:1081:1195)(963:1064:1168))
          (PORT IN3 (373:429:486)(344:387:432))
          (PORT IN6 (759:874:991)(747:840:935))
          (PORT IN7 (369:425:482)(341:383:427))
          (PORT IN8 (1378:1560:1748)(1387:1546:1708))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x108y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1722_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (586:668:750)(596:676:758))
          (PORT IN6 (585:667:751)(572:641:712))
          (PORT IN7 (1373:1542:1716)(1421:1580:1742))
          (PORT IN8 (729:838:949)(740:839:939))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x104y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (701:781:863)(699:768:837))
          (PORT IN6 (1440:1637:1836)(1532:1729:1927))
          (PORT IN7 (1135:1282:1433)(1150:1292:1435))
          (PORT IN8 (1811:2032:2255)(1931:2150:2374))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x92y110
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1724_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1443:1642:1845)(1466:1658:1852))
          (PORT IN2 (1095:1249:1408)(1130:1276:1425))
          (PORT IN3 (1284:1458:1634)(1292:1447:1604))
          (PORT IN4 (1787:1995:2210)(1828:2011:2199))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x92y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1725_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1080:1204:1330)(1100:1217:1337))
          (PORT IN3 (1772:1991:2213)(1866:2070:2277))
          (PORT IN4 (852:965:1081)(844:944:1046))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x93y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1726_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1295:1436:1581)(1321:1453:1588))
          (PORT IN3 (1836:2051:2270)(1930:2135:2345))
          (PORT IN5 (956:1091:1230)(967:1094:1223))
          (PORT IN6 (2355:2627:2905)(2450:2699:2953))
          (PORT IN8 (1592:1746:1904)(1623:1762:1904))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x91y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1727_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1048:1202:1358)(1100:1249:1400))
          (PORT IN6 (922:1032:1146)(924:1025:1130))
          (PORT IN7 (1256:1411:1570)(1313:1460:1608))
          (PORT IN8 (1289:1459:1633)(1326:1489:1656))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x109y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1728_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (750:833:918)(752:831:911))
          (PORT IN6 (1652:1863:2078)(1723:1935:2150))
          (PORT IN7 (396:452:509)(384:432:482))
          (PORT IN8 (1729:1928:2133)(1836:2036:2240))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x113y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1729_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (554:635:718)(562:637:714))
          (PORT IN7 (961:1084:1210)(1002:1123:1246))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x113y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1076:1215:1356)(1047:1155:1266))
          (PORT IN6 (1698:1920:2147)(1727:1927:2129))
          (PORT IN7 (394:447:502)(362:407:452))
          (PORT IN8 (1623:1840:2062)(1714:1916:2123))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x112y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1731_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1038:1172:1309)(1030:1147:1267))
          (PORT IN7 (782:901:1022)(792:894:999))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x118y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1732_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1824:2036:2252)(1936:2147:2362))
          (PORT IN4 (950:1077:1206)(978:1109:1243))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x117y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1733_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (733:840:948)(737:834:933))
          (PORT IN2 (837:943:1051)(828:920:1015))
          (PORT IN6 (1058:1188:1323)(1062:1177:1297))
          (PORT IN7 (1279:1425:1575)(1282:1423:1566))
          (PORT IN8 (1217:1370:1527)(1228:1371:1519))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x114y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1735_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (388:444:502)(388:438:489))
          (PORT IN2 (928:1055:1184)(983:1102:1223))
          (PORT IN3 (744:838:934)(743:829:917))
          (PORT IN4 (1234:1377:1523)(1271:1414:1559))
          (PORT IN5 (379:436:494)(376:424:473))
          (PORT IN6 (732:835:941)(732:826:922))
          (PORT IN7 (1047:1198:1354)(1047:1180:1318))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x112y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1737_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1394:1554:1720)(1404:1555:1710))
          (PORT IN2 (978:1121:1266)(971:1097:1225))
          (PORT IN3 (573:655:738)(568:639:710))
          (PORT IN4 (875:991:1109)(882:991:1103))
          (PORT IN6 (1555:1749:1948)(1601:1784:1972))
          (PORT IN7 (583:657:733)(578:640:703))
          (PORT IN8 (1105:1255:1408)(1119:1257:1399))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x114y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (774:883:993)(788:893:1000))
          (PORT IN2 (1107:1242:1379)(1139:1277:1418))
          (PORT IN3 (1353:1500:1651)(1417:1565:1716))
          (PORT IN5 (897:1005:1116)(896:1001:1108))
          (PORT IN7 (1047:1180:1316)(1058:1179:1304))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x119y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1741_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (945:1072:1202)(959:1079:1204))
          (PORT IN4 (768:858:950)(776:860:947))
          (PORT IN6 (748:855:964)(758:856:955))
          (PORT IN7 (1495:1688:1884)(1602:1799:1999))
          (PORT IN8 (554:638:723)(549:624:699))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x112y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1743_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1600:1798:2001)(1610:1799:1990))
          (PORT IN2 (1167:1322:1480)(1169:1314:1459))
          (PORT IN5 (1028:1167:1308)(1014:1134:1256))
          (PORT IN6 (803:903:1005)(795:884:974))
          (PORT IN8 (1477:1674:1877)(1546:1746:1947))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x113y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1745_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1482:1676:1874)(1541:1727:1920))
          (PORT IN2 (1010:1164:1321)(1015:1155:1297))
          (PORT IN3 (597:675:756)(586:660:734))
          (PORT IN4 (1215:1353:1495)(1225:1353:1484))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x116y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1746_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (584:670:758)(597:680:765))
          (PORT IN6 (849:958:1069)(825:914:1007))
          (PORT IN7 (545:628:711)(517:582:648))
          (PORT IN8 (794:882:973)(798:882:967))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x115y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1747_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1427:1599:1775)(1433:1594:1757))
          (PORT IN6 (1254:1426:1604)(1335:1508:1683))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x117y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1748_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1654:1854:2058)(1700:1900:2103))
          (PORT IN2 (571:652:736)(588:668:748))
          (PORT IN3 (1067:1202:1340)(1081:1202:1327))
          (PORT IN5 (756:860:966)(769:861:954))
          (PORT IN6 (910:1038:1169)(936:1054:1175))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_XOR////    Pos: x111y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1750_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1205:1371:1540)(1235:1391:1550))
          (PORT IN2 (725:832:942)(712:802:893))
          (PORT IN3 (1235:1387:1543)(1261:1405:1555))
          (PORT IN5 (1349:1515:1683)(1371:1529:1692))
          (PORT IN6 (1408:1605:1803)(1457:1649:1844))
          (PORT IN7 (388:454:521)(384:442:502))
          (PORT IN8 (743:843:946)(749:845:943))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x112y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1752_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1614:1804:1999)(1625:1804:1984))
          (PORT IN2 (1045:1194:1345)(1088:1223:1360))
          (PORT IN3 (966:1086:1210)(975:1087:1202))
          (PORT IN4 (1019:1161:1306)(1028:1157:1288))
          (PORT IN5 (862:973:1088)(834:927:1022))
          (PORT IN6 (1146:1311:1479)(1157:1307:1461))
          (PORT IN7 (779:880:985)(815:909:1006))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x115y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1754_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (544:619:697)(530:597:667))
          (PORT IN2 (584:663:745)(565:631:697))
          (PORT IN3 (390:449:509)(380:430:481))
          (PORT IN7 (1475:1650:1830)(1530:1697:1867))
          (PORT IN8 (1103:1254:1406)(1129:1267:1409))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x118y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1756_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (388:444:502)(380:430:481))
          (PORT IN5 (585:671:758)(594:677:761))
          (PORT IN6 (384:441:499)(378:427:476))
          (PORT IN7 (1100:1231:1364)(1107:1231:1359))
          (PORT IN8 (889:1009:1130)(894:1009:1127))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x113y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1758_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (608:684:760)(604:668:734))
          (PORT IN4 (720:829:938)(742:850:961))
          (PORT IN5 (719:823:931)(726:821:919))
          (PORT IN7 (934:1056:1182)(995:1113:1235))
          (PORT IN8 (874:1004:1137)(887:999:1114))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x116y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1760_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (387:448:511)(380:434:490))
          (PORT IN2 (1460:1648:1839)(1505:1685:1866))
          (PORT IN3 (416:479:543)(401:457:514))
          (PORT IN4 (725:833:942)(748:845:944))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x120y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1761_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (552:633:716)(535:604:675))
          (PORT IN2 (1463:1652:1844)(1512:1690:1871))
          (PORT IN4 (891:1026:1162)(890:1013:1138))
          (PORT IN5 (775:877:981)(797:887:979))
          (PORT IN6 (2502:2814:3132)(2620:2910:3204))
          (PORT IN8 (566:655:745)(554:630:707))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x121y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1763_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1465:1653:1843)(1516:1689:1867))
          (PORT IN2 (1438:1616:1796)(1511:1687:1868))
          (PORT IN5 (1396:1582:1772)(1427:1605:1788))
          (PORT IN6 (1307:1474:1645)(1394:1552:1715))
          (PORT IN7 (1512:1667:1825)(1539:1683:1830))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x114y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (408:467:526)(406:459:512))
          (PORT IN3 (1224:1386:1551)(1229:1374:1523))
          (PORT IN4 (1054:1208:1365)(1074:1216:1361))
          (PORT IN5 (1293:1463:1636)(1338:1497:1662))
          (PORT IN6 (746:860:977)(763:874:986))
          (PORT IN7 (1498:1663:1833)(1510:1669:1831))
          (PORT IN8 (753:852:952)(764:858:955))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x114y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1767_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1248:1398:1551)(1233:1367:1503))
          (PORT IN2 (1452:1641:1832)(1506:1688:1872))
          (PORT IN3 (1262:1420:1581)(1290:1445:1602))
          (PORT IN4 (545:633:721)(540:613:688))
          (PORT IN5 (788:888:992)(804:894:985))
          (PORT IN6 (1157:1273:1393)(1150:1253:1358))
          (PORT IN8 (1806:2047:2295)(1923:2174:2427))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x117y65
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1769_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:647:735)(567:650:735))
          (PORT IN4 (1648:1858:2072)(1708:1912:2121))
          (PORT IN5 (740:826:914)(729:808:890))
          (PORT IN6 (775:880:987)(800:895:992))
          (PORT IN7 (1161:1325:1494)(1214:1374:1535))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x119y66
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1770_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (741:856:971)(752:857:964))
          (PORT IN2 (742:853:966)(754:854:956))
          (PORT IN6 (728:841:957)(735:835:936))
          (PORT IN7 (1447:1643:1843)(1488:1678:1873))
          (PORT IN8 (380:436:493)(370:418:468))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x114y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1771_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1073:1208:1347)(1085:1209:1335))
          (PORT IN3 (1124:1260:1397)(1179:1305:1434))
          (PORT IN4 (964:1069:1176)(979:1074:1174))
          (PORT IN5 (939:1066:1196)(972:1090:1210))
          (PORT IN8 (699:809:922)(685:781:879))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x118y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1773_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1200:1360:1522)(1173:1308:1445))
          (PORT IN4 (575:652:730)(588:660:735))
          (PORT IN5 (555:639:724)(537:606:678))
          (PORT IN6 (882:1009:1139)(888:1004:1123))
          (PORT IN8 (961:1070:1181)(988:1098:1211))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x119y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1226:1404:1586)(1277:1445:1615))
          (PORT IN3 (1796:2001:2212)(1871:2071:2276))
          (PORT IN4 (889:1021:1154)(885:1004:1127))
          (PORT IN5 (577:650:724)(574:634:696))
          (PORT IN6 (536:620:704)(510:575:640))
          (PORT IN8 (1255:1423:1596)(1269:1431:1596))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x119y71
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1776_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (545:629:714)(530:600:671))
          (PORT IN2 (1210:1362:1515)(1200:1334:1472))
          (PORT IN3 (1439:1622:1809)(1493:1669:1848))
          (PORT IN4 (1184:1315:1452)(1192:1317:1445))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x112y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1777_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (942:1055:1171)(947:1056:1168))
          (PORT IN2 (601:678:755)(599:665:732))
          (PORT IN4 (556:638:721)(559:631:705))
          (PORT IN5 (589:673:759)(582:658:734))
          (PORT IN6 (625:699:773)(625:689:755))
          (PORT IN7 (2053:2288:2527)(2129:2364:2602))
          (PORT IN8 (591:669:747)(570:635:703))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x111y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1779_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1523:1730:1940)(1561:1741:1927))
          (PORT IN3 (1449:1617:1790)(1467:1628:1794))
          (PORT IN4 (1122:1263:1405)(1127:1254:1384))
          (PORT IN5 (1062:1203:1347)(1061:1186:1314))
          (PORT IN6 (954:1079:1207)(950:1060:1173))
          (PORT IN7 (573:656:741)(564:637:712))
          (PORT IN8 (1449:1650:1853)(1480:1662:1850))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x115y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1781_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (763:863:965)(746:833:922))
          (PORT IN3 (730:817:905)(711:788:868))
          (PORT IN5 (746:858:971)(751:852:954))
          (PORT IN6 (1426:1620:1819)(1501:1686:1875))
          (PORT IN7 (377:439:503)(370:425:482))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x121y67
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1783_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (569:645:723)(550:614:681))
          (PORT IN3 (1054:1192:1334)(1065:1196:1330))
          (PORT IN4 (404:461:520)(386:437:489))
          (PORT IN6 (1218:1374:1532)(1249:1397:1550))
          (PORT IN8 (415:472:529)(396:444:493))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x111y68
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1784_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1372:1546:1723)(1360:1518:1679))
          (PORT IN4 (1262:1427:1593)(1288:1441:1598))
          (PORT IN6 (1296:1455:1618)(1327:1482:1638))
          (PORT IN7 (586:679:774)(576:649:724))
          (PORT IN8 (677:782:891)(650:735:823))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x121y118
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1797_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1673:1875:2081)(1743:1937:2135))
          (PORT IN3 (1131:1266:1405)(1159:1288:1419))
          (PORT IN5 (1202:1364:1527)(1197:1338:1482))
          (PORT IN6 (571:659:749)(551:624:698))
          (PORT IN8 (1454:1642:1835)(1507:1683:1865))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x122y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1799_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (566:638:711)(547:606:666))
          (PORT IN2 (1072:1190:1310)(1116:1228:1344))
          (PORT IN4 (366:424:484)(347:392:438))
          (PORT IN6 (1645:1835:2027)(1719:1891:2069))
          (PORT IN7 (745:853:961)(747:846:947))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x124y115
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1800_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (907:1028:1152)(929:1045:1163))
          (PORT IN4 (1048:1204:1364)(1076:1225:1377))
          (PORT IN5 (548:630:713)(545:617:690))
          (PORT IN6 (1098:1235:1375)(1133:1263:1396))
          (PORT IN7 (549:628:709)(547:616:687))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_XOR////    Pos: x122y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1801_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (574:668:763)(553:637:723))
          (PORT IN7 (1434:1612:1794)(1455:1622:1793))
          (PORT IN8 (1063:1191:1320)(1100:1219:1342))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x118y90
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1803_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (396:458:522)(382:436:491))
          (PORT IN4 (1548:1745:1946)(1619:1794:1975))
          (PORT IN7 (1688:1880:2078)(1766:1951:2140))
          (PORT IN8 (376:438:501)(368:423:479))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x109y73
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1804_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1523:1702:1884)(1580:1735:1893))
          (PORT IN2 (2715:3050:3394)(2879:3216:3558))
          (PORT IN3 (1541:1716:1892)(1619:1782:1948))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4a////    Pos: x108y86
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1805_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3269:3639:4012)(3369:3693:4025))
          (PORT IN4 (950:1101:1255)(944:1070:1198))
          (PORT IN6 (1426:1591:1758)(1517:1678:1843))
          (PORT IN7 (1039:1181:1325)(1025:1144:1265))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x108y76
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1806_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1293:1444:1599)(1311:1448:1587))
          (PORT IN4 (1308:1464:1622)(1325:1467:1611))
          (PORT IN5 (1085:1227:1371)(1111:1243:1379))
          (PORT IN8 (712:792:872)(726:795:866))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x122y92
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1808_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1007:1139:1274)(997:1111:1227))
          (PORT IN4 (1487:1714:1946)(1504:1704:1909))
          (PORT IN5 (1167:1326:1489)(1147:1281:1417))
          (PORT IN6 (1739:1954:2173)(1773:1968:2168))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x115y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1809_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1267:1441:1619)(1284:1445:1611))
          (PORT IN6 (1846:2062:2285)(1948:2152:2358))
          (PORT IN8 (1643:1845:2053)(1693:1891:2095))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x116y86
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1810_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1336:1499:1666)(1377:1529:1684))
          (PORT IN3 (1255:1380:1508)(1273:1385:1501))
          (PORT IN6 (1902:2119:2342)(2006:2203:2402))
          (PORT IN7 (1224:1398:1575)(1255:1422:1592))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN3 OUT (503:514:525)(423:432:442))  // in 3 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x112y80
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1811_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1403:1558:1719)(1446:1583:1724))
          (PORT IN4 (1247:1423:1604)(1266:1427:1590))
          (PORT IN5 (1160:1289:1422)(1162:1277:1396))
          (PORT IN8 (1308:1482:1659)(1375:1544:1716))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x118y85
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1813_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (714:807:903)(718:805:895))
          (PORT IN4 (550:634:720)(550:622:695))
          (PORT IN5 (2246:2509:2777)(2350:2595:2846))
          (PORT IN7 (1357:1507:1662)(1390:1528:1672))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x111y67
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1814_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1456:1627:1800)(1530:1691:1855))
          (PORT IN2 (1194:1370:1549)(1207:1362:1520))
          (PORT IN3 (1367:1530:1696)(1405:1551:1700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4a////    Pos: x112y83
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1815_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1393:1571:1753)(1414:1565:1721))
          (PORT IN4 (1869:2109:2354)(1938:2168:2406))
          (PORT IN6 (1844:2040:2242)(1874:2050:2230))
          (PORT IN7 (575:661:748)(562:638:715))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x110y72
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1816_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (710:813:919)(726:824:925))
          (PORT IN4 (851:961:1073)(832:929:1028))
          (PORT IN5 (1154:1286:1421)(1189:1319:1452))
          (PORT IN7 (1321:1467:1616)(1363:1504:1648))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x118y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1818_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (919:1036:1155)(957:1067:1181))
          (PORT IN4 (2231:2474:2721)(2319:2535:2755))
          (PORT IN5 (1024:1151:1280)(1013:1125:1242))
          (PORT IN6 (1420:1561:1704)(1489:1617:1748))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x111y71
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1819_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1233:1403:1578)(1228:1375:1524))
          (PORT IN6 (1035:1169:1305)(1023:1136:1251))
          (PORT IN7 (953:1084:1216)(991:1118:1248))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x104y79
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1820_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1172:1342:1514)(1183:1333:1487))
          (PORT IN4 (1187:1342:1503)(1203:1343:1487))
          (PORT IN6 (1522:1674:1829)(1543:1670:1800))
          (PORT IN7 (1777:1990:2207)(1885:2088:2295))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x109y70
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1821_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (554:628:704)(543:604:667))
          (PORT IN4 (629:702:778)(632:694:756))
          (PORT IN5 (577:658:741)(580:656:733))
          (PORT IN7 (2304:2564:2828)(2419:2663:2912))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x114y86
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1823_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (927:1053:1180)(959:1074:1191))
          (PORT IN4 (1322:1488:1659)(1362:1514:1669))
          (PORT IN7 (1423:1600:1779)(1430:1594:1760))
          (PORT IN8 (2009:2236:2470)(2087:2302:2524))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x107y69
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1824_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1405:1579:1758)(1491:1661:1834))
          (PORT IN2 (537:620:704)(527:600:675))
          (PORT IN3 (1769:1970:2175)(1857:2042:2229))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4a////    Pos: x108y78
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1825_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1549:1717:1889)(1566:1711:1860))
          (PORT IN4 (1772:1981:2195)(1826:2019:2218))
          (PORT IN6 (1353:1518:1685)(1437:1599:1764))
          (PORT IN7 (1656:1863:2074)(1752:1952:2152))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x109y72
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1826_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (715:822:930)(731:830:932))
          (PORT IN4 (1435:1622:1814)(1536:1715:1898))
          (PORT IN5 (909:1015:1123)(907:1003:1102))
          (PORT IN8 (1268:1444:1623)(1299:1462:1629))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN5 OUT (456:489:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x118y82
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1828_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1029:1157:1288)(1066:1183:1303))
          (PORT IN4 (1904:2140:2385)(1972:2199:2432))
          (PORT IN5 (1596:1765:1936)(1689:1851:2017))
          (PORT IN6 (1829:2042:2263)(1874:2077:2286))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///ORAND/    Pos: x109y66
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a1829_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1714:1893:2077)(1797:1961:2130))
          (PORT IN2 (1536:1760:1987)(1576:1781:1992))
          (PORT IN3 (1457:1617:1782)(1502:1652:1807))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX4a////    Pos: x102y76
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1830_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1987:2201:2420)(2132:2339:2550))
          (PORT IN4 (552:636:723)(569:653:737))
          (PORT IN6 (1406:1572:1742)(1399:1539:1685))
          (PORT IN7 (1767:1979:2197)(1868:2075:2286))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4a////    Pos: x110y69
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1831_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (829:943:1059)(807:902:998))
          (PORT IN4 (900:1018:1139)(894:1000:1107))
          (PORT IN6 (913:1009:1108)(920:1010:1102))
          (PORT IN8 (1507:1703:1906)(1562:1744:1931))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x149y113
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1832_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1469:1660:1853)(1527:1711:1899))
          (PORT IN3 (389:449:510)(356:402:449))
          (PORT IN5 (587:673:760)(589:669:750))
          (PORT IN6 (748:855:965)(760:854:950))
          (PORT IN7 (781:882:986)(788:880:974))
          (PORT IN8 (785:890:998)(810:918:1026))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ANDXOR/    Pos: x150y115
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1833_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (365:421:478)(343:387:433))
          (PORT IN3 (525:603:683)(498:560:623))
          (PORT IN4 (1211:1371:1535)(1231:1379:1530))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ANDXOR////    Pos: x145y115
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1834_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (549:634:721)(533:609:686))
          (PORT IN6 (749:844:942)(773:863:955))
          (PORT IN7 (1495:1653:1816)(1515:1666:1820))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x144y116
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1835_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1298:1458:1621)(1335:1494:1657))
          (PORT IN3 (1313:1457:1604)(1329:1456:1587))
          (PORT IN5 (409:472:536)(388:443:498))
          (PORT IN6 (575:651:729)(560:624:689))
          (PORT IN7 (1314:1472:1632)(1362:1513:1667))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x146y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1836_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1082:1227:1377)(1097:1239:1386))
          (PORT IN3 (1622:1825:2030)(1705:1909:2117))
          (PORT IN4 (1222:1381:1542)(1259:1416:1579))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4a////    Pos: x150y100
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a1837_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (590:675:761)(587:665:746))
          (PORT IN4 (2008:2242:2480)(2074:2295:2521))
          (PORT IN6 (1589:1778:1973)(1638:1824:2012))
          (PORT IN7 (772:872:973)(780:871:965))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (499:509:520)(430:439:449))  // in 1 out 1
          (IOPATH IN4 OUT (484:494:505)(415:424:433))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(406:440:474))  // in 7 out 1
    )))
 // C_MX4b////    Pos: x147y97
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1838_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1403:1570:1742)(1430:1591:1755))
          (PORT IN4 (1533:1736:1942)(1635:1830:2030))
          (PORT IN5 (1454:1629:1806)(1480:1640:1803))
          (PORT IN6 (437:503:570)(423:480:538))
          (PORT IN7 (1312:1464:1618)(1333:1472:1614))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ANDXOR////    Pos: x145y101
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1839_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (865:980:1100)(847:949:1052))
          (PORT IN2 (1222:1373:1526)(1274:1416:1560))
          (PORT IN4 (1120:1253:1390)(1157:1289:1424))
          (PORT IN5 (1471:1653:1838)(1560:1741:1925))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
 // C_ANDXOR////    Pos: x147y103
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1840_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1595:1798:2006)(1648:1846:2048))
          (PORT IN6 (926:1052:1182)(955:1078:1202))
          (PORT IN8 (2851:3227:3611)(2963:3325:3695))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ANDXOR////    Pos: x148y108
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1841_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (553:627:704)(550:613:679))
          (PORT IN3 (1036:1174:1316)(1046:1170:1297))
          (PORT IN4 (919:1042:1166)(940:1057:1175))
          (PORT IN5 (566:652:740)(563:638:713))
          (PORT IN7 (1613:1818:2027)(1671:1878:2089))
          (PORT IN8 (396:460:524)(389:445:502))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x149y111
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1842_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (579:666:754)(559:631:705))
          (PORT IN4 (556:638:723)(550:623:698))
          (PORT IN5 (1397:1562:1731)(1414:1576:1741))
          (PORT IN7 (1465:1665:1867)(1568:1771:1977))
          (PORT IN8 (1400:1572:1746)(1419:1580:1745))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x145y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1843_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1643:1847:2056)(1682:1876:2077))
          (PORT IN2 (705:806:909)(718:810:904))
          (PORT IN3 (712:820:929)(707:799:892))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x137y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1844_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1592:1791:1996)(1621:1810:2004))
          (PORT IN4 (1691:1876:2068)(1730:1906:2088))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ANDXOR////    Pos: x139y117
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1845_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (777:888:1002)(790:891:993))
          (PORT IN7 (906:1014:1124)(918:1022:1127))
          (PORT IN8 (551:636:723)(548:624:700))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///ANDXOR/    Pos: x140y115
  (CELL (CELLTYPE "C_ANDXOR")
    (INSTANCE _a1846_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:652:745)(551:629:707))
          (PORT IN3 (957:1080:1205)(986:1105:1228))
          (PORT IN4 (924:1054:1187)(956:1083:1212))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX4b////    Pos: x137y118
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1847_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1175:1346:1520)(1204:1363:1525))
          (PORT IN3 (575:649:723)(583:647:714))
          (PORT IN5 (702:809:918)(719:817:916))
          (PORT IN6 (1306:1463:1622)(1347:1507:1667))
          (PORT IN7 (584:654:726)(593:654:717))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_XOR////    Pos: x136y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a1848_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (776:898:1022)(786:894:1006))
          (PORT IN6 (902:1037:1175)(936:1060:1186))
          (PORT IN8 (614:693:774)(608:678:750))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x124y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a1849_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (550:629:710)(541:610:680))
          (PORT IN6 (1078:1217:1358)(1110:1237:1365))
          (PORT IN8 (1916:2141:2372)(2019:2244:2476))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:489:532)(448:494:540))  // in 3 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX4b////    Pos: x130y66
  (CELL (CELLTYPE "C_MX4b")
    (INSTANCE _a1850_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (555:639:724)(548:620:694))
          (PORT IN4 (1411:1580:1753)(1498:1666:1837))
          (PORT IN5 (1369:1530:1695)(1417:1580:1747))
          (PORT IN6 (1268:1431:1597)(1279:1426:1577))
          (PORT IN8 (562:643:725)(558:632:707))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x143y92
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1852_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1223:1395:1569)(1245:1405:1569))
          (PORT IN8 (546:634:723)(539:613:689))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1852_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1251:1412:1575)(1303:1453:1607))
          (PORT IN6 (1223:1395:1569)(1245:1405:1569))
          (PORT IN8 (546:634:723)(539:613:689))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (417:507:597)(443:524:605))  // in 2 out 4
          (IOPATH IN6 COUTY1 (412:469:526)(406:474:543))  // in 6 out 4
          (IOPATH IN8 COUTY1 (366:414:463)(379:426:474))  // in 8 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x143y93
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1854_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1458:1627:1801)(1478:1632:1792))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1854_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1046:1182:1319)(1043:1164:1289))
          (PORT IN7 (1458:1627:1801)(1478:1632:1792))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (357:436:516)(366:446:527))  // in 3 out 4
          (IOPATH IN7 COUTY1 (358:398:439)(357:398:440))  // in 7 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x143y94
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1856_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1051:1198:1349)(1072:1208:1349))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1856_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1169:1317:1466)(1189:1334:1483))
          (PORT IN5 (1051:1198:1349)(1072:1208:1349))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (409:488:568)(414:492:570))  // in 1 out 4
          (IOPATH IN5 COUTY1 (398:454:511)(387:448:509))  // in 5 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x143y95
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1858_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (869:982:1097)(861:956:1055))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN4 COUTY1 (760:934:1110)(808:970:1132))  // in 4 out 4
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x89y112
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1860_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1064:1196:1333)(1056:1174:1296))
          (PORT IN8 (1680:1868:2061)(1735:1917:2104))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1860_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (878:982:1089)(896:990:1085))
          (PORT IN5 (1064:1196:1333)(1056:1174:1296))
          (PORT IN8 (1680:1868:2061)(1735:1917:2104))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (409:488:568)(414:492:570))  // in 1 out 4
          (IOPATH IN5 COUTY1 (398:454:511)(387:448:509))  // in 5 out 4
          (IOPATH IN8 COUTY1 (366:414:463)(379:426:474))  // in 8 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x89y113
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1862_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1032:1194:1357)(1040:1190:1342))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1862_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1856:2082:2315)(1895:2095:2299))
          (PORT IN6 (1032:1194:1357)(1040:1190:1342))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (417:507:597)(443:524:605))  // in 2 out 4
          (IOPATH IN6 COUTY1 (412:469:526)(406:474:543))  // in 6 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x89y114
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1864_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1082:1222:1364)(1117:1251:1390))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x145y85
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1866_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1218:1374:1534)(1228:1366:1506))
          (PORT IN7 (1507:1684:1866)(1567:1739:1916))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1866_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1146:1272:1402)(1154:1266:1380))
          (PORT IN6 (1218:1374:1534)(1228:1366:1506))
          (PORT IN7 (1507:1684:1866)(1567:1739:1916))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (357:436:516)(366:446:527))  // in 3 out 4
          (IOPATH IN6 COUTY1 (412:469:526)(406:474:543))  // in 6 out 4
          (IOPATH IN7 COUTY1 (358:398:439)(357:398:440))  // in 7 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x145y86
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1868_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1226:1396:1569)(1315:1489:1668))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1868_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1215:1381:1549)(1248:1408:1571))
          (PORT IN8 (1226:1396:1569)(1315:1489:1668))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x124y74
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1871_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2021:2236:2458)(2082:2281:2487))
          (PORT IN7 (385:451:518)(354:403:452))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1871_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2057:2292:2534)(2184:2409:2639))
          (PORT IN6 (2021:2236:2458)(2082:2281:2487))
          (PORT IN7 (385:451:518)(354:403:452))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (417:507:597)(443:524:605))  // in 2 out 4
          (IOPATH IN6 COUTY1 (412:469:526)(406:474:543))  // in 6 out 4
          (IOPATH IN7 COUTY1 (358:398:439)(357:398:440))  // in 7 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF////    Pos: x124y75
  (CELL (CELLTYPE "C_ADDF")
    (INSTANCE _a1873_1)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1374:1556:1743)(1421:1597:1775))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (446:487:528)(448:493:539))  // in 3 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
 // C_ADDF2///ADDF2/    Pos: x89y72
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1876_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (910:1015:1125)(913:1013:1114))
          (PORT IN8 (1075:1230:1389)(1146:1301:1459))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1876_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (780:881:984)(796:888:981))
          (PORT IN5 (910:1015:1125)(913:1013:1114))
          (PORT IN8 (1075:1230:1389)(1146:1301:1459))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (409:488:568)(414:492:570))  // in 1 out 4
          (IOPATH IN5 COUTY1 (398:454:511)(387:448:509))  // in 5 out 4
          (IOPATH IN8 COUTY1 (366:414:463)(379:426:474))  // in 8 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x89y73
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1878_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1249:1410:1576)(1260:1407:1556))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1878_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (986:1115:1245)(1025:1151:1279))
          (PORT IN6 (1249:1410:1576)(1260:1407:1556))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (409:488:568)(414:492:570))  // in 1 out 4
          (IOPATH IN6 COUTY1 (412:469:526)(406:474:543))  // in 6 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x89y74
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1880_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (930:1063:1197)(970:1097:1226))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1880_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (746:839:933)(765:852:941))
          (PORT IN5 (930:1063:1197)(970:1097:1226))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (380:467:555)(404:485:566))  // in 4 out 4
          (IOPATH IN5 COUTY1 (398:454:511)(387:448:509))  // in 5 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x89y75
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1882_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1059:1202:1347)(1093:1232:1376))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1882_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (400:457:516)(387:438:489))
          (PORT IN7 (1059:1202:1347)(1093:1232:1376))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
          (IOPATH IN2 COUTY1 (417:507:597)(443:524:605))  // in 2 out 4
          (IOPATH IN7 COUTY1 (358:398:439)(357:398:440))  // in 7 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x89y76
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1884_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (733:842:952)(742:834:929))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1884_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (758:858:961)(778:879:982))
          (PORT IN8 (733:842:952)(742:834:929))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (555:592:629)(551:594:637))  // in 2 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x95y69
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1886_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (593:675:758)(600:678:758))
          (PORT IN7 (965:1090:1217)(994:1112:1234))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1886_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (716:821:927)(724:820:918))
          (PORT IN5 (593:675:758)(600:678:758))
          (PORT IN7 (965:1090:1217)(994:1112:1234))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x143y69
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1890_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (744:844:945)(760:850:943))
          (PORT IN7 (1066:1204:1344)(1067:1190:1314))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH IN7 OUT (394:430:467)(392:430:468))  // in 7 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1890_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (556:640:725)(543:617:693))
          (PORT IN6 (744:844:945)(760:850:943))
          (PORT IN7 (1066:1204:1344)(1067:1190:1314))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (409:488:568)(414:492:570))  // in 1 out 4
          (IOPATH IN6 COUTY1 (412:469:526)(406:474:543))  // in 6 out 4
          (IOPATH IN7 COUTY1 (358:398:439)(357:398:440))  // in 7 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x143y70
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1892_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (592:676:763)(605:686:769))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1892_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (554:632:712)(542:605:669))
          (PORT IN5 (592:676:763)(605:686:769))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
          (IOPATH IN3 COUTY1 (357:436:516)(366:446:527))  // in 3 out 4
          (IOPATH IN5 COUTY1 (398:454:511)(387:448:509))  // in 5 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x143y71
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1894_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (950:1060:1173)(949:1051:1156))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (488:521:555)(482:526:571))  // in 6 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1894_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1019:1154:1290)(1013:1129:1247))
          (PORT IN6 (950:1060:1173)(949:1051:1156))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
          (IOPATH IN1 COUTY1 (409:488:568)(414:492:570))  // in 1 out 4
          (IOPATH IN6 COUTY1 (412:469:526)(406:474:543))  // in 6 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x143y72
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1896_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1273:1415:1561)(1322:1465:1611))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1896_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (399:454:510)(391:440:490))
          (PORT IN8 (1273:1415:1561)(1322:1465:1611))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (499:542:586)(516:557:598))  // in 4 out 2
          (IOPATH IN4 COUTY1 (380:467:555)(404:485:566))  // in 4 out 4
          (IOPATH IN8 COUTY1 (366:414:463)(379:426:474))  // in 8 out 4
          (IOPATH CINY1 COUTY1 (68:68:69)(78:78:79))  // in 13 out 4
    )))
 // C_ADDF2///ADDF2/    Pos: x143y73
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1898_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (396:453:511)(383:434:485))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1898_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (939:1066:1195)(970:1085:1204))
          (PORT IN8 (396:453:511)(383:434:485))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (476:512:548)(478:518:558))  // in 3 out 2
    )))
 // C_ADDF2///ADDF2/    Pos: x144y76
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1900_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1589:1780:1973)(1596:1773:1955))
          (PORT IN8 (1606:1806:2009)(1679:1875:2075))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (473:506:540)(464:501:538))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
          (IOPATH CINY1 OUT (457:484:511)(405:460:515))  // in 13 out 1
    )))
  (CELL (CELLTYPE "C_ADDF2")
    (INSTANCE _a1900_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1362:1560:1761)(1388:1570:1756))
          (PORT IN5 (1589:1780:1973)(1596:1773:1955))
          (PORT IN8 (1606:1806:2009)(1679:1875:2075))
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (539:569:599)(522:561:601))  // in 1 out 2
    )))
 // C_///AND/D    Pos: x103y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1903_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1439:1632:1829)(1464:1643:1825))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1903_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3528:3899:4278)(3738:4085:4439))
          (PORT SR (4130:4589:5056)(4446:4919:5401))
          (PORT CINY2 (4653:4653:4653)(5082:5082:5082))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x126y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1904_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1406:1586:1770)(1470:1643:1820))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1904_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2176:2426:2679)(2341:2585:2834))
          (PORT SR (2689:2965:3251)(2789:3049:3314))
          (PORT CINY2 (6336:6336:6336)(6716:6716:6716))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x108y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1905_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1383:1550:1719)(1461:1622:1786))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1905_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3208:3570:3940)(3389:3728:4076))
          (PORT SR (1720:1903:2092)(1782:1954:2129))
          (PORT CINY2 (4890:4890:4890)(5288:5288:5288))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1906_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (555:640:727)(537:609:682))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1906_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2840:3142:3449)(2979:3258:3543))
          (PORT SR (4005:4447:4897)(4305:4749:5204))
          (PORT CINY2 (4410:4410:4410)(4828:4828:4828))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1907_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1050:1198:1348)(1056:1187:1322))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1907_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2829:3153:3482)(2912:3203:3502))
          (PORT SR (2625:2908:3198)(2769:3034:3302))
          (PORT CINY2 (3048:3048:3048)(3292:3292:3292))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1908_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (626:705:784)(617:684:753))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1908_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3772:4143:4522)(3953:4291:4638))
          (PORT SR (3551:3884:4226)(3768:4095:4427))
          (PORT CINY2 (1929:1929:1929)(2010:2010:2010))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1909_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (6474:7266:8079)(6713:7425:8156))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1909_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1593:1781:1971)(1655:1827:2003))
          (PORT SR (4451:4900:5365)(4803:5265:5735))
          (PORT CINY2 (3099:3099:3099)(3310:3310:3310))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1910_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1316:1499:1686)(1367:1541:1719))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1910_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1440:1605:1773)(1467:1613:1765))
          (PORT SR (2826:3067:3316)(2979:3205:3434))
          (PORT CINY2 (1656:1656:1656)(1776:1776:1776))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x149y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1911_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (744:848:954)(751:847:947))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1911_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (907:1009:1113)(929:1022:1119))
          (PORT CINY2 (7905:7905:7905)(8218:8218:8218))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1912_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1034:1168:1305)(1025:1144:1266))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1912_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1259:1384:1514)(1297:1412:1530))
          (PORT SR (2152:2381:2615)(2291:2512:2738))
          (PORT CINY2 (4095:4095:4095)(4518:4518:4518))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x127y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1913_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1586:1758:1936)(1639:1804:1972))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1913_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2112:2307:2506)(2200:2377:2556))
          (PORT SR (2582:2861:3149)(2676:2932:3196))
          (PORT CINY2 (6657:6657:6657)(7074:7074:7074))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x113y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1914_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2026:2270:2518)(2164:2397:2633))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1914_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1927:2089:2256)(1965:2109:2256))
          (PORT SR (1653:1810:1969)(1715:1852:1993))
          (PORT CINY2 (5640:5640:5640)(6088:6088:6088))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1915_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (566:646:727)(578:656:735))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1915_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1259:1384:1514)(1297:1412:1530))
          (PORT SR (2152:2381:2615)(2291:2512:2738))
          (PORT CINY2 (4095:4095:4095)(4518:4518:4518))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1916_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1076:1231:1389)(1130:1280:1434))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1916_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1713:1894:2078)(1753:1929:2107))
          (PORT SR (2215:2453:2694)(2308:2523:2743))
          (PORT CINY2 (3126:3126:3126)(3396:3396:3396))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1917_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (983:1122:1264)(1014:1147:1281))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1917_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1947:2115:2287)(1993:2148:2305))
          (PORT SR (2732:2981:3235)(2882:3116:3353))
          (PORT CINY2 (2172:2172:2172)(2264:2264:2264))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1918_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1998:2252:2512)(2079:2323:2574))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1918_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2949:3257:3573)(3083:3369:3664))
          (PORT SR (2205:2407:2614)(2320:2506:2695))
          (PORT CINY2 (2883:2883:2883)(3142:3142:3142))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1919_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (965:1097:1231)(998:1132:1268))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1919_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3000:3305:3614)(3149:3433:3727))
          (PORT SR (3198:3485:3781)(3369:3637:3908))
          (PORT CINY2 (1257:1257:1257)(1314:1314:1314))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1920_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1432:1621:1813)(1459:1629:1803))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1920_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1825:2049:2280)(1887:2102:2322))
          (PORT SR (2675:2913:3156)(2808:3035:3266))
          (PORT CINY2 (6489:6489:6489)(6770:6770:6770))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x141y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1921_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1998:2238:2484)(2055:2281:2512))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1921_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1751:1936:2126)(1791:1955:2122))
          (PORT SR (2507:2729:2957)(2623:2819:3016))
          (PORT CINY2 (7104:7104:7104)(7400:7400:7400))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1922_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1172:1331:1494)(1231:1372:1515))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1922_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1326:1478:1635)(1391:1547:1705))
          (PORT SR (2821:3085:3356)(2934:3166:3402))
          (PORT CINY2 (6519:6519:6519)(6750:6750:6750))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1923_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1735:1950:2171)(1744:1931:2120))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1923_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1830:2060:2297)(1936:2172:2412))
          (PORT SR (2865:3124:3389)(3006:3248:3496))
          (PORT CINY2 (6468:6468:6468)(6732:6732:6732))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1924_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1874:2098:2329)(1953:2171:2395))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1924_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1903:2117:2339)(1949:2149:2352))
          (PORT SR (3192:3471:3757)(3363:3623:3888))
          (PORT CINY2 (6063:6063:6063)(6222:6222:6222))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1925_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1552:1757:1965)(1579:1748:1920))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1925_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1742:1930:2122)(1773:1941:2112))
          (PORT SR (3298:3580:3868)(3452:3713:3980))
          (PORT CINY2 (5628:5628:5628)(5732:5732:5732))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1926_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1517:1704:1895)(1568:1751:1938))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1926_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1602:1774:1952)(1620:1775:1931))
          (PORT SR (2792:3019:3250)(2939:3147:3361))
          (PORT CINY2 (6276:6276:6276)(6496:6496:6496))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1927_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1351:1509:1670)(1361:1501:1645))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1927_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1773:1992:2215)(1807:2013:2223))
          (PORT SR (3208:3487:3773)(3375:3636:3903))
          (PORT CINY2 (5784:5784:5784)(5940:5940:5940))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "GLBOUT") // GLBOUT    Pos: x0y0
    (INSTANCE _a1928)
      (DELAY
        (ABSOLUTE
          (IOPATH CLK0_BYP GLB0 (291:292:294)(288:289:290))
    )))
 // C_AND/D///    Pos: x149y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1929_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1054:1192:1331)(1068:1199:1333))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1929_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1747:1950:2159)(1810:1992:2180))
          (PORT SR (3523:3835:4154)(3687:3979:4276))
          (PORT CINY2 (7335:7335:7335)(7558:7558:7558))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x148y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1930_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1155:1286:1419)(1177:1298:1423))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1930_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1926:2153:2387)(2006:2215:2431))
          (PORT SR (3704:4041:4385)(3883:4204:4530))
          (PORT CINY2 (7185:7185:7185)(7398:7398:7398))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1930_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (870:981:1096)(843:932:1024))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1930_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1926:2153:2387)(2006:2215:2431))
          (PORT SR (3704:4041:4385)(3883:4204:4530))
          (PORT CINY2 (7185:7185:7185)(7398:7398:7398))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x148y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1932_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1274:1438:1605)(1336:1497:1663))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1932_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1611:1796:1987)(1677:1847:2020))
          (PORT SR (3149:3417:3691)(3290:3534:3782))
          (PORT CINY2 (7356:7356:7356)(7596:7596:7596))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1932_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1087:1237:1391)(1130:1275:1423))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1932_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1611:1796:1987)(1677:1847:2020))
          (PORT SR (3149:3417:3691)(3290:3534:3782))
          (PORT CINY2 (7356:7356:7356)(7596:7596:7596))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1934_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1551:1781:2017)(1574:1778:1988))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1934_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1373:1549:1730)(1381:1535:1693))
          (PORT SR (2157:2361:2569)(2253:2438:2630))
          (PORT CINY2 (2946:2946:2946)(3256:3256:3256))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x89y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1935_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1101:1244:1389)(1157:1292:1430))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1935_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (764:864:967)(746:834:926))
          (PORT SR (2337:2586:2845)(2391:2618:2848))
          (PORT CINY2 (2952:2952:2952)(3304:3304:3304))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1935_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (403:458:515)(388:435:484))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1935_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (764:864:967)(746:834:926))
          (PORT SR (2337:2586:2845)(2391:2618:2848))
          (PORT CINY2 (2952:2952:2952)(3304:3304:3304))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x91y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1937_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1086:1230:1376)(1146:1280:1418))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1937_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1233:1398:1565)(1262:1418:1578))
          (PORT SR (2369:2617:2873)(2458:2692:2929))
          (PORT CINY2 (3309:3309:3309)(3690:3690:3690))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1937_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1103:1239:1379)(1163:1289:1418))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1937_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1233:1398:1565)(1262:1418:1578))
          (PORT SR (2369:2617:2873)(2458:2692:2929))
          (PORT CINY2 (3309:3309:3309)(3690:3690:3690))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1938_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1380:1557:1737)(1375:1533:1694))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1938_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1556:1745:1938)(1598:1779:1965))
          (PORT SR (2228:2457:2694)(2352:2575:2801))
          (PORT CINY2 (3630:3630:3630)(4048:4048:4048))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x149y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1941_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1559:1744:1933)(1633:1809:1990))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1941_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1536:1711:1888)(1578:1739:1904))
          (PORT SR (3030:3283:3542)(3202:3438:3680))
          (PORT CINY2 (8133:8133:8133)(8482:8482:8482))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1941_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (916:1040:1166)(957:1082:1209))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1941_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1536:1711:1888)(1578:1739:1904))
          (PORT SR (3030:3283:3542)(3202:3438:3680))
          (PORT CINY2 (8133:8133:8133)(8482:8482:8482))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x146y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1943_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1435:1606:1782)(1490:1641:1793))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1943_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1534:1710:1890)(1561:1713:1869))
          (PORT SR (2680:2922:3165)(2801:3005:3215))
          (PORT CINY2 (7797:7797:7797)(8134:8134:8134))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1943_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (853:960:1069)(829:918:1009))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1943_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1534:1710:1890)(1561:1713:1869))
          (PORT SR (2680:2922:3165)(2801:3005:3215))
          (PORT CINY2 (7797:7797:7797)(8134:8134:8134))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x145y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (900:991:1085)(911:987:1064))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1945_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1729:1927:2131)(1760:1940:2124))
          (PORT SR (2542:2755:2970)(2661:2843:3030))
          (PORT CINY2 (7704:7704:7704)(8040:8040:8040))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1945_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (829:907:986)(849:916:984))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1945_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1729:1927:2131)(1760:1940:2124))
          (PORT SR (2542:2755:2970)(2661:2843:3030))
          (PORT CINY2 (7704:7704:7704)(8040:8040:8040))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x144y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1946_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1144:1273:1402)(1181:1299:1421))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1946_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1733:1929:2130)(1789:1975:2164))
          (PORT SR (2847:3107:3370)(2995:3221:3454))
          (PORT CINY2 (7668:7668:7668)(8012:8012:8012))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1946_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1317:1475:1638)(1362:1519:1680))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1946_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1733:1929:2130)(1789:1975:2164))
          (PORT SR (2847:3107:3370)(2995:3221:3454))
          (PORT CINY2 (7668:7668:7668)(8012:8012:8012))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x148y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1947_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1286:1434:1586)(1281:1405:1533))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1947_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (959:1067:1179)(981:1084:1191))
          (PORT SR (3469:3772:4085)(3654:3928:4206))
          (PORT CINY2 (6501:6501:6501)(6606:6606:6606))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1948_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1456:1599:1745)(1525:1655:1788))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1948_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1837:2054:2274)(1864:2060:2263))
          (PORT SR (2823:3067:3317)(2960:3179:3403))
          (PORT CINY2 (4296:4296:4296)(4436:4436:4436))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1949_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1593:1777:1964)(1676:1843:2013))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1949_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1715:1898:2085)(1732:1897:2067))
          (PORT SR (2338:2591:2851)(2445:2674:2910))
          (PORT CINY2 (4977:4977:4977)(5334:5334:5334))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x122y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1950_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1556:1742:1931)(1641:1821:2006))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1950_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1711:1932:2157)(1734:1933:2135))
          (PORT SR (2173:2371:2572)(2268:2437:2611))
          (PORT CINY2 (5793:5793:5793)(6142:6142:6142))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1951_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1616:1801:1990)(1659:1824:1994))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1951_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1785:2007:2233)(1780:1972:2169))
          (PORT SR (2187:2417:2654)(2249:2457:2668))
          (PORT CINY2 (3138:3138:3138)(3492:3492:3492))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1952_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1235:1405:1580)(1294:1453:1615))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1952_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1629:1821:2018)(1647:1819:1997))
          (PORT SR (3269:3646:4034)(3491:3859:4236))
          (PORT CINY2 (4332:4332:4332)(4724:4724:4724))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1953_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1223:1365:1510)(1274:1405:1540))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1953_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1365:1536:1710)(1355:1510:1669))
          (PORT SR (1671:1824:1980)(1750:1888:2029))
          (PORT CINY2 (4212:4212:4212)(4544:4544:4544))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1954_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (440:499:559)(422:473:526))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1954_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2198:2421:2647)(2314:2522:2737))
          (PORT SR (2499:2729:2965)(2612:2818:3028))
          (PORT CINY2 (2208:2208:2208)(2292:2292:2292))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1955_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (11805:13174:14577)(12323:13579:14874))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1955_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3814:4166:4522)(4038:4363:4698))
          (PORT SR (1956:2132:2316)(2038:2197:2359))
          (PORT CINY2 (3414:3414:3414)(3620:3620:3620))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1956_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (798:899:1002)(802:886:974))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1956_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2887:3187:3494)(2955:3222:3497))
          (PORT SR (2595:2817:3043)(2737:2935:3139))
          (PORT CINY2 (2106:2106:2106)(2256:2256:2256))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1957_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1095:1232:1372)(1111:1240:1374))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1957_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3109:3367:3635)(3265:3500:3737))
          (PORT CINY2 (5493:5493:5493)(5562:5562:5562))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x142y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1958_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (574:648:724)(568:627:686))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1958_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3099:3356:3623)(3241:3464:3690))
          (PORT CINY2 (5829:5829:5829)(5910:5910:5910))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1959_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (852:960:1070)(825:914:1007))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1959_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1744:1937:2136)(1785:1967:2152))
          (PORT SR (1913:2105:2303)(1953:2134:2318))
          (PORT CINY2 (3918:3918:3918)(4272:4272:4272))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x122y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1960_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1407:1610:1818)(1437:1629:1825))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1960_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2427:2670:2917)(2559:2781:3011))
          (PORT SR (2162:2382:2610)(2216:2413:2612))
          (PORT CINY2 (6078:6078:6078)(6472:6472:6472))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x106y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1961_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (755:862:972)(751:848:946))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1961_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3268:3615:3970)(3491:3834:4185))
          (PORT SR (2231:2487:2750)(2307:2549:2796))
          (PORT CINY2 (4476:4476:4476)(4836:4836:4836))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1962_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1211:1360:1513)(1289:1433:1580))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1962_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1744:1937:2136)(1785:1967:2152))
          (PORT SR (1913:2105:2303)(1953:2134:2318))
          (PORT CINY2 (3918:3918:3918)(4272:4272:4272))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1963_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (901:1003:1108)(919:1015:1113))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1963_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1411:1583:1760)(1393:1538:1686))
          (PORT SR (3731:4095:4466)(3990:4354:4727))
          (PORT CINY2 (2778:2778:2778)(2952:2952:2952))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1964_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (967:1104:1245)(991:1122:1253))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1964_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1735:1961:2193)(1716:1905:2099))
          (PORT SR (2917:3190:3468)(3081:3342:3607))
          (PORT CINY2 (2322:2322:2322)(2424:2424:2424))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1965_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (7309:8087:8886)(7574:8306:9057))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1965_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1565:1762:1964)(1544:1710:1881))
          (PORT SR (2860:3125:3398)(3027:3283:3543))
          (PORT CINY2 (2550:2550:2550)(2688:2688:2688))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1966_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (433:491:549)(410:459:510))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1966_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2411:2645:2886)(2439:2650:2865))
          (PORT SR (2663:2916:3175)(2782:3008:3237))
          (PORT CINY2 (1836:1836:1836)(1916:1916:1916))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1967_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1359:1519:1682)(1385:1532:1682))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1967_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2241:2428:2621)(2299:2466:2637))
          (PORT SR (3090:3414:3743)(3279:3591:3911))
          (PORT CINY2 (3660:3660:3660)(4028:4028:4028))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1968_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1398:1600:1806)(1433:1619:1808))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1968_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2875:3162:3457)(3031:3303:3578))
          (PORT SR (2397:2644:2899)(2473:2707:2946))
          (PORT CINY2 (5592:5592:5592)(5964:5964:5964))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x108y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1969_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1538:1710:1887)(1582:1745:1913))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1969_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3070:3361:3663)(3200:3465:3736))
          (PORT SR (2043:2243:2448)(2126:2310:2499))
          (PORT CINY2 (4434:4434:4434)(4760:4760:4760))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1970_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (705:816:929)(696:788:883))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1970_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2442:2649:2863)(2539:2730:2924))
          (PORT SR (2475:2721:2971)(2635:2868:3108))
          (PORT CINY2 (3639:3639:3639)(3990:3990:3990))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1971_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (893:996:1102)(907:1003:1101))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1971_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3769:4083:4409)(3860:4134:4416))
          (PORT SR (3346:3661:3982)(3569:3878:4195))
          (PORT CINY2 (2478:2478:2478)(2632:2632:2632))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1972_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1375:1560:1752)(1395:1569:1748))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1972_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3303:3581:3867)(3438:3696:3957))
          (PORT SR (2497:2714:2939)(2625:2825:3029))
          (PORT CINY2 (2250:2250:2250)(2368:2368:2368))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1973_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (10402:11608:12844)(10807:11899:13025))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1973_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4028:4376:4738)(4170:4484:4808))
          (PORT SR (2083:2262:2444)(2165:2313:2465))
          (PORT CINY2 (3036:3036:3036)(3196:3196:3196))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1974_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1558:1758:1960)(1618:1807:2002))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1974_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3254:3512:3780)(3348:3579:3814))
          (PORT SR (3017:3288:3565)(3191:3450:3715))
          (PORT CINY2 (2178:2178:2178)(2312:2312:2312))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1975_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1519:1703:1890)(1550:1723:1900))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1975_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1115:1240:1366)(1167:1286:1409))
          (PORT SR (2518:2768:3023)(2642:2870:3105))
          (PORT CINY2 (3210:3210:3210)(3548:3548:3548))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x113y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1976_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (738:848:959)(748:848:950))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1976_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2410:2640:2876)(2506:2720:2939))
          (PORT SR (1647:1803:1964)(1712:1851:1992))
          (PORT CINY2 (5412:5412:5412)(5824:5824:5824))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1977_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (397:453:510)(379:427:476))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1977_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2818:3102:3395)(2940:3209:3485))
          (PORT SR (2045:2256:2471)(2151:2348:2552))
          (PORT CINY2 (4140:4140:4140)(4488:4488:4488))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1978_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1378:1541:1709)(1462:1620:1781))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1978_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2637:2897:3166)(2741:2984:3234))
          (PORT SR (1851:2038:2228)(1939:2109:2285))
          (PORT CINY2 (3990:3990:3990)(4328:4328:4328))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1979_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1745:1939:2137)(1849:2042:2237))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1979_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1722:1907:2098)(1773:1950:2133))
          (PORT SR (2833:3078:3328)(2989:3214:3448))
          (PORT CINY2 (1740:1740:1740)(1928:1928:1928))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1980_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (881:988:1100)(867:960:1056))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1980_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1936:2122:2315)(1999:2166:2338))
          (PORT SR (1978:2130:2285)(2056:2192:2329))
          (PORT CINY2 (2394:2394:2394)(2480:2480:2480))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1981_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (6151:6797:7464)(6336:6917:7517))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1981_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1739:1924:2114)(1831:2010:2195))
          (PORT SR (2953:3229:3509)(3105:3352:3606))
          (PORT CINY2 (2070:2070:2070)(2228:2228:2228))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1982_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (744:860:979)(729:823:919))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1982_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1950:2162:2382)(2005:2202:2404))
          (PORT SR (2714:2931:3155)(2853:3052:3255))
          (PORT CINY2 (999:999:999)(1070:1070:1070))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1983_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1503:1689:1878)(1597:1778:1964))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1983_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1665:1848:2035)(1735:1908:2084))
          (PORT SR (2592:2861:3139)(2756:3016:3283))
          (PORT CINY2 (4161:4161:4161)(4526:4526:4526))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1984_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1111:1256:1405)(1168:1299:1434))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1984_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2236:2459:2688)(2337:2543:2753))
          (PORT SR (2527:2774:3027)(2663:2888:3120))
          (PORT CINY2 (5721:5721:5721)(6086:6086:6086))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x108y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1985_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1035:1154:1275)(1060:1177:1294))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1985_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2918:3249:3591)(3049:3357:3671))
          (PORT SR (1845:2018:2196)(1923:2077:2236))
          (PORT CINY2 (4491:4491:4491)(4826:4826:4826))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1986_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1405:1605:1810)(1466:1650:1837))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1986_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1665:1848:2035)(1735:1908:2084))
          (PORT SR (2592:2861:3139)(2756:3016:3283))
          (PORT CINY2 (4161:4161:4161)(4526:4526:4526))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1987_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1373:1535:1701)(1465:1620:1778))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1987_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3387:3732:4087)(3616:3946:4283))
          (PORT SR (2956:3246:3542)(3096:3372:3653))
          (PORT CINY2 (2691:2691:2691)(2906:2906:2906))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1988_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1021:1157:1299)(1011:1130:1253))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1988_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (5225:5810:6412)(5518:6061:6617))
          (PORT SR (4326:4748:5187)(4652:5085:5526))
          (PORT CINY2 (2493:2493:2493)(2622:2622:2622))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1989_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (9144:10168:11218)(9440:10378:11342))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1989_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4603:5124:5657)(4888:5366:5855))
          (PORT SR (4417:4868:5327)(4736:5196:5662))
          (PORT CINY2 (2535:2535:2535)(2698:2698:2698))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1990_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2198:2456:2722)(2257:2509:2771))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1990_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (6478:7179:7897)(6803:7443:8099))
          (PORT SR (3593:3931:4276)(3828:4160:4500))
          (PORT CINY2 (2121:2121:2121)(2246:2246:2246))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1991_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1325:1488:1654)(1403:1559:1719))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1991_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1218:1358:1500)(1276:1417:1561))
          (PORT SR (2215:2437:2666)(2338:2545:2758))
          (PORT CINY2 (3861:3861:3861)(4206:4206:4206))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1992_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1376:1574:1774)(1413:1597:1784))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1992_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1915:2116:2321)(2020:2218:2420))
          (PORT SR (2188:2409:2636)(2255:2458:2664))
          (PORT CINY2 (5649:5649:5649)(6030:6030:6030))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1993_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1541:1765:1992)(1587:1801:2018))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1993_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1806:2031:2260)(1919:2138:2362))
          (PORT SR (2061:2266:2475)(2180:2373:2570))
          (PORT CINY2 (4005:4005:4005)(4318:4318:4318))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1994_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (867:961:1057)(900:988:1077))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1994_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2137:2367:2602)(2193:2393:2598))
          (PORT SR (2293:2548:2810)(2405:2635:2872))
          (PORT CINY2 (3675:3675:3675)(4018:4018:4018))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1995_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (745:848:951)(769:866:966))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1995_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1102:1234:1367)(1147:1274:1404))
          (PORT SR (4420:4874:5340)(4747:5206:5672))
          (PORT CINY2 (2763:2763:2763)(2962:2962:2962))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1996_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (750:857:966)(753:853:954))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1996_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1498:1669:1842)(1557:1716:1877))
          (PORT SR (2442:2670:2902)(2571:2787:3005))
          (PORT CINY2 (2265:2265:2265)(2358:2358:2358))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1997_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (8120:9026:9955)(8412:9247:10106))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1997_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1298:1431:1566)(1361:1491:1623))
          (PORT SR (2239:2447:2657)(2334:2509:2689))
          (PORT CINY2 (2607:2607:2607)(2754:2754:2754))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1998_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (412:473:534)(403:456:511))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1998_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1895:2097:2302)(1926:2107:2291))
          (PORT SR (2788:3069:3358)(2910:3166:3427))
          (PORT CINY2 (1707:1707:1707)(1794:1794:1794))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a1999_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1403:1590:1782)(1469:1643:1820))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a1999_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3189:3506:3832)(3315:3626:3946))
          (PORT SR (2160:2389:2624)(2269:2481:2697))
          (PORT CINY2 (4047:4047:4047)(4394:4394:4394))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x122y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2000_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1567:1782:2003)(1615:1819:2026))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2000_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3502:3829:4165)(3657:3957:4265))
          (PORT SR (2382:2599:2820)(2514:2715:2921))
          (PORT CINY2 (5907:5907:5907)(6274:6274:6274))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x106y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2001_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1192:1369:1549)(1210:1371:1533))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2001_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3031:3307:3594)(3159:3416:3681))
          (PORT SR (2392:2641:2896)(2557:2800:3049))
          (PORT CINY2 (4305:4305:4305)(4638:4638:4638))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2002_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (877:1011:1147)(892:1010:1132))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2002_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2190:2404:2623)(2270:2473:2683))
          (PORT SR (2646:2915:3188)(2828:3087:3353))
          (PORT CINY2 (3789:3789:3789)(4150:4150:4150))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2003_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1657:1850:2047)(1751:1941:2134))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2003_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1403:1564:1729)(1415:1567:1721))
          (PORT SR (2713:2954:3199)(2872:3094:3323))
          (PORT CINY2 (2577:2577:2577)(2774:2774:2774))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2004_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1384:1569:1761)(1398:1572:1751))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2004_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1260:1374:1491)(1303:1406:1514))
          (PORT SR (3962:4338:4729)(4246:4626:5013))
          (PORT CINY2 (2193:2193:2193)(2302:2302:2302))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2005_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3669:4041:4426)(3763:4098:4444))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2005_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3032:3317:3607)(3178:3440:3712))
          (PORT SR (4703:5172:5660)(5070:5556:6051))
          (PORT CINY2 (2793:2793:2793)(2942:2942:2942))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2006_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (883:992:1103)(879:977:1076))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2006_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2721:2997:3278)(2793:3035:3284))
          (PORT SR (2857:3100:3349)(3010:3235:3465))
          (PORT CINY2 (1521:1521:1521)(1606:1606:1606))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2007_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1521:1700:1882)(1555:1721:1891))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2007_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1746:1975:2209)(1845:2069:2299))
          (PORT SR (2503:2751:3004)(2630:2858:3091))
          (PORT CINY2 (3303:3303:3303)(3642:3642:3642))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x114y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2008_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1016:1160:1305)(1015:1135:1259))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2008_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2114:2383:2655)(2227:2475:2732))
          (PORT SR (2318:2535:2757)(2444:2645:2851))
          (PORT CINY2 (5163:5163:5163)(5522:5522:5522))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2009_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1283:1471:1662)(1332:1501:1672))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2009_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1601:1763:1928)(1663:1821:1985))
          (PORT SR (2600:2878:3163)(2754:3026:3302))
          (PORT CINY2 (3891:3891:3891)(4186:4186:4186))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2010_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1254:1412:1574)(1259:1400:1547))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2010_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1718:1930:2146)(1753:1949:2149))
          (PORT SR (2206:2469:2740)(2256:2492:2733))
          (PORT CINY2 (3417:3417:3417)(3774:3774:3774))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2011_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1359:1521:1687)(1441:1595:1752))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2011_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1723:1934:2151)(1771:1968:2168))
          (PORT SR (2582:2824:3072)(2680:2900:3123))
          (PORT CINY2 (2391:2391:2391)(2586:2586:2586))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2012_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (693:774:856)(694:764:836))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2012_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2084:2298:2517)(2178:2381:2589))
          (PORT SR (2627:2884:3144)(2765:2996:3233))
          (PORT CINY2 (2907:2907:2907)(3074:3074:3074))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2013_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (9101:10139:11204)(9434:10394:11384))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2013_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2091:2326:2566)(2198:2429:2666))
          (PORT SR (3566:3901:4247)(3807:4139:4476))
          (PORT CINY2 (2349:2349:2349)(2510:2510:2510))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1467:1625:1787)(1474:1612:1757))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2014_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2208:2446:2692)(2308:2529:2754))
          (PORT SR (4292:4721:5159)(4619:5056:5503))
          (PORT CINY2 (2721:2721:2721)(2886:2886:2886))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2015_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (756:867:981)(745:839:934))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2015_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1716:1948:2185)(1789:2015:2246))
          (PORT SR (2760:3037:3319)(2945:3208:3477))
          (PORT CINY2 (3468:3468:3468)(3792:3792:3792))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2016_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1254:1418:1586)(1287:1440:1596))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2016_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2761:3031:3307)(2925:3184:3447))
          (PORT SR (2030:2209:2392)(2121:2278:2439))
          (PORT CINY2 (5328:5328:5328)(5672:5672:5672))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2017_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1155:1285:1417)(1161:1270:1382))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2017_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2729:3027:3329)(2863:3143:3426))
          (PORT SR (1990:2197:2409)(2050:2226:2408))
          (PORT CINY2 (4770:4770:4770)(5108:5108:5108))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2018_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1234:1405:1581)(1292:1451:1613))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2018_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1942:2180:2423)(1984:2211:2442))
          (PORT SR (2870:3197:3534)(3050:3363:3684))
          (PORT CINY2 (4032:4032:4032)(4404:4404:4404))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2019_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (406:467:529)(391:445:500))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2019_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1969:2191:2419)(2056:2274:2498))
          (PORT SR (3480:3817:4160)(3722:4052:4393))
          (PORT CINY2 (3084:3084:3084)(3320:3320:3320))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2020_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1567:1745:1927)(1595:1762:1933))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2020_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1955:2179:2408)(2043:2266:2492))
          (PORT SR (2759:3033:3316)(2897:3149:3405))
          (PORT CINY2 (2214:2214:2214)(2340:2340:2340))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2021_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (9930:11035:12172)(10274:11294:12345))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2021_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2093:2336:2586)(2179:2419:2665))
          (PORT SR (3546:3886:4233)(3791:4128:4473))
          (PORT CINY2 (2628:2628:2628)(2792:2792:2792))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2022_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1745:1970:2198)(1818:2035:2258))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2022_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1554:1710:1872)(1626:1774:1925))
          (PORT SR (2829:3077:3330)(2982:3214:3452))
          (PORT CINY2 (2028:2028:2028)(2152:2152:2152))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2023_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1861:2066:2276)(1917:2108:2302))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2023_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1718:1935:2156)(1765:1953:2145))
          (PORT SR (2767:3096:3432)(2883:3204:3532))
          (PORT CINY2 (4026:4026:4026)(4356:4356:4356))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2024_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1582:1808:2038)(1637:1850:2066))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2024_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2210:2433:2664)(2302:2502:2707))
          (PORT SR (2217:2440:2670)(2277:2483:2693))
          (PORT CINY2 (5742:5742:5742)(6124:6124:6124))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2025_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (578:663:750)(554:625:696))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2025_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2062:2325:2593)(2157:2398:2644))
          (PORT SR (2405:2685:2972)(2490:2758:3031))
          (PORT CINY2 (4326:4326:4326)(4676:4676:4676))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2026_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1420:1615:1816)(1493:1679:1869))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2026_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4697:5252:5821)(4889:5394:5909))
          (PORT SR (2678:2981:3293)(2835:3120:3413))
          (PORT CINY2 (3882:3882:3882)(4244:4244:4244))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2027_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1049:1174:1302)(1082:1195:1312))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2027_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2268:2548:2836)(2254:2492:2732))
          (PORT SR (3149:3442:3740)(3358:3634:3917))
          (PORT CINY2 (2556:2556:2556)(2736:2736:2736))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2028_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (576:662:750)(581:662:745))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2028_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2175:2409:2652)(2217:2424:2637))
          (PORT SR (2703:2959:3221)(2839:3073:3311))
          (PORT CINY2 (2358:2358:2358)(2452:2452:2452))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2029_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (7120:7875:8650)(7368:8074:8799))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2029_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1716:1902:2095)(1720:1877:2037))
          (PORT SR (3042:3331:3628)(3231:3515:3803))
          (PORT CINY2 (2700:2700:2700)(2848:2848:2848))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1068:1222:1377)(1082:1225:1371))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2030_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1439:1585:1737)(1485:1618:1755))
          (PORT SR (2690:2933:3185)(2827:3055:3288))
          (PORT CINY2 (1800:1800:1800)(1888:1888:1888))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2031_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (557:637:719)(548:618:689))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2031_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2432:2720:3017)(2500:2771:3048))
          (PORT SR (3091:3412:3739)(3309:3626:3953))
          (PORT CINY2 (3996:3996:3996)(4376:4376:4376))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x121y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2032_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1582:1809:2041)(1619:1837:2060))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2032_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2510:2773:3042)(2615:2862:3114))
          (PORT SR (2337:2580:2832)(2398:2621:2846))
          (PORT CINY2 (5928:5928:5928)(6312:6312:6312))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2033_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1563:1754:1948)(1661:1850:2042))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2033_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2339:2578:2822)(2418:2634:2856))
          (PORT SR (1897:2104:2318)(1979:2179:2382))
          (PORT CINY2 (4740:4740:4740)(5128:5128:5128))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2034_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (786:883:981)(813:907:1002))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2034_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2618:2931:3254)(2703:3002:3307))
          (PORT SR (2891:3187:3488)(3087:3376:3675))
          (PORT CINY2 (3846:3846:3846)(4216:4216:4216))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2035_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1409:1582:1759)(1472:1637:1808))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2035_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4082:4494:4917)(4211:4587:4974))
          (PORT SR (2801:3048:3299)(2963:3188:3420))
          (PORT CINY2 (2256:2256:2256)(2416:2416:2416))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2036_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1152:1313:1479)(1198:1357:1516))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2036_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4613:5073:5546)(4869:5304:5751))
          (PORT SR (3096:3392:3694)(3285:3573:3865))
          (PORT CINY2 (2472:2472:2472)(2584:2584:2584))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2037_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (8711:9719:10755)(9036:9942:10874))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2037_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2712:2979:3255)(2834:3092:3356))
          (PORT SR (3486:3831:4183)(3715:4057:4405))
          (PORT CINY2 (2772:2772:2772)(2904:2904:2904))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2038_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2110:2385:2664)(2209:2483:2763))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2038_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2079:2334:2594)(2173:2419:2669))
          (PORT SR (2439:2638:2841)(2552:2730:2912))
          (PORT CINY2 (1728:1728:1728)(1832:1832:1832))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2039_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (571:657:744)(558:634:710))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2039_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1767:1942:2122)(1805:1967:2133))
          (PORT SR (2711:2983:3260)(2881:3143:3414))
          (PORT CINY2 (3696:3696:3696)(4056:4056:4056))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2040_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1253:1422:1593)(1291:1450:1612))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2040_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1953:2140:2333)(2039:2208:2378))
          (PORT SR (2697:2990:3292)(2789:3066:3346))
          (PORT CINY2 (5628:5628:5628)(5992:5992:5992))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2041_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (579:670:764)(572:649:726))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2041_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1555:1765:1978)(1607:1791:1979))
          (PORT SR (2249:2488:2731)(2364:2581:2803))
          (PORT CINY2 (3726:3726:3726)(4036:4036:4036))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2042_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (762:869:978)(781:886:992))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2042_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2128:2369:2618)(2278:2519:2764))
          (PORT SR (1912:2119:2335)(2001:2197:2398))
          (PORT CINY2 (3624:3624:3624)(4000:4000:4000))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2043_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2319:2569:2825)(2460:2704:2954))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2043_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1100:1243:1391)(1112:1238:1366))
          (PORT SR (2941:3206:3475)(3101:3342:3587))
          (PORT CINY2 (1698:1698:1698)(1852:1852:1852))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2044_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1195:1356:1523)(1201:1348:1499))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2044_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1747:1950:2156)(1849:2037:2230))
          (PORT SR (2680:2921:3170)(2828:3055:3286))
          (PORT CINY2 (2400:2400:2400)(2528:2528:2528))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2045_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (7132:7889:8667)(7371:8056:8762))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2045_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3842:4207:4583)(4028:4360:4696))
          (PORT SR (2405:2632:2863)(2502:2696:2895))
          (PORT CINY2 (2142:2142:2142)(2284:2284:2284))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2046_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1372:1546:1722)(1415:1575:1740))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2046_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1971:2187:2408)(2100:2316:2536))
          (PORT SR (3166:3457:3754)(3363:3645:3934))
          (PORT CINY2 (2328:2328:2328)(2472:2472:2472))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2047_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (950:1064:1180)(984:1085:1188))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2047_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2058:2323:2593)(2103:2354:2609))
          (PORT SR (2030:2229:2434)(2133:2313:2499))
          (PORT CINY2 (3711:3711:3711)(4046:4046:4046))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2048_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1236:1399:1565)(1271:1422:1576))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2048_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1621:1784:1953)(1639:1784:1933))
          (PORT SR (2186:2386:2591)(2304:2485:2671))
          (PORT CINY2 (5385:5385:5385)(5738:5738:5738))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2049_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1201:1363:1529)(1186:1324:1462))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2049_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3068:3441:3822)(3146:3487:3835))
          (PORT SR (2052:2261:2472)(2147:2333:2524))
          (PORT CINY2 (4227:4227:4227)(4534:4534:4534))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2050_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1059:1216:1376)(1096:1242:1392))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2050_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1404:1573:1746)(1470:1635:1803))
          (PORT SR (2830:3122:3419)(3037:3323:3616))
          (PORT CINY2 (3939:3939:3939)(4310:4310:4310))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2051_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (571:650:729)(579:648:720))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2051_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2325:2573:2825)(2382:2611:2845))
          (PORT SR (4600:5078:5568)(4948:5433:5925))
          (PORT CINY2 (2913:2913:2913)(3122:3122:3122))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2052_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1207:1368:1535)(1210:1357:1509))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2052_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2192:2423:2658)(2233:2449:2671))
          (PORT SR (4141:4540:4955)(4447:4853:5267))
          (PORT CINY2 (2343:2343:2343)(2462:2462:2462))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2053_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (7144:7894:8664)(7424:8132:8861))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2053_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2174:2422:2673)(2271:2505:2744))
          (PORT SR (4482:4935:5397)(4829:5292:5766))
          (PORT CINY2 (2871:2871:2871)(3046:3046:3046))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2054_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (960:1084:1212)(982:1093:1206))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2054_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3063:3415:3773)(3145:3472:3807))
          (PORT SR (3006:3271:3545)(3184:3437:3693))
          (PORT CINY2 (1899:1899:1899)(2030:2030:2030))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2055_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (759:870:983)(760:850:942))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2055_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2671:2919:3175)(2769:2992:3221))
          (PORT SR (2473:2752:3038)(2606:2862:3125))
          (PORT CINY2 (3825:3825:3825)(4178:4178:4178))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2056_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1191:1365:1541)(1209:1366:1526))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2056_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2723:2990:3263)(2824:3069:3318))
          (PORT SR (2368:2614:2867)(2452:2682:2916))
          (PORT CINY2 (5499:5499:5499)(5870:5870:5870))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2057_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (705:811:921)(711:805:900))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2057_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1720:1877:2038)(1785:1927:2071))
          (PORT SR (2038:2223:2413)(2102:2263:2428))
          (PORT CINY2 (4383:4383:4383)(4742:4742:4742))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2058_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (608:681:756)(606:671:738))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2058_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2683:2959:3241)(2779:3031:3287))
          (PORT SR (3031:3348:3671)(3224:3533:3849))
          (PORT CINY2 (3753:3753:3753)(4122:4122:4122))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2059_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1053:1176:1303)(1100:1220:1343))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2059_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1932:2138:2347)(1934:2106:2283))
          (PORT SR (4965:5488:6020)(5345:5887:6435))
          (PORT CINY2 (2985:2985:2985)(3178:3178:3178))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2060_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (996:1123:1252)(1025:1147:1272))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2060_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2736:2998:3267)(2819:3055:3295))
          (PORT SR (3915:4295:4685)(4173:4555:4943))
          (PORT CINY2 (2229:2229:2229)(2330:2330:2330))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2061_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (9185:10242:11326)(9541:10490:11467))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2061_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1817:1990:2165)(1830:1977:2127))
          (PORT SR (3896:4279:4669)(4147:4527:4911))
          (PORT CINY2 (2085:2085:2085)(2218:2218:2218))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2062_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (601:686:771)(609:689:771))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2062_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1889:2091:2298)(1944:2131:2320))
          (PORT SR (2606:2862:3125)(2712:2940:3173))
          (PORT CINY2 (1857:1857:1857)(1954:1954:1954))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x85y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2063_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1603:1792:1984)(1647:1822:2000))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2063_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1553:1697:1848)(1563:1685:1811))
          (PORT SR (1868:2054:2245)(1958:2128:2302))
          (PORT CINY2 (2979:2979:2979)(3390:3390:3390))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x122y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2064_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1183:1350:1518)(1170:1311:1453))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2064_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2256:2511:2773)(2367:2603:2843))
          (PORT SR (1899:2080:2263)(1994:2158:2327))
          (PORT CINY2 (6534:6534:6534)(7000:7000:7000))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2065_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1181:1335:1494)(1217:1354:1492))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2065_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1951:2194:2444)(1977:2182:2393))
          (PORT SR (1672:1862:2057)(1766:1948:2133))
          (PORT CINY2 (4689:4689:4689)(5110:5110:5110))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2066_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (945:1075:1207)(973:1094:1219))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2066_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1758:1988:2226)(1736:1924:2119))
          (PORT SR (1781:1998:2220)(1848:2049:2254))
          (PORT CINY2 (4266:4266:4266)(4716:4716:4716))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2067_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1482:1651:1824)(1559:1721:1888))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2067_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2474:2781:3095)(2536:2804:3079))
          (PORT SR (2551:2797:3050)(2696:2931:3171))
          (PORT CINY2 (3174:3174:3174)(3520:3520:3520))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2068_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1602:1768:1938)(1676:1834:1994))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2068_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2075:2314:2561)(2139:2360:2586))
          (PORT SR (2452:2667:2887)(2528:2718:2912))
          (PORT CINY2 (1869:1869:1869)(2050:2050:2050))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x90y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2069_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4611:5165:5730)(4808:5303:5811))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2069_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1343:1483:1626)(1375:1502:1633))
          (PORT SR (2398:2626:2859)(2499:2706:2916))
          (PORT CINY2 (2304:2304:2304)(2540:2540:2540))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2070_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1526:1697:1871)(1592:1750:1912))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2070_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1755:1947:2145)(1813:1991:2176))
          (PORT SR (3414:3738:4068)(3619:3920:4230))
          (PORT CINY2 (1626:1626:1626)(1796:1796:1796))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x90y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2071_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1571:1775:1980)(1635:1831:2032))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2071_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1089:1229:1374)(1100:1226:1355))
          (PORT SR (2375:2630:2892)(2452:2688:2927))
          (PORT CINY2 (2988:2988:2988)(3332:3332:3332))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2072_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1376:1556:1741)(1434:1598:1766))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2072_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1961:2172:2390)(2052:2256:2463))
          (PORT SR (2030:2230:2434)(2152:2343:2538))
          (PORT CINY2 (4512:4512:4512)(4864:4864:4864))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2073_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1249:1401:1557)(1307:1452:1600))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2073_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2953:3272:3600)(3084:3377:3676))
          (PORT SR (2108:2307:2514)(2212:2396:2584))
          (PORT CINY2 (3162:3162:3162)(3424:3424:3424))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2074_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1156:1317:1480)(1190:1336:1485))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2074_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1610:1787:1971)(1689:1859:2032))
          (PORT SR (2207:2438:2676)(2279:2488:2699))
          (PORT CINY2 (3438:3438:3438)(3812:3812:3812))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2075_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1521:1699:1881)(1584:1746:1913))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2075_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1830:2053:2281)(1854:2053:2258))
          (PORT SR (2583:2798:3020)(2705:2898:3097))
          (PORT CINY2 (1662:1662:1662)(1824:1824:1824))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2076_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1540:1745:1953)(1593:1789:1989))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2076_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1686:1882:2083)(1751:1925:2101))
          (PORT SR (3744:4103:4469)(4004:4360:4725))
          (PORT CINY2 (2271:2271:2271)(2406:2406:2406))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x90y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2077_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1900:2184:2475)(1969:2232:2501))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2077_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2695:2990:3291)(2852:3139:3429))
          (PORT SR (3170:3454:3745)(3382:3654:3934))
          (PORT CINY2 (1905:1905:1905)(2078:2078:2078))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2078_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1152:1303:1458)(1217:1365:1515))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2078_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1777:1975:2177)(1844:2020:2200))
          (PORT SR (2824:3095:3377)(2959:3209:3463))
          (PORT CINY2 (1758:1758:1758)(1812:1812:1812))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2079_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (372:426:482)(344:386:429))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2079_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2330:2573:2824)(2455:2692:2934))
          (PORT SR (3276:3621:3972)(3508:3852:4207))
          (PORT CINY2 (4146:4146:4146)(4536:4536:4536))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2080_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1778:2029:2285)(1858:2100:2345))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2080_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2180:2380:2587)(2233:2407:2586))
          (PORT SR (2030:2228:2433)(2078:2256:2437))
          (PORT CINY2 (5892:5892:5892)(6284:6284:6284))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x114y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2081_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1495:1667:1842)(1569:1725:1884))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2081_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2733:3049:3373)(2873:3177:3486))
          (PORT SR (2020:2225:2435)(2122:2310:2504))
          (PORT CINY2 (5619:5619:5619)(6050:6050:6050))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2082_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (969:1089:1211)(1006:1123:1243))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2082_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2450:2733:3025)(2561:2827:3099))
          (PORT SR (3395:3759:4130)(3629:3993:4365))
          (PORT CINY2 (4053:4053:4053)(4442:4442:4442))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x106y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2083_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (704:818:933)(689:785:882))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2083_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1626:1812:2005)(1682:1854:2030))
          (PORT SR (1875:2058:2246)(1943:2103:2266))
          (PORT CINY2 (3849:3849:3849)(4110:4110:4110))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2084_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1400:1554:1712)(1426:1567:1711))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2084_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2280:2544:2813)(2383:2637:2900))
          (PORT SR (3325:3671:4028)(3532:3865:4204))
          (PORT CINY2 (2664:2664:2664)(2820:2820:2820))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2085_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (7373:8232:9113)(7639:8406:9196))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2085_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2011:2213:2420)(2086:2283:2483))
          (PORT SR (1570:1705:1844)(1632:1751:1872))
          (PORT CINY2 (3663:3663:3663)(3922:3922:3922))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2086_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (986:1114:1243)(1021:1145:1272))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2086_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1767:1965:2165)(1834:2023:2216))
          (PORT SR (2786:3031:3281)(2915:3136:3361))
          (PORT CINY2 (1692:1692:1692)(1804:1804:1804))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2087_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (942:1031:1122)(967:1044:1123))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2087_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2009:2250:2499)(2081:2303:2531))
          (PORT SR (1886:2070:2256)(1970:2131:2297))
          (PORT CINY2 (3333:3333:3333)(3622:3622:3622))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2088_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1416:1588:1763)(1466:1626:1789))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2088_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2332:2587:2850)(2442:2682:2927))
          (PORT SR (2305:2506:2709)(2411:2589:2771))
          (PORT CINY2 (5229:5229:5229)(5530:5530:5530))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2089_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1209:1334:1463)(1221:1333:1449))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2089_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1734:1948:2168)(1755:1936:2123))
          (PORT SR (1562:1693:1827)(1621:1736:1854))
          (PORT CINY2 (3534:3534:3534)(3800:3800:3800))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2090_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1205:1363:1522)(1206:1346:1492))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2090_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2131:2366:2605)(2206:2424:2649))
          (PORT SR (2707:2982:3262)(2853:3109:3373))
          (PORT CINY2 (3360:3360:3360)(3708:3708:3708))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2091_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1413:1581:1752)(1459:1614:1772))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2091_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1536:1749:1966)(1596:1790:1988))
          (PORT SR (2070:2248:2430)(2143:2291:2444))
          (PORT CINY2 (2736:2736:2736)(2876:2876:2876))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2092_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1353:1498:1646)(1374:1505:1641))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2092_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2115:2373:2638)(2221:2456:2696))
          (PORT SR (2386:2577:2777)(2488:2660:2835))
          (PORT CINY2 (1644:1644:1644)(1680:1680:1680))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2093_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (12435:13904:15408)(12977:14329:15724))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2093_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (794:880:968)(787:866:945))
          (PORT SR (4092:4503:4925)(4373:4782:5197))
          (PORT CINY2 (2463:2463:2463)(2642:2642:2642))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2094_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (743:850:959)(771:875:981))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2094_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1453:1608:1767)(1512:1660:1809))
          (PORT SR (2881:3119:3367)(3033:3257:3484))
          (PORT CINY2 (1293:1293:1293)(1342:1342:1342))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2095_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (562:631:701)(551:607:663))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2095_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4010:4438:4879)(4150:4545:4949))
          (PORT SR (3213:3553:3899)(3460:3800:4149))
          (PORT CINY2 (4239:4239:4239)(4630:4630:4630))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2096_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1617:1829:2045)(1693:1899:2109))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2096_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4214:4659:5114)(4399:4813:5236))
          (PORT SR (2558:2805:3058)(2716:2952:3194))
          (PORT CINY2 (5685:5685:5685)(6058:6058:6058))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2097_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1549:1738:1930)(1649:1836:2028))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2097_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4265:4739:5226)(4485:4929:5383))
          (PORT SR (2393:2624:2861)(2504:2718:2936))
          (PORT CINY2 (4683:4683:4683)(5062:5062:5062))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2098_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1219:1382:1548)(1220:1363:1513))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2098_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (904:1036:1170)(880:986:1094))
          (PORT SR (2689:2961:3238)(2836:3092:3354))
          (PORT CINY2 (3453:3453:3453)(3802:3802:3802))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2099_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1205:1357:1510)(1255:1395:1540))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2099_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2153:2390:2634)(2206:2415:2632))
          (PORT SR (3725:4081:4449)(3991:4347:4709))
          (PORT CINY2 (2499:2499:2499)(2670:2670:2670))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x103y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2100_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (778:881:986)(799:894:993))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2100_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2768:3056:3350)(2823:3079:3342))
          (PORT SR (1747:1869:1993)(1816:1912:2013))
          (PORT CINY2 (2829:2829:2829)(2970:2970:2970))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2101_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (9280:10380:11509)(9710:10703:11727))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2101_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2768:3056:3350)(2823:3079:3342))
          (PORT SR (1747:1869:1993)(1816:1912:2013))
          (PORT CINY2 (2829:2829:2829)(2970:2970:2970))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2102_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1034:1188:1345)(1057:1205:1356))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2102_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2234:2471:2715)(2282:2491:2709))
          (PORT SR (3790:4143:4510)(4053:4407:4767))
          (PORT CINY2 (2043:2043:2043)(2142:2142:2142))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2103_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1407:1569:1734)(1467:1608:1752))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2103_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3098:3409:3726)(3251:3546:3850))
          (PORT SR (1830:2042:2262)(1893:2083:2277))
          (PORT CINY2 (5283:5283:5283)(5702:5702:5702))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x123y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1597:1774:1957)(1638:1805:1975))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2104_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2876:3179:3489)(2985:3266:3554))
          (PORT SR (2242:2476:2717)(2313:2528:2748))
          (PORT CINY2 (6114:6114:6114)(6500:6500:6500))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x109y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2105_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1353:1527:1705)(1400:1555:1712))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2105_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3025:3325:3630)(3186:3470:3762))
          (PORT SR (1875:2088:2308)(1956:2154:2357))
          (PORT CINY2 (5154:5154:5154)(5580:5580:5580))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2106_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1168:1329:1493)(1227:1385:1545))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2106_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2593:2870:3152)(2696:2941:3195))
          (PORT SR (3446:3834:4232)(3663:4059:4460))
          (PORT CINY2 (4209:4209:4209)(4650:4650:4650))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2107_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (556:646:737)(541:617:695))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2107_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1819:2026:2236)(1876:2066:2263))
          (PORT SR (1547:1678:1813)(1587:1691:1799))
          (PORT CINY2 (3570:3570:3570)(3828:3828:3828))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2108_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1699:1890:2083)(1765:1948:2137))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2108_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2161:2374:2593)(2253:2454:2658))
          (PORT SR (2993:3288:3593)(3150:3424:3703))
          (PORT CINY2 (2001:2001:2001)(2066:2066:2066))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2109_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3848:4243:4651)(3966:4328:4701))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2109_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2174:2397:2626)(2262:2467:2678))
          (PORT SR (4886:5378:5890)(5274:5786:6308))
          (PORT CINY2 (2943:2943:2943)(3102:3102:3102))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1471:1688:1908)(1518:1718:1925))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2110_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2448:2715:2988)(2571:2838:3111))
          (PORT SR (2899:3147:3401)(3058:3290:3528))
          (PORT CINY2 (1284:1284:1284)(1400:1400:1400))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2111_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (762:878:995)(733:829:927))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2111_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3685:4082:4490)(3891:4275:4667))
          (PORT SR (2514:2784:3061)(2610:2858:3110))
          (PORT CINY2 (3123:3123:3123)(3502:3502:3502))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (896:1004:1112)(917:1015:1116))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2112_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4221:4683:5157)(4479:4936:5402))
          (PORT SR (1502:1667:1838)(1542:1687:1835))
          (PORT CINY2 (4854:4854:4854)(5260:5260:5260))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2113_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1070:1197:1327)(1114:1231:1349))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2113_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1781:2005:2235)(1828:2050:2277))
          (PORT SR (2281:2504:2735)(2407:2618:2833))
          (PORT CINY2 (3405:3405:3405)(3678:3678:3678))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1390:1576:1766)(1479:1660:1845))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2114_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2838:3165:3499)(3028:3347:3673))
          (PORT SR (1821:2007:2196)(1909:2076:2247))
          (PORT CINY2 (3651:3651:3651)(4086:4086:4086))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2115_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1282:1431:1584)(1343:1481:1621))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2115_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2275:2533:2796)(2417:2660:2907))
          (PORT SR (2373:2569:2768)(2483:2654:2832))
          (PORT CINY2 (2184:2184:2184)(2360:2360:2360))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1389:1571:1754)(1420:1580:1743))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2116_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2098:2340:2587)(2165:2388:2616))
          (PORT SR (3416:3731:4053)(3645:3954:4271))
          (PORT CINY2 (1734:1734:1734)(1880:1880:1880))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2117_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4251:4706:5176)(4341:4743:5160))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2117_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2045:2278:2516)(2161:2387:2618))
          (PORT SR (2832:3098:3369)(2937:3184:3436))
          (PORT CINY2 (1569:1569:1569)(1730:1730:1730))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2118_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1642:1832:2026)(1736:1921:2110))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2118_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1889:2096:2307)(1982:2177:2378))
          (PORT SR (2761:3005:3251)(2882:3097:3316))
          (PORT CINY2 (1341:1341:1341)(1466:1466:1466))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2119_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1189:1345:1506)(1183:1318:1456))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2119_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1531:1688:1849)(1586:1737:1890))
          (PORT SR (1266:1412:1561)(1308:1438:1572))
          (PORT CINY2 (4752:4752:4752)(5224:5224:5224))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x125y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1219:1345:1475)(1229:1341:1455))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2120_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2467:2721:2980)(2593:2838:3088))
          (PORT SR (2262:2497:2739)(2343:2559:2779))
          (PORT CINY2 (6414:6414:6414)(6820:6820:6820))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2121_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1869:2068:2272)(1901:2088:2281))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2121_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3745:4133:4531)(3948:4314:4684))
          (PORT SR (2424:2682:2949)(2546:2800:3058))
          (PORT CINY2 (5184:5184:5184)(5560:5560:5560))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1227:1371:1518)(1288:1433:1582))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2122_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (901:987:1074)(907:985:1064))
          (PORT SR (3610:4019:4441)(3831:4237:4651))
          (PORT CINY2 (4023:4023:4023)(4462:4462:4462))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2123_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1010:1161:1316)(1032:1176:1323))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2123_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2643:2917:3196)(2781:3039:3302))
          (PORT SR (3378:3758:4147)(3606:3979:4358))
          (PORT CINY2 (3648:3648:3648)(3932:3932:3932))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2124_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1305:1453:1604)(1313:1443:1577))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2124_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2865:3157:3455)(3036:3323:3613))
          (PORT SR (2574:2826:3085)(2692:2916:3144))
          (PORT CINY2 (2157:2157:2157)(2274:2274:2274))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2125_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4747:5314:5894)(4925:5437:5964))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2125_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1943:2187:2433)(2035:2274:2516))
          (PORT SR (2033:2242:2452)(2114:2299:2489))
          (PORT CINY2 (3927:3927:3927)(4214:4214:4214))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2126_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1439:1616:1796)(1504:1672:1846))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2126_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2842:3166:3498)(2957:3266:3582))
          (PORT SR (3148:3438:3736)(3325:3598:3874))
          (PORT CINY2 (1620:1620:1620)(1748:1748:1748))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x108y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2127_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1502:1692:1883)(1544:1719:1897))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2127_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1899:2143:2394)(1906:2110:2321))
          (PORT SR (1706:1887:2070)(1776:1941:2110))
          (PORT CINY2 (5118:5118:5118)(5552:5552:5552))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x125y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2128_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1566:1747:1931)(1609:1781:1956))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2128_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2120:2371:2625)(2185:2420:2661))
          (PORT SR (2660:2935:3219)(2768:3024:3284))
          (PORT CINY2 (6243:6243:6243)(6622:6622:6622))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2129_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1523:1705:1892)(1603:1773:1947))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2129_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2621:2910:3202)(2744:3015:3293))
          (PORT SR (1956:2160:2371)(2038:2221:2407))
          (PORT CINY2 (5355:5355:5355)(5758:5758:5758))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1095:1226:1360)(1107:1226:1350))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2130_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1266:1382:1499)(1306:1410:1518))
          (PORT SR (1461:1637:1815)(1508:1657:1809))
          (PORT CINY2 (4431:4431:4431)(4866:4866:4866))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2131_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (3011:3393:3780)(3110:3459:3815))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2131_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2099:2344:2594)(2158:2386:2620))
          (PORT SR (2275:2478:2686)(2384:2568:2755))
          (PORT CINY2 (2283:2283:2283)(2502:2502:2502))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1335:1479:1624)(1360:1489:1622))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2132_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2228:2442:2660)(2279:2474:2675))
          (PORT SR (2639:2888:3146)(2754:2976:3202))
          (PORT CINY2 (1701:1701:1701)(1746:1746:1746))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2133_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (7351:8130:8930)(7624:8358:9112))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2133_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1704:1890:2081)(1757:1929:2108))
          (PORT SR (2817:3098:3383)(2974:3233:3499))
          (PORT CINY2 (3057:3057:3057)(3234:3234:3234))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2134_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1374:1557:1744)(1410:1567:1729))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2134_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2158:2363:2574)(2284:2483:2686))
          (PORT SR (2649:2865:3086)(2791:2986:3187))
          (PORT CINY2 (1455:1455:1455)(1598:1598:1598))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2135_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1375:1536:1701)(1424:1568:1716))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2135_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1387:1545:1706)(1449:1602:1758))
          (PORT SR (1968:2189:2413)(2051:2246:2445))
          (PORT CINY2 (3837:3837:3837)(4274:4274:4274))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x127y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2136_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1544:1713:1885)(1578:1722:1870))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2136_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1807:2014:2228)(1902:2096:2294))
          (PORT SR (2163:2374:2591)(2271:2471:2674))
          (PORT CINY2 (6828:6828:6828)(7272:7272:7272))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2137_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (748:849:951)(760:847:936))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2137_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1838:2061:2289)(1875:2083:2296))
          (PORT SR (3758:4170:4589)(4034:4452:4878))
          (PORT CINY2 (4353:4353:4353)(4762:4762:4762))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2138_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1612:1801:1993)(1661:1833:2011))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2138_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1387:1545:1706)(1449:1602:1758))
          (PORT SR (1968:2189:2413)(2051:2246:2445))
          (PORT CINY2 (3837:3837:3837)(4274:4274:4274))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2139_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1428:1578:1731)(1452:1588:1728))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2139_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1770:1971:2178)(1881:2087:2299))
          (PORT SR (2412:2643:2878)(2550:2762:2980))
          (PORT CINY2 (3168:3168:3168)(3472:3472:3472))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2140_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1531:1700:1872)(1596:1755:1918))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2140_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3058:3405:3762)(3233:3566:3908))
          (PORT SR (3096:3383:3674)(3268:3535:3807))
          (PORT CINY2 (1941:1941:1941)(2106:2106:2106))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2141_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1309:1473:1642)(1346:1505:1667))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2141_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1800:2007:2221)(1873:2066:2262))
          (PORT SR (2416:2641:2873)(2535:2745:2958))
          (PORT CINY2 (2061:2061:2061)(2286:2286:2286))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1889:2110:2336)(1983:2196:2414))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2142_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2189:2431:2679)(2296:2526:2761))
          (PORT SR (3032:3308:3588)(3195:3442:3697))
          (PORT CINY2 (1326:1326:1326)(1476:1476:1476))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2143_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1441:1610:1782)(1521:1682:1847))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2143_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1940:2158:2383)(2038:2244:2454))
          (PORT SR (2186:2416:2654)(2290:2504:2720))
          (PORT CINY2 (3294:3294:3294)(3700:3700:3700))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x108y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2144_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1083:1215:1348)(1123:1249:1378))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2144_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2198:2409:2627)(2308:2503:2701))
          (PORT SR (1688:1877:2072)(1747:1918:2093))
          (PORT CINY2 (5004:5004:5004)(5420:5420:5420))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2145_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (936:1056:1177)(968:1084:1204))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2145_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3780:4184:4600)(3902:4281:4671))
          (PORT SR (2539:2819:3107)(2675:2935:3200))
          (PORT CINY2 (3369:3369:3369)(3650:3650:3650))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1036:1176:1319)(1079:1206:1336))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2146_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2114:2355:2603)(2232:2464:2699))
          (PORT SR (1802:1988:2176)(1876:2042:2212))
          (PORT CINY2 (3351:3351:3351)(3766:3766:3766))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2147_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1480:1665:1852)(1528:1686:1847))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2147_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2322:2579:2844)(2373:2604:2842))
          (PORT SR (2646:2887:3133)(2738:2957:3180))
          (PORT CINY2 (1719:1719:1719)(1890:1890:1890))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2148_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1851:2098:2348)(1922:2152:2384))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2148_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2419:2676:2943)(2476:2715:2961))
          (PORT SR (3738:4097:4464)(4018:4378:4745))
          (PORT CINY2 (2127:2127:2127)(2294:2294:2294))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x85y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2149_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (5350:5888:6443)(5526:6021:6533))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2149_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1599:1770:1944)(1669:1828:1988))
          (PORT SR (2694:2936:3185)(2798:3020:3245))
          (PORT CINY2 (1554:1554:1554)(1740:1740:1740))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2150_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1044:1194:1347)(1072:1211:1354))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2150_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2156:2347:2544)(2215:2386:2564))
          (PORT SR (2891:3129:3377)(3041:3265:3492))
          (PORT CINY2 (1200:1200:1200)(1248:1248:1248))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2151_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1205:1375:1546)(1235:1394:1556))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2151_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1574:1743:1916)(1612:1763:1918))
          (PORT SR (1653:1853:2056)(1723:1901:2082))
          (PORT CINY2 (4581:4581:4581)(5026:5026:5026))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x123y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2152_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (703:816:930)(687:779:873))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2152_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2173:2483:2798)(2151:2408:2674))
          (PORT SR (1921:2104:2294)(2008:2179:2352))
          (PORT CINY2 (6285:6285:6285)(6698:6698:6698))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x114y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2153_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1552:1741:1936)(1625:1803:1985))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2153_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2403:2679:2961)(2489:2745:3009))
          (PORT SR (1992:2198:2411)(2072:2258:2447))
          (PORT CINY2 (5448:5448:5448)(5852:5852:5852))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2154_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1275:1430:1588)(1310:1456:1607))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2154_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1574:1743:1916)(1612:1763:1918))
          (PORT SR (1653:1853:2056)(1723:1901:2082))
          (PORT CINY2 (4581:4581:4581)(5026:5026:5026))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2155_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1105:1256:1409)(1177:1321:1470))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2155_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1867:2068:2275)(1893:2070:2251))
          (PORT SR (1565:1694:1827)(1628:1742:1859))
          (PORT CINY2 (3834:3834:3834)(4120:4120:4120))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2156_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (586:665:745)(588:656:727))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2156_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2000:2222:2451)(2077:2275:2478))
          (PORT SR (1926:2072:2220)(2009:2132:2260))
          (PORT CINY2 (2679:2679:2679)(2810:2810:2810))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2157_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (12013:13404:14830)(12564:13841:15155))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2157_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1579:1776:1975)(1565:1731:1902))
          (PORT SR (2166:2379:2597)(2284:2484:2687))
          (PORT CINY2 (3456:3456:3456)(3696:3696:3696))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2158_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1285:1426:1570)(1332:1458:1589))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2158_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3055:3385:3726)(3204:3506:3814))
          (PORT SR (2732:2972:3215)(2863:3075:3291))
          (PORT CINY2 (1641:1641:1641)(1786:1786:1786))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2159_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1024:1159:1296)(1008:1127:1248))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2159_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1210:1363:1521)(1192:1321:1454))
          (PORT SR (2001:2209:2422)(2115:2312:2513))
          (PORT CINY2 (3945:3945:3945)(4358:4358:4358))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x125y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2160_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2359:2671:2990)(2438:2734:3036))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2160_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2420:2779:3145)(2430:2732:3041))
          (PORT SR (2083:2288:2499)(2169:2354:2543))
          (PORT CINY2 (6471:6471:6471)(6886:6886:6886))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2161_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1010:1149:1291)(996:1117:1239))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2161_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1661:1899:2139)(1663:1872:2087))
          (PORT SR (2204:2402:2604)(2282:2463:2648))
          (PORT CINY2 (4569:4569:4569)(4930:4930:4930))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2162_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (572:653:735)(580:658:737))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2162_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1224:1377:1535)(1206:1336:1470))
          (PORT SR (3304:3674:4057)(3473:3837:4207))
          (PORT CINY2 (4002:4002:4002)(4424:4424:4424))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2163_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1248:1374:1503)(1258:1368:1481))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2163_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1225:1384:1547)(1200:1334:1472))
          (PORT SR (2605:2861:3121)(2764:3003:3248))
          (PORT CINY2 (3318:3318:3318)(3632:3632:3632))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2164_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2107:2353:2605)(2229:2470:2715))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2164_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2424:2679:2937)(2496:2721:2954))
          (PORT SR (3148:3448:3753)(3319:3593:3875))
          (PORT CINY2 (2220:2220:2220)(2388:2388:2388))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2165_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (8685:9639:10617)(9003:9878:10780))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2165_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1783:1982:2186)(1887:2082:2282))
          (PORT SR (2210:2412:2617)(2322:2502:2687))
          (PORT CINY2 (2739:2739:2739)(3030:3030:3030))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2166_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1512:1697:1886)(1583:1762:1945))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2166_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1489:1647:1808)(1542:1687:1834))
          (PORT SR (3128:3417:3711)(3312:3580:3853))
          (PORT CINY2 (1848:1848:1848)(2012:2012:2012))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2167_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (756:865:978)(777:878:982))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2167_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4295:4756:5224)(4456:4857:5270))
          (PORT SR (2082:2311:2548)(2201:2425:2653))
          (PORT CINY2 (4374:4374:4374)(4800:4800:4800))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x121y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2168_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2733:3118:3511)(2849:3209:3579))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2168_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (5542:6160:6788)(5747:6288:6848))
          (PORT SR (2361:2603:2852)(2463:2691:2922))
          (PORT CINY2 (6099:6099:6099)(6510:6510:6510))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2169_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1860:2080:2305)(1982:2195:2409))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2169_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3875:4303:4740)(4011:4384:4770))
          (PORT SR (1880:2066:2258)(1960:2132:2307))
          (PORT CINY2 (5634:5634:5634)(6040:6040:6040))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (573:653:735)(592:669:747))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2170_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4295:4756:5224)(4456:4857:5270))
          (PORT SR (2082:2311:2548)(2201:2425:2653))
          (PORT CINY2 (4374:4374:4374)(4800:4800:4800))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2171_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1062:1222:1386)(1070:1221:1375))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2171_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1863:2101:2344)(1893:2107:2325))
          (PORT SR (1924:2110:2300)(2010:2174:2339))
          (PORT CINY2 (3642:3642:3642)(3884:3884:3884))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2172_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (411:470:529)(393:443:494))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2172_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3987:4448:4917)(4182:4602:5030))
          (PORT SR (3367:3709:4063)(3569:3899:4234))
          (PORT CINY2 (2301:2301:2301)(2386:2386:2386))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2173_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (3081:3467:3860)(3189:3533:3885))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2173_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (5669:6309:6961)(5932:6508:7102))
          (PORT SR (1323:1430:1539)(1355:1442:1532))
          (PORT CINY2 (3912:3912:3912)(4224:4224:4224))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2174_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1236:1411:1590)(1285:1451:1622))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2174_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3931:4388:4858)(4112:4541:4978))
          (PORT SR (3071:3333:3605)(3240:3493:3749))
          (PORT CINY2 (1350:1350:1350)(1408:1408:1408))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x109y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2175_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1312:1483:1658)(1346:1510:1676))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2175_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2213:2457:2708)(2252:2465:2683))
          (PORT SR (1703:1883:2069)(1782:1951:2123))
          (PORT CINY2 (5097:5097:5097)(5514:5514:5514))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x125y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1393:1543:1698)(1423:1562:1702))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2176_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2132:2351:2571)(2217:2415:2616))
          (PORT SR (2196:2426:2664)(2251:2452:2659))
          (PORT CINY2 (6357:6357:6357)(6754:6754:6754))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2177_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1269:1433:1600)(1337:1497:1659))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2177_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2564:2856:3157)(2631:2899:3172))
          (PORT SR (1695:1875:2062)(1766:1936:2109))
          (PORT CINY2 (4797:4797:4797)(5194:5194:5194))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (601:672:745)(597:659:721))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2178_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1550:1690:1837)(1564:1682:1803))
          (PORT SR (3944:4379:4822)(4240:4685:5138))
          (PORT CINY2 (4503:4503:4503)(4922:4922:4922))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2179_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (4244:4762:5288)(4400:4873:5358))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2179_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2224:2520:2821)(2269:2549:2831))
          (PORT SR (3180:3488:3804)(3343:3641:3944))
          (PORT CINY2 (2469:2469:2469)(2690:2690:2690))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (556:642:730)(565:648:732))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2180_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3890:4349:4817)(4043:4459:4879))
          (PORT SR (2925:3187:3460)(3095:3347:3603))
          (PORT CINY2 (2187:2187:2187)(2254:2254:2254))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2181_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1792:2002:2217)(1863:2075:2289))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2181_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1564:1763:1967)(1548:1718:1890))
          (PORT SR (1779:1929:2085)(1862:2003:2146))
          (PORT CINY2 (3528:3528:3528)(3752:3752:3752))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1590:1770:1953)(1622:1786:1955))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2182_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3116:3496:3882)(3138:3434:3736))
          (PORT SR (2953:3219:3492)(3106:3350:3597))
          (PORT CINY2 (1563:1563:1563)(1682:1682:1682))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2183_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1348:1518:1691)(1418:1581:1746))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2183_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1321:1494:1670)(1356:1509:1667))
          (PORT SR (2195:2428:2667)(2298:2514:2735))
          (PORT CINY2 (3666:3666:3666)(4076:4076:4076))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x122y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2184_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (582:657:733)(580:646:713))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2184_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2096:2346:2600)(2163:2377:2596))
          (PORT SR (2381:2625:2877)(2478:2708:2942))
          (PORT CINY2 (6192:6192:6192)(6604:6604:6604))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2185_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (928:1060:1193)(959:1085:1214))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2185_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1989:2236:2487)(1978:2186:2399))
          (PORT SR (3456:3857:4270)(3701:4096:4500))
          (PORT CINY2 (4482:4482:4482)(4884:4884:4884))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2186_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (576:646:717)(587:650:714))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2186_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1882:2042:2207)(1928:2075:2228))
          (PORT SR (3959:4413:4881)(4229:4686:5152))
          (PORT CINY2 (4323:4323:4323)(4782:4782:4782))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2187_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1657:1836:2020)(1690:1851:2015))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2187_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (578:645:712)(563:620:679))
          (PORT SR (2334:2562:2795)(2450:2663:2883))
          (PORT CINY2 (2796:2796:2796)(3096:3096:3096))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2188_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1257:1409:1564)(1297:1436:1578))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2188_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1849:2045:2247)(1946:2137:2331))
          (PORT SR (2598:2850:3106)(2720:2942:3169))
          (PORT CINY2 (2292:2292:2292)(2444:2444:2444))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2189_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1460:1598:1740)(1543:1669:1798))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2189_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3587:3906:4234)(3730:4025:4329))
          (PORT SR (2357:2594:2834)(2464:2672:2885))
          (PORT CINY2 (2925:2925:2925)(3218:3218:3218))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2190_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1892:2090:2290)(1964:2142:2324))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2190_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2580:2808:3043)(2683:2890:3104))
          (PORT SR (2998:3259:3526)(3189:3435:3688))
          (PORT CINY2 (1755:1755:1755)(1918:1918:1918))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2191_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1688:1917:2150)(1741:1958:2180))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2191_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2879:3204:3536)(3056:3378:3705))
          (PORT SR (3240:3603:3977)(3422:3776:4136))
          (PORT CINY2 (3723:3723:3723)(4142:4142:4142))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2192_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (911:1060:1211)(916:1046:1177))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2192_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1964:2184:2407)(2072:2280:2490))
          (PORT SR (1547:1706:1870)(1599:1744:1891))
          (PORT CINY2 (5040:5040:5040)(5448:5448:5448))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2193_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (971:1091:1211)(1017:1133:1253))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2193_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2432:2723:3022)(2485:2750:3023))
          (PORT SR (2230:2433:2639)(2295:2481:2671))
          (PORT CINY2 (3969:3969:3969)(4290:4290:4290))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2194_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (871:969:1070)(892:984:1079))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2194_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2879:3204:3536)(3056:3378:3705))
          (PORT SR (3240:3603:3977)(3422:3776:4136))
          (PORT CINY2 (3723:3723:3723)(4142:4142:4142))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2195_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1979:2185:2396)(2069:2261:2459))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2195_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1420:1570:1725)(1454:1588:1723))
          (PORT SR (2584:2802:3024)(2694:2882:3074))
          (PORT CINY2 (1398:1398:1398)(1532:1532:1532))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2196_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1355:1502:1651)(1398:1530:1665))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2196_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2320:2554:2792)(2391:2607:2829))
          (PORT SR (3507:3844:4190)(3726:4052:4381))
          (PORT CINY2 (2013:2013:2013)(2162:2162:2162))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2197_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (8516:9479:10466)(8820:9705:10617))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2197_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2143:2357:2575)(2220:2425:2634))
          (PORT SR (2806:3067:3334)(2924:3166:3413))
          (PORT CINY2 (2169:2169:2169)(2370:2370:2370))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2198_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (742:848:957)(762:860:961))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2198_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2310:2556:2806)(2449:2674:2908))
          (PORT SR (3209:3497:3793)(3380:3654:3932))
          (PORT CINY2 (1629:1629:1629)(1690:1690:1690))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2199_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1354:1549:1746)(1370:1551:1735))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2199_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2012:2251:2500)(2088:2313:2544))
          (PORT SR (1479:1646:1817)(1546:1700:1857))
          (PORT CINY2 (4467:4467:4467)(4894:4894:4894))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x123y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2200_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1397:1590:1786)(1432:1610:1791))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2200_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1710:1875:2046)(1758:1911:2071))
          (PORT SR (2393:2613:2837)(2528:2732:2941))
          (PORT CINY2 (6000:6000:6000)(6368:6368:6368))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2201_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2391:2698:3008)(2458:2742:3032))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2201_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1921:2120:2322)(1969:2142:2319))
          (PORT SR (2006:2214:2430)(2065:2253:2444))
          (PORT CINY2 (5520:5520:5520)(5908:5908:5908))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2202_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (823:938:1055)(831:936:1043))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2202_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2109:2321:2541)(2154:2350:2553))
          (PORT SR (3104:3447:3799)(3275:3618:3965))
          (PORT CINY2 (3909:3909:3909)(4330:4330:4330))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2203_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1199:1350:1505)(1234:1379:1527))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2203_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2622:2891:3165)(2714:2952:3196))
          (PORT SR (2412:2666:2927)(2544:2788:3035))
          (PORT CINY2 (3741:3741:3741)(4026:4026:4026))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2204_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1207:1336:1468)(1209:1322:1437))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2204_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1751:1926:2104)(1839:2004:2172))
          (PORT SR (3133:3455:3787)(3317:3622:3933))
          (PORT CINY2 (2514:2514:2514)(2660:2660:2660))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2205_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (5381:5971:6578)(5568:6116:6682))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2205_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1876:2082:2293)(1956:2148:2346))
          (PORT SR (2040:2247:2460)(2132:2321:2512))
          (PORT CINY2 (3441:3441:3441)(3706:3706:3706))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2206_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1232:1399:1571)(1236:1380:1528))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2206_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2120:2329:2544)(2182:2368:2557))
          (PORT SR (2826:3071:3320)(2944:3163:3384))
          (PORT CINY2 (885:885:885)(938:938:938))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2207_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1415:1573:1735)(1474:1614:1758))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2207_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1921:2118:2323)(1975:2151:2328))
          (PORT SR (1663:1856:2051)(1734:1907:2084))
          (PORT CINY2 (5139:5139:5139)(5590:5590:5590))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x124y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2208_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1409:1561:1718)(1437:1577:1719))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2208_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1980:2186:2399)(2040:2228:2418))
          (PORT SR (2058:2267:2483)(2116:2304:2496))
          (PORT CINY2 (6264:6264:6264)(6660:6660:6660))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x109y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2209_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1308:1449:1594)(1370:1499:1631))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2209_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2400:2670:2950)(2516:2769:3023))
          (PORT SR (1822:2039:2261)(1885:2077:2274))
          (PORT CINY2 (5211:5211:5211)(5646:5646:5646))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2210_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1394:1558:1726)(1491:1649:1811))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2210_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2333:2573:2823)(2422:2650:2881))
          (PORT SR (1454:1619:1788)(1513:1656:1803))
          (PORT CINY2 (5067:5067:5067)(5534:5534:5534))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x104y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2211_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (938:1075:1215)(969:1101:1236))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2211_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1795:1994:2199)(1873:2062:2255))
          (PORT SR (1736:1891:2051)(1797:1928:2064))
          (PORT CINY2 (3720:3720:3720)(3988:3988:3988))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2212_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1315:1484:1659)(1288:1428:1573))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2212_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1938:2136:2340)(1991:2169:2352))
          (PORT SR (2480:2707:2943)(2570:2769:2971))
          (PORT CINY2 (1458:1458:1458)(1492:1492:1492))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2213_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (6817:7653:8512)(7098:7863:8647))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2213_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2086:2326:2572)(2127:2343:2566))
          (PORT SR (4638:5110:5599)(5008:5496:5993))
          (PORT CINY2 (3249:3249:3249)(3470:3470:3470))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2214_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1245:1402:1561)(1279:1430:1584))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2214_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1316:1444:1574)(1347:1459:1576))
          (PORT SR (3047:3314:3587)(3220:3471:3728))
          (PORT CINY2 (1671:1671:1671)(1766:1766:1766))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2215_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2229:2531:2838)(2331:2631:2937))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2215_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2110:2334:2567)(2196:2412:2633))
          (PORT SR (2865:3181:3506)(3004:3304:3610))
          (PORT CINY2 (3423:3423:3423)(3822:3822:3822))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x119y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2216_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1113:1247:1384)(1123:1248:1375))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2216_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4463:4898:5347)(4708:5117:5534))
          (PORT SR (3614:4031:4459)(3741:4125:4521))
          (PORT CINY2 (5970:5970:5970)(6388:6388:6388))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x104y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2217_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1077:1227:1382)(1094:1225:1360))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2217_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2664:2940:3224)(2780:3034:3295))
          (PORT SR (3761:4190:4628)(4032:4461:4896))
          (PORT CINY2 (3948:3948:3948)(4252:4252:4252))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2218_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1406:1602:1801)(1455:1637:1822))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2218_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1603:1780:1963)(1695:1868:2044))
          (PORT SR (2560:2838:3125)(2710:2977:3248))
          (PORT CINY2 (3594:3594:3594)(4020:4020:4020))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2219_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1694:1892:2092)(1753:1939:2128))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2219_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2940:3198:3464)(3038:3272:3512))
          (PORT SR (2617:2864:3120)(2771:3008:3248))
          (PORT CINY2 (2811:2811:2811)(3086:3086:3086))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2220_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2019:2251:2485)(2088:2306:2526))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2220_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3395:3758:4130)(3521:3854:4198))
          (PORT SR (3071:3333:3606)(3246:3497:3751))
          (PORT CINY2 (1443:1443:1443)(1502:1502:1502))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2221_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (4860:5383:5922)(4985:5454:5940))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2221_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4508:4943:5392)(4708:5107:5511))
          (PORT SR (2032:2239:2453)(2116:2306:2498))
          (PORT CINY2 (3141:3141:3141)(3386:3386:3386))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2222_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1421:1608:1797)(1480:1657:1839))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2222_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3171:3455:3748)(3316:3580:3852))
          (PORT SR (2829:3070:3319)(2952:3172:3395))
          (PORT CINY2 (1029:1029:1029)(1050:1050:1050))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1959:2188:2424)(2060:2282:2509))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2223_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2153:2388:2627)(2197:2413:2634))
          (PORT SR (1644:1837:2031)(1701:1873:2049))
          (PORT CINY2 (4839:4839:4839)(5270:5270:5270))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2224_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1352:1529:1709)(1412:1574:1740))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2224_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3148:3476:3812)(3360:3680:4010))
          (PORT SR (2807:3106:3416)(2916:3194:3476))
          (PORT CINY2 (6429:6429:6429)(6810:6810:6810))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2225_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1446:1635:1830)(1550:1743:1940))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2225_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2206:2448:2695)(2340:2577:2823))
          (PORT SR (1348:1484:1624)(1406:1532:1659))
          (PORT CINY2 (4668:4668:4668)(5072:5072:5072))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2226_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1575:1764:1957)(1687:1871:2060))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2226_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2214:2446:2684)(2291:2515:2744))
          (PORT SR (1295:1439:1586)(1329:1448:1570))
          (PORT CINY2 (4917:4917:4917)(5374:5374:5374))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (615:694:776)(617:692:769))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2227_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1257:1425:1595)(1286:1434:1585))
          (PORT SR (1932:2108:2291)(2013:2171:2332))
          (PORT CINY2 (3012:3012:3012)(3264:3264:3264))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2228_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1208:1381:1559)(1202:1346:1496))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2228_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1692:1868:2050)(1713:1867:2027))
          (PORT SR (2724:2964:3213)(2859:3084:3313))
          (PORT CINY2 (1437:1437:1437)(1454:1454:1454))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (11978:13367:14790)(12515:13792:15106))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2229_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1591:1810:2035)(1594:1788:1986))
          (PORT SR (1935:2122:2313)(2016:2190:2366))
          (PORT CINY2 (3006:3006:3006)(3216:3216:3216))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1818:2045:2277)(1919:2143:2374))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2230_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2407:2688:2975)(2535:2792:3054))
          (PORT SR (2964:3230:3504)(3116:3362:3610))
          (PORT CINY2 (1470:1470:1470)(1588:1588:1588))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2231_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1967:2203:2444)(2076:2303:2536))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2231_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2220:2469:2725)(2342:2574:2811))
          (PORT SR (2354:2624:2898)(2476:2726:2982))
          (PORT CINY2 (4137:4137:4137)(4594:4594:4594))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x126y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2232_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1403:1552:1705)(1436:1575:1716))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2232_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1955:2158:2367)(1988:2169:2353))
          (PORT SR (2392:2647:2910)(2467:2695:2930))
          (PORT CINY2 (6507:6507:6507)(6914:6914:6914))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2233_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1579:1780:1985)(1595:1771:1952))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2233_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2477:2765:3061)(2574:2847:3127))
          (PORT SR (1464:1637:1813)(1509:1657:1809))
          (PORT CINY2 (4338:4338:4338)(4772:4772:4772))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2234_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1220:1369:1520)(1281:1431:1584))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2234_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1427:1611:1800)(1481:1656:1835))
          (PORT SR (1181:1298:1419)(1219:1322:1427))
          (PORT CINY2 (4575:4575:4575)(4978:4978:4978))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1842:2057:2277)(1953:2170:2393))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2235_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1907:2109:2316)(1940:2123:2309))
          (PORT SR (2371:2593:2822)(2497:2703:2914))
          (PORT CINY2 (3024:3024:3024)(3360:3360:3360))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2236_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2398:2679:2963)(2508:2781:3056))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2236_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1951:2130:2312)(1983:2144:2309))
          (PORT SR (3441:3749:4070)(3655:3958:4266))
          (PORT CINY2 (1743:1743:1743)(1822:1822:1822))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1035:1171:1310)(1064:1194:1325))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2237_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1574:1765:1960)(1645:1825:2011))
          (PORT SR (2005:2186:2370)(2095:2252:2414))
          (PORT CINY2 (2868:2868:2868)(3152:3152:3152))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2238_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1417:1595:1777)(1473:1634:1800))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2238_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2240:2454:2674)(2313:2515:2721))
          (PORT SR (3355:3666:3984)(3595:3901:4212))
          (PORT CINY2 (1827:1827:1827)(1974:1974:1974))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1522:1699:1878)(1604:1772:1944))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2239_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3229:3578:3937)(3395:3718:4050))
          (PORT SR (2001:2209:2423)(2085:2271:2459))
          (PORT CINY2 (3237:3237:3237)(3634:3634:3634))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2240_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1369:1566:1766)(1413:1600:1790))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2240_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2009:2244:2483)(2030:2228:2432))
          (PORT SR (2188:2417:2651)(2303:2517:2737))
          (PORT CINY2 (5469:5469:5469)(5890:5890:5890))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1029:1173:1320)(1004:1118:1235))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2241_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1941:2167:2396)(2004:2204:2409))
          (PORT SR (2018:2217:2422)(2112:2292:2477))
          (PORT CINY2 (3411:3411:3411)(3726:3726:3726))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x90y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2242_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1216:1386:1560)(1243:1396:1553))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2242_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2609:2871:3140)(2744:2980:3221))
          (PORT SR (2370:2624:2886)(2499:2740:2984))
          (PORT CINY2 (3444:3444:3444)(3860:3860:3860))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1323:1508:1695)(1356:1534:1716))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2243_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3027:3307:3594)(3162:3423:3692))
          (PORT SR (2579:2832:3090)(2691:2925:3163))
          (PORT CINY2 (2154:2154:2154)(2380:2380:2380))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2244_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (558:630:702)(557:615:676))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2244_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2290:2527:2770)(2387:2598:2813))
          (PORT SR (2494:2716:2946)(2607:2810:3015))
          (PORT CINY2 (2073:2073:2073)(2122:2122:2122))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1271:1446:1625)(1310:1486:1665))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2245_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2858:3136:3422)(2997:3260:3527))
          (PORT SR (3914:4298:4690)(4201:4585:4981))
          (PORT CINY2 (2640:2640:2640)(2888:2888:2888))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2246_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1454:1643:1833)(1510:1690:1875))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2246_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1875:2048:2227)(1932:2090:2251))
          (PORT SR (2854:3098:3350)(2994:3225:3461))
          (PORT CINY2 (972:972:972)(984:984:984))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2247_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (907:1040:1177)(917:1038:1162))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2247_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1906:2113:2323)(2014:2220:2432))
          (PORT SR (3453:3843:4246)(3645:4032:4426))
          (PORT CINY2 (4152:4152:4152)(4584:4584:4584))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x128y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2248_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1776:1972:2175)(1852:2043:2238))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2248_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (5204:5698:6199)(5443:5885:6338))
          (PORT SR (2781:3085:3399)(2898:3182:3475))
          (PORT CINY2 (6807:6807:6807)(7234:7234:7234))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x108y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1554:1741:1931)(1656:1842:2032))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2249_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2692:3019:3351)(2800:3091:3388))
          (PORT SR (2586:2841:3103)(2717:2959:3206))
          (PORT CINY2 (4833:4833:4833)(5222:5222:5222))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2250_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1499:1668:1840)(1593:1753:1917))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2250_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2342:2559:2778)(2427:2627:2836))
          (PORT SR (1649:1818:1992)(1689:1837:1988))
          (PORT CINY2 (5295:5295:5295)(5798:5798:5798))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1191:1349:1510)(1220:1365:1514))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2251_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1965:2170:2377)(2027:2218:2416))
          (PORT SR (2220:2446:2677)(2364:2581:2803))
          (PORT CINY2 (4155:4155:4155)(4478:4478:4478))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2252_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (534:620:708)(521:587:654))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2252_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2292:2496:2703)(2403:2586:2774))
          (PORT SR (2326:2526:2732)(2437:2622:2809))
          (PORT CINY2 (1959:1959:1959)(1990:1990:1990))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2253_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (4717:5296:5889)(4886:5403:5936))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2253_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (565:633:704)(539:598:657))
          (PORT SR (2078:2286:2496)(2175:2364:2557))
          (PORT CINY2 (3090:3090:3090)(3368:3368:3368))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2254_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (917:1047:1180)(948:1072:1200))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2254_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2699:2958:3220)(2814:3044:3282))
          (PORT SR (2837:3078:3326)(2968:3187:3409))
          (PORT CINY2 (1329:1329:1329)(1370:1370:1370))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1451:1647:1848)(1546:1737:1933))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2255_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1946:2206:2475)(1967:2198:2435))
          (PORT SR (1292:1438:1588)(1317:1439:1564))
          (PORT CINY2 (4560:4560:4560)(4988:4988:4988))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2256_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (957:1080:1205)(997:1119:1243))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2256_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2419:2684:2958)(2513:2759:3013))
          (PORT SR (2572:2840:3117)(2690:2947:3208))
          (PORT CINY2 (6342:6342:6342)(6764:6764:6764))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x103y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2257_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1542:1743:1950)(1615:1807:2000))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2257_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2197:2466:2742)(2283:2538:2802))
          (PORT SR (1487:1653:1824)(1558:1713:1870))
          (PORT CINY2 (4539:4539:4539)(4950:4950:4950))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2258_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2036:2277:2524)(2151:2386:2627))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2258_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2122:2341:2566)(2209:2418:2631))
          (PORT SR (903:992:1084)(919:990:1063))
          (PORT CINY2 (5109:5109:5109)(5610:5610:5610))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (746:856:967)(756:858:961))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2259_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1974:2197:2423)(2065:2277:2495))
          (PORT SR (2135:2343:2556)(2241:2433:2628))
          (PORT CINY2 (3027:3027:3027)(3254:3254:3254))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2260_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1936:2157:2383)(2006:2222:2445))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2260_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1679:1822:1969)(1738:1866:2000))
          (PORT SR (2755:2995:3246)(2889:3115:3346))
          (PORT CINY2 (1344:1344:1344)(1360:1360:1360))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2261_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (12003:13393:14817)(12548:13825:15140))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2261_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2049:2263:2483)(2155:2362:2577))
          (PORT SR (1960:2148:2341)(2058:2231:2406))
          (PORT CINY2 (3306:3306:3306)(3536:3536:3536))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2262_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1515:1713:1916)(1586:1780:1977))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2262_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2178:2397:2622)(2249:2458:2676))
          (PORT SR (2631:2849:3074)(2766:2965:3167))
          (PORT CINY2 (1599:1599:1599)(1710:1710:1710))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1701:1936:2174)(1762:1981:2206))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2263_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1369:1546:1727)(1380:1538:1701))
          (PORT SR (2410:2663:2924)(2556:2807:3061))
          (PORT CINY2 (3780:3780:3780)(4208:4208:4208))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x122y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2264_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1192:1353:1516)(1203:1351:1500))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2264_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2262:2508:2759)(2330:2557:2791))
          (PORT SR (1887:2066:2250)(1981:2146:2314))
          (PORT CINY2 (6306:6306:6306)(6736:6736:6736))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2265_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1378:1549:1723)(1451:1624:1799))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2265_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1848:2070:2296)(1880:2083:2291))
          (PORT SR (3651:4044:4444)(3930:4328:4738))
          (PORT CINY2 (4446:4446:4446)(4856:4856:4856))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2266_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1639:1828:2020)(1679:1852:2032))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2266_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1369:1546:1727)(1380:1538:1701))
          (PORT SR (2410:2663:2924)(2556:2807:3061))
          (PORT CINY2 (3780:3780:3780)(4208:4208:4208))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2010:2267:2528)(2135:2373:2617))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2267_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (727:809:892)(720:794:870))
          (PORT SR (2176:2375:2580)(2284:2463:2647))
          (PORT CINY2 (2967:2967:2967)(3294:3294:3294))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2268_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1806:2000:2198)(1869:2059:2253))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2268_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2136:2349:2565)(2198:2385:2576))
          (PORT SR (3524:3860:4202)(3735:4060:4388))
          (PORT CINY2 (1785:1785:1785)(1898:1898:1898))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2269_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1208:1366:1528)(1260:1417:1575))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2269_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2286:2537:2793)(2333:2554:2781))
          (PORT SR (2206:2412:2622)(2324:2509:2699))
          (PORT CINY2 (3018:3018:3018)(3312:3312:3312))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x85y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2270_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1912:2168:2429)(1992:2231:2476))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2270_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3109:3441:3782)(3264:3570:3882))
          (PORT SR (2646:2864:3087)(2784:2980:3182))
          (PORT CINY2 (1155:1155:1155)(1278:1278:1278))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2271_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1306:1469:1635)(1362:1515:1672))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2271_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1689:1876:2067)(1777:1959:2144))
          (PORT SR (2507:2782:3063)(2693:2967:3246))
          (PORT CINY2 (4395:4395:4395)(4838:4838:4838))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x129y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2272_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2036:2286:2544)(2060:2282:2511))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2272_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2901:3220:3546)(3025:3319:3619))
          (PORT SR (3510:3874:4244)(3781:4148:4521))
          (PORT CINY2 (6900:6900:6900)(7328:7328:7328))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2273_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1373:1536:1702)(1461:1620:1783))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2273_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2078:2307:2541)(2195:2417:2643))
          (PORT SR (1826:2039:2259)(1884:2074:2268))
          (PORT CINY2 (4983:4983:4983)(5382:5382:5382))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2274_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (927:1054:1184)(989:1123:1259))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2274_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1689:1876:2067)(1777:1959:2144))
          (PORT SR (2507:2782:3063)(2693:2967:3246))
          (PORT CINY2 (4395:4395:4395)(4838:4838:4838))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2275_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (566:649:734)(559:634:711))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2275_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3311:3642:3980)(3482:3799:4122))
          (PORT SR (2653:2924:3203)(2818:3086:3358))
          (PORT CINY2 (3612:3612:3612)(3904:3904:3904))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2276_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1702:1893:2087)(1770:1955:2146))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2276_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2092:2270:2454)(2154:2318:2488))
          (PORT SR (2813:3084:3365)(2949:3197:3450))
          (PORT CINY2 (1851:1851:1851)(1906:1906:1906))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2277_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (5011:5523:6051)(5151:5609:6085))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2277_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3000:3311:3632)(3118:3416:3721))
          (PORT SR (1966:2172:2384)(2047:2233:2423))
          (PORT CINY2 (3597:3597:3597)(3914:3914:3914))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2278_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1314:1495:1679)(1373:1561:1752))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2278_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1895:2074:2259)(1969:2134:2304))
          (PORT SR (2844:3085:3334)(2973:3189:3407))
          (PORT CINY2 (957:957:957)(994:994:994))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x88y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2279_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (375:434:494)(354:401:448))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2279_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1835:2068:2303)(1923:2160:2400))
          (PORT SR (1871:2053:2243)(1948:2116:2287))
          (PORT CINY2 (3030:3030:3030)(3408:3408:3408))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2280_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (771:876:981)(802:905:1011))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2280_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1612:1789:1970)(1690:1859:2032))
          (PORT SR (2568:2848:3133)(2712:2983:3261))
          (PORT CINY2 (5169:5169:5169)(5570:5570:5570))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2281_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (607:690:775)(610:689:769))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2281_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1646:1815:1987)(1647:1792:1940))
          (PORT SR (3280:3592:3909)(3500:3802:4115))
          (PORT CINY2 (2934:2934:2934)(3160:3160:3160))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2282_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1069:1211:1355)(1079:1209:1341))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2282_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2012:2259:2507)(2129:2388:2651))
          (PORT SR (2029:2240:2454)(2137:2333:2532))
          (PORT CINY2 (3708:3708:3708)(4152:4152:4152))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x83y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2283_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1432:1580:1730)(1461:1598:1736))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2283_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1814:1976:2141)(1884:2029:2177))
          (PORT SR (2896:3139:3385)(3058:3280:3508))
          (PORT CINY2 (1233:1233:1233)(1382:1382:1382))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2284_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1432:1619:1808)(1426:1579:1736))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2284_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2071:2267:2467)(2118:2297:2481))
          (PORT SR (3161:3449:3743)(3330:3601:3875))
          (PORT CINY2 (1485:1485:1485)(1578:1578:1578))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2285_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1122:1254:1386)(1151:1268:1390))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2285_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1956:2183:2412)(2028:2233:2443))
          (PORT SR (2206:2443:2687)(2288:2501:2717))
          (PORT CINY2 (2676:2676:2676)(2916:2916:2916))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2286_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1519:1718:1922)(1541:1728:1919))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2286_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2221:2446:2677)(2332:2550:2769))
          (PORT SR (2371:2563:2763)(2476:2648:2823))
          (PORT CINY2 (1737:1737:1737)(1774:1774:1774))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x114y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2287_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1182:1342:1506)(1259:1413:1570))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2287_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2060:2255:2455)(2129:2315:2506))
          (PORT SR (1723:1905:2092)(1789:1945:2105))
          (PORT CINY2 (5961:5961:5961)(6446:6446:6446))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2288_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1965:2178:2399)(1994:2198:2407))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2288_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3354:3694:4042)(3491:3809:4139))
          (PORT SR (2374:2612:2857)(2449:2673:2900))
          (PORT CINY2 (7380:7380:7380)(7788:7788:7788))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1234:1377:1524)(1295:1424:1555))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2289_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2275:2499:2729)(2386:2599:2817))
          (PORT SR (2087:2291:2502)(2178:2363:2552))
          (PORT CINY2 (6771:6771:6771)(7206:7206:7206))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2290_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (911:1025:1141)(930:1032:1138))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2290_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1744:1940:2142)(1758:1935:2116))
          (PORT SR (1850:2031:2217)(1938:2100:2267))
          (PORT CINY2 (5769:5769:5769)(6210:6210:6210))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2291_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1601:1797:1996)(1660:1841:2028))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2291_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1773:1996:2221)(1861:2075:2293))
          (PORT SR (2179:2380:2585)(2268:2440:2618))
          (PORT CINY2 (5514:5514:5514)(5860:5860:5860))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2292_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (762:862:965)(781:867:955))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2292_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1518:1650:1787)(1571:1693:1818))
          (PORT SR (2024:2174:2330)(2107:2240:2375))
          (PORT CINY2 (2295:2295:2295)(2338:2338:2338))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x104y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2293_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1615:1816:2019)(1632:1818:2008))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2293_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1696:1852:2012)(1721:1862:2006))
          (PORT SR (1371:1517:1667)(1408:1531:1655))
          (PORT CINY2 (4404:4404:4404)(4780:4780:4780))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2294_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1520:1678:1840)(1545:1683:1824))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2294_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2148:2366:2590)(2237:2434:2634))
          (PORT SR (3023:3287:3559)(3174:3420:3669))
          (PORT CINY2 (1479:1479:1479)(1530:1530:1530))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x130y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2295_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1571:1733:1896)(1638:1785:1934))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2295_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2424:2701:2982)(2550:2818:3090))
          (PORT SR (2516:2781:3052)(2613:2867:3126))
          (PORT CINY2 (6765:6765:6765)(7158:7158:7158))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x137y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2296_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1515:1702:1893)(1577:1757:1942))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2296_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1784:2000:2217)(1872:2062:2258))
          (PORT SR (2577:2810:3047)(2719:2938:3162))
          (PORT CINY2 (7245:7245:7245)(7618:7618:7618))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x113y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2297_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1704:1932:2165)(1773:2000:2231))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2297_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1881:2051:2226)(1927:2084:2246))
          (PORT SR (1890:2095:2306)(1969:2151:2337))
          (PORT CINY2 (5811:5811:5811)(6286:6286:6286))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x126y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2298_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1234:1392:1554)(1291:1439:1589))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2298_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2110:2311:2518)(2198:2385:2578))
          (PORT SR (1969:2156:2348)(2059:2232:2407))
          (PORT CINY2 (6678:6678:6678)(7112:7112:7112))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2299_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1005:1124:1247)(1039:1156:1275))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2299_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1604:1797:1991)(1684:1870:2059))
          (PORT SR (1936:2113:2295)(2012:2173:2336))
          (PORT CINY2 (4128:4128:4128)(4392:4392:4392))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2300_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (725:825:926)(744:838:934))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2300_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1580:1746:1917)(1612:1767:1927))
          (PORT SR (1956:2113:2274)(2016:2143:2271))
          (PORT CINY2 (2430:2430:2430)(2508:2508:2508))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2301_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2902:3226:3554)(3018:3300:3590))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2301_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1938:2155:2374)(2035:2242:2453))
          (PORT SR (2370:2572:2778)(2473:2655:2839))
          (PORT CINY2 (4773:4773:4773)(5002:5002:5002))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2302_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1061:1195:1332)(1102:1225:1349))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2302_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2124:2375:2631)(2218:2479:2745))
          (PORT SR (2811:3059:3313)(2931:3153:3378))
          (PORT CINY2 (1113:1113:1113)(1202:1202:1202))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2303_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (547:626:707)(549:619:691))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2303_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2130:2366:2608)(2206:2428:2655))
          (PORT SR (2553:2848:3148)(2698:2976:3261))
          (PORT CINY2 (4287:4287:4287)(4754:4754:4754))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x135y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2304_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1844:2052:2263)(1886:2082:2284))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2304_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4670:5179:5701)(4833:5314:5809))
          (PORT SR (2286:2506:2731)(2395:2606:2821))
          (PORT CINY2 (7401:7401:7401)(7826:7826:7826))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2305_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (737:840:945)(756:856:957))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2305_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (987:1082:1178)(1005:1088:1173))
          (PORT SR (1282:1419:1559)(1337:1462:1589))
          (PORT CINY2 (5124:5124:5124)(5600:5600:5600))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2306_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1159:1312:1471)(1153:1288:1427))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2306_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1528:1668:1813)(1542:1669:1799))
          (PORT SR (1679:1851:2029)(1706:1857:2010))
          (PORT CINY2 (4995:4995:4995)(5478:5478:5478))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2307_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (760:862:965)(789:891:994))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2307_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1864:2079:2299)(1879:2073:2270))
          (PORT SR (1816:2000:2189)(1907:2077:2250))
          (PORT CINY2 (3795:3795:3795)(4198:4198:4198))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2308_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (719:817:917)(741:830:922))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2308_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2591:2910:3239)(2714:3024:3340))
          (PORT SR (2185:2419:2660)(2279:2487:2699))
          (PORT CINY2 (3069:3069:3069)(3330:3330:3330))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2309_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1707:1920:2137)(1731:1926:2126))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2309_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1697:1915:2138)(1758:1964:2176))
          (PORT SR (2304:2559:2822)(2415:2647:2885))
          (PORT CINY2 (3582:3582:3582)(3924:3924:3924))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2310_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (586:667:750)(584:662:741))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2310_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1915:2147:2380)(1959:2197:2439))
          (PORT SR (2231:2435:2645)(2314:2493:2673))
          (PORT CINY2 (2082:2082:2082)(2324:2324:2324))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x142y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1155:1294:1435)(1193:1324:1459))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2311_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1481:1624:1769)(1542:1672:1805))
          (PORT SR (2841:3109:3384)(2972:3210:3451))
          (PORT CINY2 (7140:7140:7140)(7428:7428:7428))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x142y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2312_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1519:1689:1865)(1596:1761:1929))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2312_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1505:1653:1806)(1557:1695:1835))
          (PORT SR (2834:3093:3356)(2973:3199:3433))
          (PORT CINY2 (7368:7368:7368)(7692:7692:7692))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2313_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (883:1012:1142)(892:1001:1112))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2313_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1609:1781:1958)(1668:1832:1998))
          (PORT SR (3006:3293:3588)(3139:3398:3661))
          (PORT CINY2 (6669:6669:6669)(6910:6910:6910))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2314_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1213:1388:1566)(1219:1372:1528))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2314_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1049:1155:1264)(1055:1144:1237))
          (PORT SR (2651:2887:3129)(2792:3018:3248))
          (PORT CINY2 (6582:6582:6582)(6864:6864:6864))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2315_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1335:1492:1654)(1408:1556:1710))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2315_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2209:2419:2635)(2313:2509:2710))
          (PORT SR (3263:3545:3831)(3415:3675:3940))
          (PORT CINY2 (5535:5535:5535)(5638:5638:5638))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2316_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1319:1483:1649)(1341:1486:1635))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2316_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2182:2397:2616)(2295:2495:2700))
          (PORT SR (3232:3504:3784)(3389:3643:3904))
          (PORT CINY2 (5163:5163:5163)(5262:5262:5262))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2317_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1402:1569:1738)(1446:1598:1755))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2317_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1794:1983:2176)(1815:1980:2149))
          (PORT SR (3353:3649:3949)(3546:3822:4107))
          (PORT CINY2 (6162:6162:6162)(6364:6364:6364))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2318_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1380:1523:1669)(1467:1598:1731))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2318_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2382:2615:2855)(2510:2732:2960))
          (PORT SR (3098:3357:3620)(3239:3473:3712))
          (PORT CINY2 (5685:5685:5685)(5798:5798:5798))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (673:750:828)(678:742:808))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2319_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1980:2172:2370)(2043:2220:2402))
          (PORT SR (2229:2430:2637)(2324:2499:2678))
          (PORT CINY2 (4965:4965:4965)(5238:5238:5238))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x124y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2320_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1869:2105:2346)(1971:2206:2446))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2320_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2153:2366:2585)(2228:2429:2637))
          (PORT SR (2269:2472:2680)(2368:2553:2742))
          (PORT CINY2 (5922:5922:5922)(6264:6264:6264))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x113y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1383:1556:1732)(1400:1556:1718))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2321_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1625:1778:1934)(1706:1856:2012))
          (PORT SR (2599:2812:3028)(2732:2920:3113))
          (PORT CINY2 (3873:3873:3873)(4042:4042:4042))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2322_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1556:1777:2002)(1565:1762:1964))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2322_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2152:2354:2561)(2263:2458:2659))
          (PORT SR (2359:2585:2815)(2461:2661:2867))
          (PORT CINY2 (5364:5364:5364)(5700:5700:5700))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x110y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2323_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1257:1398:1543)(1276:1400:1527))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2323_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1452:1584:1719)(1497:1623:1754))
          (PORT SR (2807:3048:3291)(2944:3162:3385))
          (PORT CINY2 (3423:3423:3423)(3562:3562:3562))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2324_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (716:829:945)(693:777:863))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2324_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1465:1596:1730)(1518:1643:1773))
          (PORT SR (2445:2637:2831)(2554:2717:2885))
          (PORT CINY2 (3723:3723:3723)(3882:3882:3882))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1085:1209:1337)(1142:1264:1389))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2325_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2159:2371:2589)(2222:2413:2609))
          (PORT SR (2276:2510:2751)(2360:2569:2782))
          (PORT CINY2 (3843:3843:3843)(4062:4062:4062))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2326_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (413:470:529)(394:443:494))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2326_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1745:1925:2108)(1795:1960:2129))
          (PORT SR (2603:2850:3102)(2718:2935:3159))
          (PORT CINY2 (3687:3687:3687)(3854:3854:3854))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x129y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2327_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1112:1251:1391)(1103:1223:1343))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2327_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2023:2183:2349)(2080:2225:2372))
          (PORT SR (2681:2969:3263)(2789:3069:3354))
          (PORT CINY2 (6615:6615:6615)(6998:6998:6998))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x135y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2328_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1257:1401:1548)(1270:1386:1505))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2328_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2070:2287:2511)(2139:2337:2539))
          (PORT SR (2874:3185:3505)(2983:3280:3582))
          (PORT CINY2 (7173:7173:7173)(7562:7562:7562))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2329_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1206:1375:1546)(1247:1410:1577))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2329_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1660:1805:1954)(1690:1820:1952))
          (PORT SR (2958:3238:3524)(3108:3372:3645))
          (PORT CINY2 (6381:6381:6381)(6686:6686:6686))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2330_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (864:964:1065)(896:989:1083))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2330_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1837:2006:2179)(1881:2038:2197))
          (PORT SR (3135:3439:3749)(3299:3590:3890))
          (PORT CINY2 (6231:6231:6231)(6526:6526:6526))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1241:1419:1602)(1278:1440:1607))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2331_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1848:2027:2211)(1904:2074:2252))
          (PORT SR (2636:2851:3070)(2748:2932:3123))
          (PORT CINY2 (5346:5346:5346)(5556:5556:5556))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2332_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (896:1026:1158)(918:1033:1150))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2332_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1116:1224:1334)(1120:1209:1302))
          (PORT SR (2800:3041:3283)(2928:3140:3358))
          (PORT CINY2 (4503:4503:4503)(4662:4662:4662))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2333_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (930:1029:1130)(966:1061:1157))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2333_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2096:2294:2496)(2201:2388:2580))
          (PORT SR (2393:2612:2836)(2505:2700:2902))
          (PORT CINY2 (5043:5043:5043)(5342:5342:5342))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2334_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (538:620:704)(531:607:684))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2334_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2481:2734:2995)(2587:2826:3073))
          (PORT SR (2310:2511:2719)(2421:2608:2797))
          (PORT CINY2 (5373:5373:5373)(5642:5642:5642))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2335_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1366:1538:1714)(1412:1575:1741))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2335_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1291:1427:1567)(1340:1462:1587))
          (PORT SR (2491:2703:2918)(2610:2805:3005))
          (PORT CINY2 (6960:6960:6960)(7288:7288:7288))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2336_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1257:1422:1590)(1280:1425:1572))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2336_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1473:1633:1797)(1549:1698:1851))
          (PORT SR (2671:2907:3146)(2816:3038:3266))
          (PORT CINY2 (7110:7110:7110)(7448:7448:7448))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x134y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2337_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1406:1594:1784)(1440:1609:1781))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2337_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1577:1756:1939)(1646:1822:2001))
          (PORT SR (3183:3479:3782)(3320:3599:3883))
          (PORT CINY2 (5940:5940:5940)(6148:6148:6148))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2338_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (930:1068:1209)(959:1086:1218))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2338_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1262:1391:1522)(1311:1429:1550))
          (PORT SR (3216:3521:3833)(3406:3700:4001))
          (PORT CINY2 (6768:6768:6768)(7052:7052:7052))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x129y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2339_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (743:861:980)(736:833:932))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2339_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1725:1889:2057)(1816:1971:2130))
          (PORT SR (3203:3471:3744)(3354:3590:3831))
          (PORT CINY2 (4791:4791:4791)(4886:4886:4886))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x129y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2340_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (919:1058:1200)(964:1091:1222))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2340_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1725:1889:2057)(1816:1971:2130))
          (PORT SR (3203:3471:3744)(3354:3590:3831))
          (PORT CINY2 (4791:4791:4791)(4886:4886:4886))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (927:1042:1159)(928:1028:1131))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2341_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (744:830:917)(729:801:875))
          (PORT SR (3167:3438:3715)(3327:3577:3836))
          (PORT CINY2 (5619:5619:5619)(5790:5790:5790))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2342_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1728:1947:2171)(1802:2017:2235))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2342_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2116:2346:2582)(2217:2431:2650))
          (PORT SR (3077:3327:3584)(3237:3471:3711))
          (PORT CINY2 (4977:4977:4977)(5074:5074:5074))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x141y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2343_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1219:1348:1479)(1239:1352:1468))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2343_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2274:2531:2795)(2312:2536:2768))
          (PORT SR (2825:3082:3344)(2965:3190:3422))
          (PORT CINY2 (7275:7275:7275)(7598:7598:7598))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x141y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1079:1225:1372)(1090:1224:1362))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2344_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2456:2737:3026)(2516:2767:3027))
          (PORT SR (2499:2712:2927)(2620:2799:2984))
          (PORT CINY2 (7332:7332:7332)(7664:7664:7664))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2345_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1604:1798:1998)(1616:1792:1972))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2345_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3457:3810:4173)(3635:3968:4309))
          (PORT SR (3475:3781:4093)(3661:3950:4245))
          (PORT CINY2 (5985:5985:5985)(6118:6118:6118))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x142y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2346_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1391:1590:1792)(1426:1609:1799))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2346_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1791:1997:2209)(1840:2021:2209))
          (PORT SR (2703:2950:3203)(2841:3064:3289))
          (PORT CINY2 (7254:7254:7254)(7560:7560:7560))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1223:1371:1520)(1230:1363:1498))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2347_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2280:2502:2730)(2351:2553:2761))
          (PORT SR (3245:3521:3806)(3404:3662:3924))
          (PORT CINY2 (5307:5307:5307)(5374:5374:5374))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2348_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1206:1352:1501)(1235:1363:1495))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2348_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2383:2637:2897)(2511:2751:2998))
          (PORT SR (2943:3171:3406)(3084:3297:3513))
          (PORT CINY2 (5271:5271:5271)(5346:5346:5346))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2349_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1215:1355:1498)(1264:1396:1531))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2349_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3644:4022:4410)(3837:4197:4566))
          (PORT SR (3282:3564:3851)(3448:3709:3975))
          (PORT CINY2 (5835:5835:5835)(5958:5958:5958))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x137y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2350_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (394:462:531)(368:419:470))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2350_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1988:2183:2382)(2086:2266:2452))
          (PORT SR (3462:3765:4077)(3630:3918:4211))
          (PORT CINY2 (5250:5250:5250)(5308:5308:5308))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (903:1029:1158)(917:1030:1145))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2351_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2553:2823:3101)(2654:2905:3164))
          (PORT SR (2667:2902:3141)(2805:3009:3220))
          (PORT CINY2 (7089:7089:7089)(7410:7410:7410))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x144y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2352_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2079:2332:2594)(2121:2367:2620))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2352_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (4051:4472:4906)(4167:4558:4961))
          (PORT SR (3019:3312:3612)(3193:3466:3744))
          (PORT CINY2 (8010:8010:8010)(8408:8408:8408))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x141y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2353_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1258:1406:1557)(1253:1379:1510))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2353_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1823:2015:2212)(1901:2085:2273))
          (PORT SR (2747:2983:3225)(2892:3103:3318))
          (PORT CINY2 (6933:6933:6933)(7202:7202:7202))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2354_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (742:853:966)(738:832:928))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2354_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1692:1897:2108)(1737:1916:2102))
          (PORT SR (2614:2850:3093)(2739:2956:3178))
          (PORT CINY2 (6453:6453:6453)(6742:6742:6742))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2355_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1193:1355:1519)(1198:1341:1488))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2355_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2957:3244:3538)(3084:3352:3626))
          (PORT SR (3069:3333:3604)(3219:3458:3699))
          (PORT CINY2 (6042:6042:6042)(6184:6184:6184))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x127y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2356_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (395:457:520)(371:419:467))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2356_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2020:2270:2527)(2073:2307:2549))
          (PORT SR (2915:3149:3389)(3051:3262:3479))
          (PORT CINY2 (4719:4719:4719)(4830:4830:4830))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2357_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1683:1878:2076)(1712:1882:2056))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2357_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1553:1708:1867)(1569:1706:1849))
          (PORT SR (2753:2994:3240)(2882:3109:3338))
          (PORT CINY2 (6261:6261:6261)(6506:6506:6506))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x129y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2358_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1292:1466:1642)(1289:1433:1581))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2358_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1659:1859:2066)(1682:1862:2049))
          (PORT SR (3264:3543:3829)(3449:3711:3980))
          (PORT CINY2 (5019:5019:5019)(5150:5150:5150))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (754:859:965)(762:851:941))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2359_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1717:1941:2170)(1746:1952:2161))
          (PORT SR (2292:2497:2707)(2408:2596:2787))
          (PORT CINY2 (5022:5022:5022)(5304:5304:5304))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2360_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1739:1954:2171)(1829:2036:2247))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2360_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2198:2481:2774)(2253:2520:2795))
          (PORT SR (2496:2744:2998)(2608:2833:3064))
          (PORT CINY2 (4842:4842:4842)(5164:5164:5164))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x114y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (749:844:940)(758:846:936))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2361_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1078:1228:1382)(1066:1201:1340))
          (PORT SR (2589:2828:3074)(2688:2907:3130))
          (PORT CINY2 (4137:4137:4137)(4334:4334:4334))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2362_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1420:1594:1770)(1499:1668:1840))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2362_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1928:2140:2356)(1959:2149:2344))
          (PORT SR (2498:2739:2985)(2645:2872:3104))
          (PORT CINY2 (5313:5313:5313)(5682:5682:5682))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2363_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1136:1276:1419)(1187:1325:1466))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2363_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1374:1573:1776)(1378:1559:1745))
          (PORT SR (2769:3012:3261)(2914:3139:3370))
          (PORT CINY2 (4116:4116:4116)(4296:4296:4296))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2364_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1002:1140:1280)(973:1085:1199))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2364_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (741:845:950)(709:797:887))
          (PORT SR (2615:2835:3059)(2752:2949:3152))
          (PORT CINY2 (4566:4566:4566)(4776:4776:4776))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x112y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1543:1706:1873)(1566:1713:1864))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2365_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1543:1753:1967)(1530:1705:1887))
          (PORT SR (2469:2725:2988)(2581:2816:3055))
          (PORT CINY2 (4293:4293:4293)(4542:4542:4542))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2366_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1098:1239:1384)(1101:1223:1348))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2366_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1955:2194:2438)(1975:2184:2399))
          (PORT SR (2608:2856:3112)(2719:2941:3167))
          (PORT CINY2 (3459:3459:3459)(3590:3590:3590))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2367_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (562:641:721)(559:624:691))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2367_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2068:2314:2564)(2141:2371:2609))
          (PORT SR (2855:3174:3502)(2958:3259:3567))
          (PORT CINY2 (6801:6801:6801)(7186:7186:7186))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2368_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1675:1904:2138)(1728:1933:2142))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2368_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1921:2115:2314)(2006:2190:2379))
          (PORT SR (2885:3163:3448)(3039:3291:3550))
          (PORT CINY2 (6930:6930:6930)(7308:7308:7308))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1766:2013:2265)(1813:2055:2303))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2369_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1517:1698:1882)(1545:1713:1885))
          (PORT SR (2476:2698:2927)(2591:2792:2997))
          (PORT CINY2 (5859:5859:5859)(6150:6150:6150))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2370_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1415:1590:1768)(1456:1621:1789))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2370_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2084:2318:2558)(2119:2328:2543))
          (PORT SR (2867:3131:3398)(3013:3263:3517))
          (PORT CINY2 (6567:6567:6567)(6874:6874:6874))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2371_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1143:1282:1422)(1179:1308:1439))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2371_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2254:2512:2777)(2297:2533:2775))
          (PORT SR (2615:2852:3096)(2759:2988:3220))
          (PORT CINY2 (6117:6117:6117)(6394:6394:6394))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x122y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2372_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1417:1612:1810)(1438:1617:1799))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2372_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1406:1583:1763)(1441:1613:1790))
          (PORT SR (2864:3101:3342)(3012:3226:3448))
          (PORT CINY2 (4539:4539:4539)(4690:4690:4690))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2373_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1476:1626:1779)(1501:1635:1771))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2373_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3083:3430:3787)(3202:3514:3832))
          (PORT SR (2122:2298:2476)(2214:2364:2518))
          (PORT CINY2 (5379:5379:5379)(5690:5690:5690))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x128y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2374_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1383:1556:1734)(1382:1536:1694))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2374_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (950:1063:1178)(950:1054:1161))
          (PORT SR (2984:3245:3512)(3143:3380:3625))
          (PORT CINY2 (5553:5553:5553)(5782:5782:5782))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1448:1637:1828)(1446:1609:1778))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2375_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1699:1901:2106)(1725:1901:2082))
          (PORT SR (2609:2846:3087)(2739:2962:3191))
          (PORT CINY2 (6945:6945:6945)(7298:7298:7298))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2376_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1179:1313:1453)(1206:1332:1460))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2376_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1411:1555:1704)(1450:1577:1708))
          (PORT SR (3021:3310:3603)(3186:3458:3737))
          (PORT CINY2 (7353:7353:7353)(7702:7702:7702))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2377_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1212:1357:1506)(1195:1321:1452))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2377_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1889:2105:2326)(1958:2163:2372))
          (PORT SR (2789:3049:3316)(2930:3174:3423))
          (PORT CINY2 (6303:6303:6303)(6582:6582:6582))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2378_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (755:855:956)(793:889:987))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2378_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2417:2683:2955)(2464:2703:2950))
          (PORT SR (2768:3019:3274)(2912:3132:3358))
          (PORT CINY2 (6459:6459:6459)(6790:6790:6790))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x141y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2379_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1431:1593:1760)(1504:1659:1818))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2379_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1754:1944:2137)(1815:1991:2170))
          (PORT SR (3052:3313:3581)(3219:3455:3693))
          (PORT CINY2 (6249:6249:6249)(6410:6410:6410))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x129y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2380_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1407:1604:1805)(1386:1542:1702))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2380_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2315:2568:2829)(2389:2645:2906))
          (PORT SR (3098:3359:3624)(3263:3501:3745))
          (PORT CINY2 (4962:4962:4962)(5084:5084:5084))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x125y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1676:1836:2001)(1721:1861:2006))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2381_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1950:2212:2483)(2016:2275:2539))
          (PORT SR (2162:2342:2527)(2254:2416:2579))
          (PORT CINY2 (5616:5616:5616)(5896:5896:5896))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x129y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2382_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1363:1534:1710)(1372:1525:1682))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2382_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1625:1806:1993)(1638:1826:2016))
          (PORT SR (2980:3239:3504)(3137:3372:3615))
          (PORT CINY2 (5646:5646:5646)(5876:5876:5876))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2383_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1453:1597:1743)(1485:1615:1748))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2383_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1411:1555:1704)(1450:1577:1708))
          (PORT SR (3021:3310:3603)(3186:3458:3737))
          (PORT CINY2 (7353:7353:7353)(7702:7702:7702))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2384_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1972:2202:2439)(1980:2183:2394))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2384_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1230:1345:1462)(1267:1371:1479))
          (PORT SR (2490:2701:2915)(2615:2793:2977))
          (PORT CINY2 (7239:7239:7239)(7570:7570:7570))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2385_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1002:1152:1306)(1005:1139:1277))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2385_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1106:1228:1355)(1135:1253:1375))
          (PORT SR (3217:3498:3782)(3386:3643:3907))
          (PORT CINY2 (6291:6291:6291)(6486:6486:6486))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x145y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2386_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2464:2755:3054)(2619:2893:3173))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2386_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1391:1553:1719)(1393:1531:1673))
          (PORT SR (2775:3013:3256)(2914:3125:3338))
          (PORT CINY2 (7305:7305:7305)(7578:7578:7578))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2387_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1221:1389:1561)(1255:1415:1576))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2387_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1789:1963:2141)(1818:1970:2126))
          (PORT SR (3624:3954:4290)(3805:4119:4438))
          (PORT CINY2 (5235:5235:5235)(5318:5318:5318))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x129y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2388_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (736:848:961)(770:871:976))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2388_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2518:2789:3069)(2629:2904:3185))
          (PORT SR (3415:3713:4018)(3602:3888:4181))
          (PORT CINY2 (4677:4677:4677)(4754:4754:4754))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x136y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2389_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1220:1363:1510)(1279:1416:1557))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2389_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1540:1686:1838)(1543:1667:1794))
          (PORT SR (3366:3670:3981)(3545:3832:4124))
          (PORT CINY2 (5613:5613:5613)(5742:5742:5742))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2390_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (581:661:743)(568:640:712))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2390_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1624:1775:1930)(1637:1765:1896))
          (PORT SR (3650:3980:4316)(3829:4142:4462))
          (PORT CINY2 (5328:5328:5328)(5412:5412:5412))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1074:1214:1357)(1109:1234:1363))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2391_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1755:1980:2210)(1779:1973:2172))
          (PORT SR (2688:2928:3171)(2820:3043:3270))
          (PORT CINY2 (6717:6717:6717)(7034:7034:7034))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2392_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1853:2034:2216)(1926:2096:2271))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2392_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1625:1786:1950)(1696:1850:2009))
          (PORT SR (2751:3006:3266)(2914:3159:3410))
          (PORT CINY2 (7395:7395:7395)(7778:7778:7778))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x136y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2393_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1193:1356:1524)(1230:1395:1562))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2393_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1603:1794:1990)(1643:1820:2001))
          (PORT SR (3036:3314:3600)(3197:3464:3737))
          (PORT CINY2 (6525:6525:6525)(6798:6798:6798))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2394_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (912:1047:1184)(919:1040:1163))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2394_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1889:2105:2326)(1958:2163:2372))
          (PORT SR (2789:3049:3316)(2930:3174:3423))
          (PORT CINY2 (6303:6303:6303)(6582:6582:6582))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x136y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2395_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (747:845:944)(758:845:935))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2395_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1204:1354:1508)(1181:1305:1432))
          (PORT SR (2894:3125:3359)(3036:3244:3457))
          (PORT CINY2 (5955:5955:5955)(6138:6138:6138))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x127y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2396_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (376:433:492)(357:404:452))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2396_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1885:2110:2342)(1976:2210:2449))
          (PORT SR (2702:2920:3143)(2817:3008:3203))
          (PORT CINY2 (4890:4890:4890)(5028:5028:5028))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x134y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2397_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1053:1195:1339)(1025:1139:1255))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2397_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1618:1809:2006)(1658:1837:2019))
          (PORT SR (3038:3325:3619)(3215:3497:3784))
          (PORT CINY2 (6282:6282:6282)(6544:6544:6544))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2398_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (758:871:987)(771:873:977))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2398_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1434:1593:1757)(1483:1638:1799))
          (PORT SR (2938:3190:3448)(3103:3341:3585))
          (PORT CINY2 (5661:5661:5661)(5866:5866:5866))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x150y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2399_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1238:1382:1530)(1287:1420:1555))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2399_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1463:1610:1761)(1509:1647:1790))
          (PORT CINY2 (6972:6972:6972)(7124:7124:7124))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x149y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2400_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (588:669:751)(591:668:746))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2400_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1236:1387:1542)(1287:1428:1573))
          (PORT CINY2 (7734:7734:7734)(8020:8020:8020))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x146y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2401_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (791:889:990)(818:910:1004))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2401_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1077:1204:1334)(1107:1229:1355))
          (PORT CINY2 (7455:7455:7455)(7738:7738:7738))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x149y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2402_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (881:1008:1136)(906:1018:1134))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2402_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (894:1005:1119)(899:995:1096))
          (PORT CINY2 (8076:8076:8076)(8416:8416:8416))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x148y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2403_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1077:1212:1349)(1088:1209:1336))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2403_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (739:818:899)(736:806:878))
          (PORT CINY2 (7812:7812:7812)(8124:8124:8124))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x148y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2404_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (576:657:739)(594:672:752))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2404_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (739:818:899)(736:806:878))
          (PORT CINY2 (7812:7812:7812)(8124:8124:8124))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x147y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2405_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (387:446:505)(377:428:480))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2405_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (884:994:1106)(882:978:1077))
          (PORT CINY2 (7719:7719:7719)(8030:8030:8030))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2406_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1634:1810:1989)(1685:1853:2024))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2406_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (729:827:928)(717:804:893))
          (PORT SR (3034:3287:3546)(3207:3448:3693))
          (PORT CINY2 (5970:5970:5970)(6128:6128:6128))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2407_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1549:1729:1914)(1634:1800:1969))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2407_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1937:2156:2380)(1979:2172:2373))
          (PORT SR (2807:3053:3305)(2918:3142:3371))
          (PORT CINY2 (6147:6147:6147)(6374:6374:6374))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2408_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1435:1626:1822)(1487:1665:1847))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2408_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1054:1185:1321)(1036:1153:1273))
          (PORT SR (3125:3379:3638)(3281:3520:3764))
          (PORT CINY2 (5442:5442:5442)(5544:5544:5544))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2409_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1389:1578:1769)(1450:1630:1812))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2409_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2021:2260:2505)(2118:2342:2570))
          (PORT SR (3023:3304:3593)(3170:3438:3713))
          (PORT CINY2 (5925:5925:5925)(6158:6158:6158))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2410_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1314:1489:1667)(1310:1464:1621))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2410_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1223:1384:1549)(1234:1382:1535))
          (PORT SR (2909:3137:3370)(3052:3261:3475))
          (PORT CINY2 (5220:5220:5220)(5328:5328:5328))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1055:1181:1309)(1098:1213:1330))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2411_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1223:1384:1549)(1234:1382:1535))
          (PORT SR (2909:3137:3370)(3052:3261:3475))
          (PORT CINY2 (5220:5220:5220)(5328:5328:5328))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2412_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1397:1556:1720)(1456:1606:1761))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2412_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1242:1398:1559)(1232:1366:1504))
          (PORT SR (3060:3313:3569)(3219:3454:3696))
          (PORT CINY2 (5898:5898:5898)(6072:6072:6072))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2413_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1505:1692:1884)(1590:1772:1956))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2413_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1397:1581:1770)(1422:1596:1776))
          (PORT SR (3085:3337:3594)(3239:3477:3720))
          (PORT CINY2 (5070:5070:5070)(5168:5168:5168))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x125y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2415_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1919:2140:2368)(1930:2124:2321))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2415_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1441:1582:1728)(1490:1623:1761))
          (PORT SR (3070:3339:3613)(3217:3465:3717))
          (PORT CINY2 (4590:4590:4590)(4708:4708:4708))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x115y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2037:2250:2468)(2135:2332:2533))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2416_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1824:2011:2202)(1917:2086:2259))
          (PORT SR (2244:2445:2653)(2357:2543:2732))
          (PORT CINY2 (4629:4629:4629)(4890:4890:4890))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2416_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1710:1874:2043)(1777:1924:2075))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2416_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1824:2011:2202)(1917:2086:2259))
          (PORT SR (2244:2445:2653)(2357:2543:2732))
          (PORT CINY2 (4629:4629:4629)(4890:4890:4890))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x122y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2417_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (910:1045:1183)(913:1033:1155))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2417_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1566:1728:1896)(1623:1782:1946))
          (PORT SR (2700:2919:3141)(2814:3004:3198))
          (PORT CINY2 (4197:4197:4197)(4294:4294:4294))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2418_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (796:886:979)(797:873:952))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2418_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1623:1812:2006)(1712:1895:2083))
          (PORT SR (2877:3173:3474)(3046:3330:3621))
          (PORT CINY2 (3603:3603:3603)(3962:3962:3962))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x110y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2419_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1726:1951:2181)(1777:1988:2204))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2419_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (989:1096:1206)(1002:1106:1213))
          (PORT SR (1974:2180:2392)(2037:2212:2393))
          (PORT CINY2 (4677:4677:4677)(5014:5014:5014))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2420_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1422:1588:1756)(1463:1619:1776))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2420_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1659:1851:2046)(1719:1897:2081))
          (PORT SR (2484:2705:2929)(2625:2830:3041))
          (PORT CINY2 (3372:3372:3372)(3544:3544:3544))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (923:1035:1151)(922:1021:1121))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2421_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1945:2150:2361)(2055:2259:2469))
          (PORT SR (2589:2868:3156)(2703:2966:3232))
          (PORT CINY2 (3738:3738:3738)(4132:4132:4132))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2422_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1510:1699:1894)(1566:1743:1925))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2422_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1734:1889:2048)(1795:1936:2081))
          (PORT SR (3133:3423:3720)(3307:3577:3850))
          (PORT CINY2 (1713:1713:1713)(1842:1842:1842))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x103y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2423_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1523:1716:1916)(1557:1728:1904))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2423_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1283:1419:1557)(1334:1460:1590))
          (PORT SR (5337:5907:6487)(5757:6354:6958))
          (PORT CINY2 (3285:3285:3285)(3498:3498:3498))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x96y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2424_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (599:680:764)(594:665:739))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2424_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1569:1723:1880)(1626:1765:1910))
          (PORT SR (2274:2511:2754)(2369:2582:2797))
          (PORT CINY2 (2748:2748:2748)(2972:2972:2972))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2424_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (415:472:530)(402:452:504))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2424_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1569:1723:1880)(1626:1765:1910))
          (PORT SR (2274:2511:2754)(2369:2582:2797))
          (PORT CINY2 (2748:2748:2748)(2972:2972:2972))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2425_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1554:1756:1964)(1621:1808:1998))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2425_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1987:2172:2360)(2029:2195:2365))
          (PORT SR (1831:1954:2082)(1894:1998:2104))
          (PORT CINY2 (2316:2316:2316)(2376:2376:2376))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x112y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1378:1551:1727)(1436:1591:1751))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2426_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2475:2759:3048)(2592:2854:3122))
          (PORT SR (2015:2251:2495)(2101:2318:2540))
          (PORT CINY2 (5433:5433:5433)(5862:5862:5862))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x132y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2427_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1452:1623:1800)(1461:1615:1774))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2427_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1760:1962:2169)(1840:2035:2235))
          (PORT SR (2860:3136:3419)(3019:3270:3527))
          (PORT CINY2 (6837:6837:6837)(7214:7214:7214))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2427_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2154:2451:2752)(2237:2507:2781))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2427_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1760:1962:2169)(1840:2035:2235))
          (PORT SR (2860:3136:3419)(3019:3270:3527))
          (PORT CINY2 (6837:6837:6837)(7214:7214:7214))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x122y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2428_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2178:2462:2752)(2328:2600:2880))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2428_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1397:1536:1680)(1406:1531:1659))
          (PORT SR (2210:2406:2606)(2325:2502:2684))
          (PORT CINY2 (5850:5850:5850)(6208:6208:6208))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x110y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2429_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1390:1560:1734)(1449:1605:1765))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2429_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1584:1790:2001)(1573:1744:1922))
          (PORT SR (1743:1927:2116)(1817:1989:2164))
          (PORT CINY2 (5190:5190:5190)(5608:5608:5608))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x120y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2430_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1580:1776:1976)(1587:1757:1932))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2430_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1492:1646:1803)(1552:1692:1836))
          (PORT SR (2593:2841:3096)(2732:2961:3195))
          (PORT CINY2 (5265:5265:5265)(5558:5558:5558))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x110y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1577:1770:1966)(1633:1812:1998))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2431_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1667:1832:2001)(1669:1815:1965))
          (PORT SR (2521:2741:2966)(2643:2847:3054))
          (PORT CINY2 (3366:3366:3366)(3496:3496:3496))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2431_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1282:1449:1620)(1349:1506:1666))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2431_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1667:1832:2001)(1669:1815:1965))
          (PORT SR (2521:2741:2966)(2643:2847:3054))
          (PORT CINY2 (3366:3366:3366)(3496:3496:3496))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2432_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1162:1332:1507)(1169:1320:1477))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2432_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (983:1093:1206)(998:1102:1208))
          (PORT SR (2358:2616:2879)(2450:2683:2922))
          (PORT CINY2 (4470:4470:4470)(4788:4788:4788))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2433_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1362:1558:1759)(1436:1617:1801))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2433_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1845:2045:2250)(1897:2086:2279))
          (PORT SR (3563:3930:4309)(3785:4142:4505))
          (PORT CINY2 (2451:2451:2451)(2546:2546:2546))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x129y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2434_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1408:1594:1783)(1473:1638:1805))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2434_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1901:2093:2289)(2008:2189:2376))
          (PORT SR (2442:2692:2952)(2521:2743:2968))
          (PORT CINY2 (6729:6729:6729)(7130:7130:7130))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2434_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1005:1156:1309)(1027:1162:1299))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2434_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1901:2093:2289)(2008:2189:2376))
          (PORT SR (2442:2692:2952)(2521:2743:2968))
          (PORT CINY2 (6729:6729:6729)(7130:7130:7130))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x133y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2435_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (985:1115:1250)(1007:1136:1269))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2435_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1616:1774:1936)(1657:1802:1952))
          (PORT SR (2401:2616:2835)(2523:2723:2927))
          (PORT CINY2 (6816:6816:6816)(7176:7176:7176))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2435_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1281:1433:1587)(1323:1473:1624))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2435_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1616:1774:1936)(1657:1802:1952))
          (PORT SR (2401:2616:2835)(2523:2723:2927))
          (PORT CINY2 (6816:6816:6816)(7176:7176:7176))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2436_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2070:2311:2557)(2168:2392:2622))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2436_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1937:2142:2349)(2045:2233:2429))
          (PORT SR (3794:4236:4689)(3934:4346:4770))
          (PORT CINY2 (5820:5820:5820)(6228:6228:6228))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2437_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1205:1336:1471)(1229:1344:1462))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2437_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2160:2389:2624)(2278:2497:2722))
          (PORT SR (2178:2407:2644)(2284:2495:2711))
          (PORT CINY2 (5898:5898:5898)(6332:6332:6332))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2438_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1056:1192:1330)(1077:1199:1325))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2438_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1464:1615:1769)(1525:1666:1810))
          (PORT SR (2380:2603:2833)(2488:2688:2892))
          (PORT CINY2 (4836:4836:4836)(5116:5116:5116))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2439_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1649:1842:2042)(1713:1903:2100))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2439_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1506:1633:1761)(1562:1675:1794))
          (PORT SR (2378:2579:2786)(2485:2663:2842))
          (PORT CINY2 (2274:2274:2274)(2300:2300:2300))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x116y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2440_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1231:1404:1580)(1279:1438:1601))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2440_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1945:2153:2364)(2026:2216:2412))
          (PORT SR (2394:2586:2783)(2514:2681:2854))
          (PORT CINY2 (4323:4323:4323)(4522:4522:4522))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2440_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1606:1806:2013)(1651:1849:2050))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2440_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1945:2153:2364)(2026:2216:2412))
          (PORT SR (2394:2586:2783)(2514:2681:2854))
          (PORT CINY2 (4323:4323:4323)(4522:4522:4522))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2441_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (887:982:1080)(899:987:1076))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2441_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1310:1448:1587)(1351:1484:1621))
          (PORT SR (4664:5141:5627)(5029:5519:6021))
          (PORT CINY2 (3021:3021:3021)(3206:3206:3206))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2442_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1603:1796:1992)(1684:1856:2028))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2442_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1576:1778:1985)(1586:1763:1946))
          (PORT SR (2326:2580:2841)(2439:2676:2917))
          (PORT CINY2 (5055:5055:5055)(5438:5438:5438))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2443_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (877:1006:1138)(878:991:1104))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2443_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1938:2132:2331)(2025:2206:2395))
          (PORT SR (2509:2761:3022)(2593:2825:3061))
          (PORT CINY2 (6486:6486:6486)(6876:6876:6876))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2444_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (899:1021:1148)(911:1018:1127))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2444_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2160:2389:2624)(2278:2497:2722))
          (PORT SR (2178:2407:2644)(2284:2495:2711))
          (PORT CINY2 (5898:5898:5898)(6332:6332:6332))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2445_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (746:858:972)(728:825:923))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2445_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2017:2217:2422)(2081:2269:2460))
          (PORT SR (3800:4245:4704)(4090:4536:4992))
          (PORT CINY2 (4782:4782:4782)(5204:5204:5204))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2446_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (737:846:955)(752:848:947))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2446_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1710:1913:2120)(1747:1933:2125))
          (PORT SR (2847:3173:3508)(3025:3337:3656))
          (PORT CINY2 (4125:4125:4125)(4498:4498:4498))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2447_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2839:3089:3344)(3024:3248:3477))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2447_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1835:2027:2223)(1901:2083:2268))
          (PORT SR (1727:1883:2043)(1780:1912:2048))
          (PORT CINY2 (3420:3420:3420)(3668:3668:3668))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2448_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1242:1408:1577)(1236:1383:1534))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2448_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1486:1649:1816)(1487:1632:1782))
          (PORT SR (2721:3024:3336)(2879:3166:3458))
          (PORT CINY2 (3519:3519:3519)(3810:3810:3810))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2449_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1374:1520:1669)(1370:1490:1614))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2449_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1300:1432:1568)(1304:1424:1548))
          (PORT SR (2226:2456:2693)(2338:2554:2772))
          (PORT CINY2 (3591:3591:3591)(3866:3866:3866))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2450_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (365:418:473)(337:379:422))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2450_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1939:2184:2433)(2019:2248:2483))
          (PORT SR (3632:4026:4427)(3891:4282:4682))
          (PORT CINY2 (4110:4110:4110)(4508:4508:4508))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x130y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (920:1049:1181)(937:1055:1176))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2451_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1872:2078:2286)(1980:2176:2375))
          (PORT SR (2621:2894:3177)(2722:2971:3224))
          (PORT CINY2 (6879:6879:6879)(7290:7290:7290))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2451_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (404:465:527)(394:446:499))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2451_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1872:2078:2286)(1980:2176:2375))
          (PORT SR (2621:2894:3177)(2722:2971:3224))
          (PORT CINY2 (6879:6879:6879)(7290:7290:7290))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x110y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2452_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1288:1458:1631)(1373:1541:1713))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2452_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1718:1944:2176)(1817:2048:2284))
          (PORT SR (2212:2432:2658)(2332:2540:2753))
          (PORT CINY2 (4791:4791:4791)(5146:5146:5146))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2453_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (760:836:913)(764:829:895))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2453_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2347:2574:2807)(2442:2658:2880))
          (PORT SR (1995:2203:2415)(2080:2266:2458))
          (PORT CINY2 (5976:5976:5976)(6436:6436:6436))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2454_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (861:959:1060)(873:965:1058))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2454_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2216:2498:2786)(2277:2545:2819))
          (PORT SR (1828:2014:2204)(1904:2074:2250))
          (PORT CINY2 (3690:3690:3690)(4008:4008:4008))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2455_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1129:1295:1464)(1167:1317:1470))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2455_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2090:2332:2579)(2160:2385:2614))
          (PORT SR (4784:5283:5791)(5142:5657:6178))
          (PORT CINY2 (2835:2835:2835)(3018:3018:3018))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x95y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2456_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (737:840:945)(758:855:956))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2456_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1629:1856:2086)(1734:1975:2221))
          (PORT SR (2139:2340:2545)(2251:2433:2620))
          (PORT CINY2 (3339:3339:3339)(3670:3670:3670))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2456_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (592:674:757)(598:676:754))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2456_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1629:1856:2086)(1734:1975:2221))
          (PORT SR (2139:2340:2545)(2251:2433:2620))
          (PORT CINY2 (3339:3339:3339)(3670:3670:3670))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2457_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1355:1535:1718)(1403:1569:1741))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2457_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1652:1837:2025)(1716:1889:2067))
          (PORT SR (2518:2774:3036)(2664:2910:3161))
          (PORT CINY2 (3327:3327:3327)(3574:3574:3574))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2458_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1131:1306:1484)(1145:1310:1478))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2458_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1580:1779:1981)(1618:1794:1974))
          (PORT SR (3254:3600:3951)(3468:3805:4150))
          (PORT CINY2 (3810:3810:3810)(4188:4188:4188))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2459_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (763:872:984)(770:868:969))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2459_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2261:2501:2745)(2356:2582:2814))
          (PORT SR (2057:2267:2484)(2157:2357:2560))
          (PORT CINY2 (5484:5484:5484)(5880:5880:5880))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x108y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2460_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2489:2772:3060)(2600:2868:3144))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2460_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1911:2098:2288)(1966:2141:2318))
          (PORT SR (2634:2883:3135)(2773:3000:3234))
          (PORT CINY2 (3465:3465:3465)(3638:3638:3638))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2461_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (602:695:790)(591:672:754))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2461_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1816:2007:2203)(1844:2024:2207))
          (PORT SR (1528:1687:1852)(1588:1730:1875))
          (PORT CINY2 (4017:4017:4017)(4414:4414:4414))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2462_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1388:1546:1707)(1433:1586:1740))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2462_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1655:1858:2064)(1692:1869:2050))
          (PORT SR (2762:3036:3314)(2909:3156:3408))
          (PORT CINY2 (2442:2442:2442)(2604:2604:2604))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2463_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1215:1377:1543)(1222:1369:1518))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2463_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (978:1067:1158)(986:1065:1145))
          (PORT SR (2104:2276:2450)(2197:2347:2502))
          (PORT CINY2 (3072:3072:3072)(3224:3224:3224))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x99y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2464_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (896:1020:1146)(939:1056:1174))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2464_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1692:1884:2080)(1723:1899:2078))
          (PORT SR (2096:2296:2503)(2202:2386:2574))
          (PORT CINY2 (3255:3255:3255)(3518:3518:3518))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2464_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (672:752:834)(653:721:789))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2464_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1692:1884:2080)(1723:1899:2078))
          (PORT SR (2096:2296:2503)(2202:2386:2574))
          (PORT CINY2 (3255:3255:3255)(3518:3518:3518))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2465_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1535:1723:1915)(1559:1730:1905))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2465_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2025:2237:2452)(2120:2323:2531))
          (PORT SR (2151:2327:2509)(2246:2404:2564))
          (PORT CINY2 (2109:2109:2109)(2150:2150:2150))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2466_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (919:1063:1208)(910:1027:1146))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2466_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2347:2574:2807)(2442:2658:2880))
          (PORT SR (1995:2203:2415)(2080:2266:2458))
          (PORT CINY2 (5976:5976:5976)(6436:6436:6436))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x135y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2467_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (961:1077:1196)(966:1080:1197))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2467_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2255:2511:2770)(2363:2595:2833))
          (PORT SR (2356:2593:2836)(2436:2659:2884))
          (PORT CINY2 (7287:7287:7287)(7694:7694:7694))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2467_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (952:1084:1218)(965:1081:1199))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2467_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2255:2511:2770)(2363:2595:2833))
          (PORT SR (2356:2593:2836)(2436:2659:2884))
          (PORT CINY2 (7287:7287:7287)(7694:7694:7694))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2468_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1038:1160:1284)(1077:1188:1302))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2468_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1266:1422:1578)(1330:1472:1618))
          (PORT SR (2034:2207:2383)(2126:2277:2432))
          (PORT CINY2 (5700:5700:5700)(6048:6048:6048))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x111y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2469_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1288:1452:1620)(1293:1442:1595))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2469_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2242:2462:2687)(2318:2529:2746))
          (PORT SR (1825:2040:2260)(1892:2083:2279))
          (PORT CINY2 (5511:5511:5511)(5966:5966:5966))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x120y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2470_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1178:1344:1513)(1200:1351:1505))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2470_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1935:2159:2388)(2011:2219:2433))
          (PORT SR (2415:2637:2862)(2535:2731:2934))
          (PORT CINY2 (5436:5436:5436)(5756:5756:5756))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x107y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2471_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (761:856:952)(769:856:946))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2471_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2044:2228:2417)(2117:2283:2453))
          (PORT SR (2506:2732:2962)(2622:2825:3032))
          (PORT CINY2 (2859:2859:2859)(2950:2950:2950))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2471_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (926:1048:1172)(976:1098:1224))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2471_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2044:2228:2417)(2117:2283:2453))
          (PORT SR (2506:2732:2962)(2622:2825:3032))
          (PORT CINY2 (2859:2859:2859)(2950:2950:2950))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x112y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2472_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1228:1378:1533)(1255:1392:1532))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2472_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1255:1410:1568)(1302:1448:1598))
          (PORT SR (2056:2232:2410)(2141:2291:2445))
          (PORT CINY2 (4635:4635:4635)(4938:4938:4938))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2473_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1637:1823:2013)(1644:1800:1959))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2473_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1724:1921:2122)(1774:1955:2143))
          (PORT SR (2334:2535:2741)(2423:2598:2778))
          (PORT CINY2 (2802:2802:2802)(2884:2884:2884))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x125y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2474_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1854:2094:2339)(1928:2153:2384))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2474_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1991:2194:2401)(2087:2284:2484))
          (PORT SR (2755:3023:3295)(2931:3192:3458))
          (PORT CINY2 (6300:6300:6300)(6688:6688:6688))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2474_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1554:1751:1953)(1664:1844:2030))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2474_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1991:2194:2401)(2087:2284:2484))
          (PORT SR (2755:3023:3295)(2931:3192:3458))
          (PORT CINY2 (6300:6300:6300)(6688:6688:6688))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x136y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2475_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (783:875:969)(776:852:930))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2475_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1980:2222:2466)(2086:2305:2530))
          (PORT SR (2423:2635:2851)(2540:2735:2935))
          (PORT CINY2 (7095:7095:7095)(7458:7458:7458))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2475_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (725:798:872)(716:778:841))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2475_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1980:2222:2466)(2086:2305:2530))
          (PORT SR (2423:2635:2851)(2540:2735:2935))
          (PORT CINY2 (7095:7095:7095)(7458:7458:7458))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2476_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1341:1517:1695)(1381:1544:1711))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2476_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1918:2124:2335)(2007:2207:2410))
          (PORT SR (1682:1841:2006)(1757:1899:2044))
          (PORT CINY2 (5691:5691:5691)(6106:6106:6106))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x122y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2477_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1340:1501:1665)(1394:1550:1708))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2477_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1950:2193:2438)(2048:2269:2497))
          (PORT SR (2059:2259:2464)(2170:2359:2551))
          (PORT CINY2 (6363:6363:6363)(6802:6802:6802))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x111y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2478_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1776:2012:2252)(1855:2071:2293))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2478_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1756:1974:2195)(1836:2042:2253))
          (PORT SR (2056:2264:2478)(2119:2299:2483))
          (PORT CINY2 (4314:4314:4314)(4580:4580:4580))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2479_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (848:956:1068)(868:971:1075))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2479_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1827:2021:2220)(1860:2041:2228))
          (PORT SR (2473:2689:2912)(2592:2794:2999))
          (PORT CINY2 (2973:2973:2973)(3082:3082:3082))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x117y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2480_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1600:1805:2014)(1617:1811:2009))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2480_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2284:2555:2828)(2415:2675:2940))
          (PORT SR (2136:2312:2493)(2228:2382:2539))
          (PORT CINY2 (4644:4644:4644)(4880:4880:4880))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2480_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1108:1249:1394)(1165:1295:1429))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2480_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2284:2555:2828)(2415:2675:2940))
          (PORT SR (2136:2312:2493)(2228:2382:2539))
          (PORT CINY2 (4644:4644:4644)(4880:4880:4880))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2481_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (805:919:1037)(814:921:1029))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2481_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2014:2263:2516)(2093:2323:2559))
          (PORT SR (3140:3462:3790)(3332:3633:3940))
          (PORT CINY2 (2742:2742:2742)(2924:2924:2924))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2482_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1199:1336:1476)(1250:1375:1503))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2482_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2394:2619:2849)(2535:2744:2959))
          (PORT CINY2 (2745:2745:2745)(3078:3078:3078))
          (PORT PINY2 (2805:2805:2805)(3101:3101:3101))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2483_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1356:1528:1703)(1410:1569:1733))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2483_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2405:2651:2905)(2551:2785:3025))
          (PORT CINY2 (4011:4011:4011)(4366:4366:4366))
          (PORT PINY2 (4086:4086:4086)(4416:4416:4416))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2484_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1186:1368:1554)(1197:1357:1520))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2484_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3730:4086:4451)(3969:4323:4683))
          (PORT CINY2 (2079:2079:2079)(2170:2170:2170))
          (PORT PINY2 (2093:2093:2093)(2185:2185:2185))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2485_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (383:442:503)(371:424:478))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2485_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1787:1970:2159)(1871:2037:2207))
          (PORT CINY2 (3879:3879:3879)(4350:4350:4350))
          (PORT PINY2 (3972:3972:3972)(4394:4394:4394))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x90y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2486_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (903:1018:1137)(946:1057:1170))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2486_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3171:3459:3753)(3386:3665:3949))
          (PORT CINY2 (1677:1677:1677)(1814:1814:1814))
          (PORT PINY2 (1695:1695:1695)(1819:1819:1819))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2487_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (763:875:988)(788:899:1014))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2487_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3692:4053:4421)(3938:4286:4641))
          (PORT CINY2 (2298:2298:2298)(2492:2492:2492))
          (PORT PINY2 (2331:2331:2331)(2509:2509:2509))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2488_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1836:2057:2284)(1882:2080:2280))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2488_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3021:3289:3563)(3198:3450:3711))
          (PORT CINY2 (1890:1890:1890)(2088:2088:2088))
          (PORT PINY2 (1920:1920:1920)(2096:2096:2096))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2489_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (559:632:706)(548:608:670))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2489_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2628:2880:3137)(2773:3016:3262))
          (PORT CINY2 (2115:2115:2115)(2198:2198:2198))
          (PORT PINY2 (2128:2128:2128)(2214:2214:2214))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2490_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1633:1800:1972)(1705:1863:2025))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2490_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1774:1958:2147)(1842:2000:2163))
          (PORT CINY2 (6333:6333:6333)(6822:6822:6822))
          (PORT PINY2 (6451:6451:6451)(6919:6919:6919))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x136y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2491_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (590:673:756)(594:671:749))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2491_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2691:2977:3272)(2786:3055:3329))
          (PORT CINY2 (7323:7323:7323)(7722:7722:7722))
          (PORT PINY2 (7435:7435:7435)(7843:7843:7843))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2492_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1625:1808:1996)(1666:1847:2032))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2492_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2262:2480:2704)(2379:2589:2803))
          (PORT CINY2 (7494:7494:7494)(7920:7920:7920))
          (PORT PINY2 (7612:7612:7612)(8044:8044:8044))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x111y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2493_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (745:823:903)(749:816:884))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2493_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2013:2220:2429)(2106:2297:2493))
          (PORT CINY2 (5340:5340:5340)(5768:5768:5768))
          (PORT PINY2 (5439:5439:5439)(5845:5845:5845))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x132y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2494_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1072:1235:1402)(1123:1276:1430))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2494_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2640:2880:3126)(2775:3006:3240))
          (PORT CINY2 (6210:6210:6210)(6488:6488:6488))
          (PORT PINY2 (6292:6292:6292)(6588:6588:6588))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x106y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2495_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (883:988:1094)(914:1012:1111))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2495_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2470:2693:2922)(2601:2803:3009))
          (PORT CINY2 (2937:2937:2937)(3054:3054:3054))
          (PORT PINY2 (2963:2963:2963)(3087:3087:3087))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2496_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1215:1365:1517)(1221:1361:1507))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2496_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1903:2090:2282)(1995:2167:2342))
          (PORT CINY2 (5934:5934:5934)(6360:6360:6360))
          (PORT PINY2 (6038:6038:6038)(6450:6450:6450))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2497_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1219:1382:1547)(1237:1381:1530))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2497_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3315:3628:3949)(3511:3808:4108))
          (PORT CINY2 (1863:1863:1863)(2002:2002:2002))
          (PORT PINY2 (1883:1883:1883)(2011:2011:2011))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2498_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (797:898:1001)(810:906:1003))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2498_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2649:2918:3194)(2802:3068:3339))
          (PORT CINY2 (7194:7194:7194)(7600:7600:7600))
          (PORT PINY2 (7306:7306:7306)(7718:7718:7718))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x134y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (747:845:943)(760:847:936))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2499_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2597:2837:3081)(2741:2968:3200))
          (PORT CINY2 (6966:6966:6966)(7336:7336:7336))
          (PORT PINY2 (7070:7070:7070)(7450:7450:7450))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2500_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1756:1931:2108)(1814:1973:2134))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2500_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1855:2038:2228)(1944:2114:2287))
          (PORT CINY2 (5541:5541:5541)(5946:5946:5946))
          (PORT PINY2 (5638:5638:5638)(6028:6028:6028))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x122y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2501_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2075:2353:2636)(2095:2331:2573))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2501_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2533:2798:3071)(2656:2910:3168))
          (PORT CINY2 (6249:6249:6249)(6670:6670:6670))
          (PORT PINY2 (6355:6355:6355)(6767:6767:6767))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2502_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1432:1630:1834)(1502:1691:1882))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2502_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2628:2845:3064)(2751:2942:3138))
          (PORT CINY2 (3573:3573:3573)(3722:3722:3722))
          (PORT PINY2 (3610:3610:3610)(3768:3768:3768))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x108y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (384:447:511)(356:405:455))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2503_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2850:3121:3401)(2968:3217:3470))
          (PORT CINY2 (2553:2553:2553)(2582:2582:2582))
          (PORT PINY2 (2561:2561:2561)(2609:2609:2609))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2504_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (965:1081:1199)(978:1084:1190))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2504_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2782:3017:3257)(2918:3126:3342))
          (PORT CINY2 (4131:4131:4131)(4286:4286:4286))
          (PORT PINY2 (4174:4174:4174)(4344:4344:4344))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2505_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1094:1215:1337)(1141:1253:1365))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2505_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4084:4491:4905)(4357:4765:5178))
          (PORT CINY2 (2235:2235:2235)(2378:2378:2378))
          (PORT PINY2 (2259:2259:2259)(2395:2395:2395))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2506_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (980:1110:1243)(972:1090:1211))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2506_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2565:2846:3132)(2732:3007:3289))
          (PORT CINY2 (4251:4251:4251)(4726:4726:4726))
          (PORT PINY2 (4348:4348:4348)(4778:4778:4778))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x124y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2507_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (900:1029:1159)(926:1043:1162))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2507_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2758:3050:3351)(2895:3178:3466))
          (PORT CINY2 (6492:6492:6492)(6924:6924:6924))
          (PORT PINY2 (6602:6602:6602)(7026:7026:7026))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2508_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (378:434:492)(347:390:434))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2508_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1764:1977:2197)(1824:2013:2207))
          (PORT CINY2 (5739:5739:5739)(6230:6230:6230))
          (PORT PINY2 (5852:5852:5852)(6314:6314:6314))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x104y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2509_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1351:1536:1725)(1384:1561:1745))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2509_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1115:1233:1354)(1150:1252:1357))
          (PORT CINY2 (5031:5031:5031)(5506:5506:5506))
          (PORT PINY2 (5135:5135:5135)(5575:5575:5575))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2510_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1924:2158:2400)(2013:2244:2480))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2510_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1878:2083:2290)(1963:2155:2351))
          (PORT CINY2 (4968:4968:4968)(5392:5392:5392))
          (PORT PINY2 (5063:5063:5063)(5461:5461:5461))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2511_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2135:2398:2663)(2283:2534:2791))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2511_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2549:2828:3114)(2635:2897:3162))
          (PORT CINY2 (2838:2838:2838)(3172:3172:3172))
          (PORT PINY2 (2899:2899:2899)(3197:3197:3197))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2512_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (936:1053:1173)(936:1039:1145))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2512_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1112:1234:1359)(1121:1215:1311))
          (PORT CINY2 (4710:4710:4710)(5148:5148:5148))
          (PORT PINY2 (4805:4805:4805)(5211:5211:5211))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2513_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (967:1088:1211)(979:1087:1197))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2513_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1725:1907:2097)(1797:1966:2139))
          (PORT CINY2 (3774:3774:3774)(4160:4160:4160))
          (PORT PINY2 (3852:3852:3852)(4204:4204:4204))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2514_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1084:1235:1387)(1120:1256:1397))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2514_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1953:2174:2398)(2026:2218:2415))
          (PORT CINY2 (3537:3537:3537)(3954:3954:3954))
          (PORT PINY2 (3618:3618:3618)(3992:3992:3992))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2515_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (655:732:811)(660:727:796))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2515_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3577:3965:4360)(3831:4222:4621))
          (PORT CINY2 (4203:4203:4203)(4602:4602:4602))
          (PORT PINY2 (4287:4287:4287)(4655:4655:4655))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2516_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1224:1395:1570)(1268:1435:1606))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2516_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2872:3116:3365)(3025:3251:3480))
          (PORT CINY2 (1428:1428:1428)(1512:1512:1512))
          (PORT PINY2 (1435:1435:1435)(1513:1513:1513))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2517_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (403:466:530)(384:440:497))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2517_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1623:1782:1947)(1682:1822:1965))
          (PORT CINY2 (3636:3636:3636)(4096:4096:4096))
          (PORT PINY2 (3725:3725:3725)(4135:4135:4135))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2518_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1170:1310:1453)(1204:1334:1467))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2518_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2777:3020:3267)(2912:3128:3348))
          (PORT CINY2 (1548:1548:1548)(1692:1692:1692))
          (PORT PINY2 (1566:1566:1566)(1694:1694:1694))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1674:1867:2064)(1733:1913:2099))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2519_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3758:4126:4502)(4008:4360:4722))
          (PORT CINY2 (1926:1926:1926)(2116:2116:2116))
          (PORT PINY2 (1955:1955:1955)(2125:2125:2125))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2520_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (760:869:980)(751:850:952))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2520_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2437:2666:2899)(2531:2737:2944))
          (PORT CINY2 (1797:1797:1797)(1994:1994:1994))
          (PORT PINY2 (1826:1826:1826)(2000:2000:2000))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2521_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1108:1242:1378)(1094:1199:1306))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2521_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2977:3283:3597)(3115:3399:3689))
          (PORT CINY2 (1557:1557:1557)(1634:1634:1634))
          (PORT PINY2 (1564:1564:1564)(1638:1638:1638))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2522_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (746:848:951)(748:839:931))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2522_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1739:1921:2109)(1801:1958:2119))
          (PORT CINY2 (6054:6054:6054)(6540:6540:6540))
          (PORT PINY2 (6169:6169:6169)(6631:6631:6631))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2523_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (407:469:531)(384:431:480))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2523_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2585:2848:3119)(2728:2981:3240))
          (PORT CINY2 (7758:7758:7758)(8212:8212:8212))
          (PORT PINY2 (7883:7883:7883)(8341:8341:8341))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2524_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1614:1814:2017)(1666:1854:2046))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2524_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2100:2295:2495)(2196:2379:2565))
          (PORT CINY2 (7551:7551:7551)(7986:7986:7986))
          (PORT PINY2 (7671:7671:7671)(8111:8111:8111))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2525_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1418:1603:1791)(1454:1635:1819))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2525_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1991:2202:2419)(2088:2287:2490))
          (PORT CINY2 (5940:5940:5940)(6408:6408:6408))
          (PORT PINY2 (6051:6051:6051)(6497:6497:6497))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x128y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2526_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1509:1704:1903)(1607:1798:1993))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2526_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2861:3173:3492)(2986:3293:3605))
          (PORT CINY2 (6465:6465:6465)(6838:6838:6838))
          (PORT PINY2 (6565:6565:6565)(6941:6941:6941))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x106y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2527_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (601:677:756)(607:674:743))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2527_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2467:2693:2925)(2570:2775:2983))
          (PORT CINY2 (2880:2880:2880)(2988:2988:2988))
          (PORT PINY2 (2904:2904:2904)(3020:3020:3020))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2528_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1654:1859:2066)(1720:1918:2123))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2528_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2398:2642:2892)(2538:2774:3016))
          (PORT CINY2 (4941:4941:4941)(5306:5306:5306))
          (PORT PINY2 (5026:5026:5026)(5376:5376:5376))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2529_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1059:1193:1330)(1052:1173:1299))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2529_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3236:3527:3825)(3439:3721:4010))
          (PORT CINY2 (1584:1584:1584)(1720:1720:1720))
          (PORT PINY2 (1601:1601:1601)(1723:1723:1723))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x129y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2530_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2288:2548:2815)(2339:2591:2848))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2530_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2486:2735:2993)(2583:2812:3044))
          (PORT CINY2 (6786:6786:6786)(7196:7196:7196))
          (PORT PINY2 (6895:6895:6895)(7305:7305:7305))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2531_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1930:2187:2450)(1997:2240:2489))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2531_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2744:3043:3349)(2846:3126:3411))
          (PORT CINY2 (7359:7359:7359)(7750:7750:7750))
          (PORT PINY2 (7470:7470:7470)(7872:7872:7872))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2532_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1173:1327:1487)(1173:1304:1437))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2532_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1821:2002:2186)(1906:2068:2233))
          (PORT CINY2 (5697:5697:5697)(6154:6154:6154))
          (PORT PINY2 (5804:5804:5804)(6238:6238:6238))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2533_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1474:1674:1878)(1503:1691:1884))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2533_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1739:1921:2109)(1801:1958:2119))
          (PORT CINY2 (6054:6054:6054)(6540:6540:6540))
          (PORT PINY2 (6169:6169:6169)(6631:6631:6631))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1046:1177:1311)(1045:1153:1267))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2534_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2628:2905:3190)(2765:3024:3288))
          (PORT CINY2 (4443:4443:4443)(4702:4702:4702))
          (PORT PINY2 (4506:4506:4506)(4764:4764:4764))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2535_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1257:1403:1551)(1299:1434:1572))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2535_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2322:2521:2728)(2411:2588:2767))
          (PORT CINY2 (1830:1830:1830)(1868:1868:1868))
          (PORT PINY2 (1833:1833:1833)(1879:1879:1879))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2536_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1129:1295:1466)(1146:1294:1447))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2536_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2581:2797:3016)(2691:2875:3067))
          (PORT CINY2 (4002:4002:4002)(4164:4164:4164))
          (PORT PINY2 (4045:4045:4045)(4219:4219:4219))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2537_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (415:476:537)(402:453:505))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2537_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2408:2633:2863)(2512:2715:2919))
          (PORT CINY2 (2097:2097:2097)(2314:2314:2314))
          (PORT PINY2 (2132:2132:2132)(2326:2326:2326))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2538_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (577:662:749)(584:664:746))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2538_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3338:3714:4102)(3576:3953:4335))
          (PORT CINY2 (4194:4194:4194)(4660:4660:4660))
          (PORT PINY2 (4289:4289:4289)(4711:4711:4711))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x126y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2539_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1887:2111:2340)(1974:2178:2387))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2539_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1908:2089:2276)(1978:2136:2298))
          (PORT CINY2 (6621:6621:6621)(7046:7046:7046))
          (PORT PINY2 (6731:6731:6731)(7151:7151:7151))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x110y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2540_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (574:661:750)(578:659:743))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2540_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1677:1862:2051)(1748:1919:2094))
          (PORT CINY2 (5646:5646:5646)(6136:6136:6136))
          (PORT PINY2 (5758:5758:5758)(6218:6218:6218))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1813:2012:2215)(1879:2077:2280))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2541_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2565:2846:3132)(2732:3007:3289))
          (PORT CINY2 (4251:4251:4251)(4726:4726:4726))
          (PORT PINY2 (4348:4348:4348)(4778:4778:4778))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2542_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1290:1446:1607)(1309:1460:1616))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2542_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2164:2410:2659)(2267:2489:2716))
          (PORT CINY2 (3987:3987:3987)(4434:4434:4434))
          (PORT PINY2 (4077:4077:4077)(4481:4481:4481))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2543_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (937:1069:1202)(966:1079:1194))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2543_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2054:2234:2418)(2146:2304:2468))
          (PORT CINY2 (2352:2352:2352)(2664:2664:2664))
          (PORT PINY2 (2405:2405:2405)(2679:2679:2679))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2544_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1435:1645:1858)(1483:1669:1858))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2544_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2170:2374:2583)(2250:2424:2602))
          (PORT CINY2 (2631:2631:2631)(2946:2946:2946))
          (PORT PINY2 (2687:2687:2687)(2967:2967:2967))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x85y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2545_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1187:1353:1521)(1226:1388:1552))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2545_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2205:2407:2613)(2318:2500:2687))
          (PORT CINY2 (2295:2295:2295)(2598:2598:2598))
          (PORT PINY2 (2346:2346:2346)(2612:2612:2612))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2546_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1200:1340:1482)(1251:1380:1515))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2546_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2190:2425:2665)(2278:2496:2718))
          (PORT CINY2 (3066:3066:3066)(3436:3436:3436))
          (PORT PINY2 (3135:3135:3135)(3465:3465:3465))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2547_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1083:1219:1357)(1082:1198:1317))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2547_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1707:1889:2078)(1789:1957:2129))
          (PORT CINY2 (4167:4167:4167)(4574:4574:4574))
          (PORT PINY2 (4252:4252:4252)(4626:4626:4626))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x86y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2548_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1712:1891:2074)(1760:1931:2107))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2548_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2970:3236:3510)(3128:3377:3633))
          (PORT CINY2 (1362:1362:1362)(1504:1504:1504))
          (PORT PINY2 (1378:1378:1378)(1502:1502:1502))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2549_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (547:634:723)(531:605:681))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2549_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1756:1942:2132)(1815:1977:2143))
          (PORT CINY2 (3822:3822:3822)(4284:4284:4284))
          (PORT PINY2 (3913:3913:3913)(4327:4327:4327))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x85y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2550_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1262:1402:1545)(1330:1457:1589))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2550_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3117:3409:3703)(3266:3535:3808))
          (PORT CINY2 (1041:1041:1041)(1146:1146:1146))
          (PORT PINY2 (1048:1048:1048)(1138:1138:1138))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x88y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2551_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (395:456:517)(389:442:497))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2551_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2783:3024:3270)(2948:3170:3399))
          (PORT CINY2 (1833:1833:1833)(2022:2022:2022))
          (PORT PINY2 (1861:1861:1861)(2029:2029:2029))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2552_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1225:1377:1532)(1269:1410:1556))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2552_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2557:2783:3012)(2663:2854:3052))
          (PORT CINY2 (1770:1770:1770)(1908:1908:1908))
          (PORT PINY2 (1789:1789:1789)(1915:1915:1915))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2553_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (897:1012:1129)(882:980:1080))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2553_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3029:3292:3565)(3178:3422:3668))
          (PORT CINY2 (1014:1014:1014)(1060:1060:1060))
          (PORT PINY2 (1011:1011:1011)(1053:1053:1053))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2554_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (712:802:893)(711:784:858))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2554_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1755:1934:2117)(1836:1998:2163))
          (PORT CINY2 (5925:5925:5925)(6418:6418:6418))
          (PORT PINY2 (6040:6040:6040)(6506:6506:6506))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2555_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1181:1329:1479)(1195:1324:1456))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2555_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2705:2987:3276)(2834:3108:3385))
          (PORT CINY2 (7587:7587:7587)(8014:8014:8014))
          (PORT PINY2 (7706:7706:7706)(8140:8140:8140))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2556_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1077:1218:1362)(1072:1200:1329))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2556_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2719:3008:3304)(2845:3127:3415))
          (PORT CINY2 (7215:7215:7215)(7638:7638:7638))
          (PORT PINY2 (7330:7330:7330)(7756:7756:7756))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2557_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (933:1051:1171)(949:1066:1187))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2557_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1436:1602:1773)(1473:1617:1765))
          (PORT CINY2 (5310:5310:5310)(5788:5788:5788))
          (PORT PINY2 (5417:5417:5417)(5863:5863:5863))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x124y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2558_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (569:651:734)(570:646:725))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2558_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2128:2301:2477)(2225:2374:2528))
          (PORT CINY2 (5751:5751:5751)(6066:6066:6066))
          (PORT PINY2 (5835:5835:5835)(6155:6155:6155))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2559_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (594:675:757)(606:684:763))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2559_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2648:2899:3156)(2762:2994:3230))
          (PORT CINY2 (2730:2730:2730)(2828:2828:2828))
          (PORT PINY2 (2751:2751:2751)(2857:2857:2857))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2560_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1346:1511:1681)(1381:1527:1677))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2560_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2128:2326:2530)(2214:2384:2559))
          (PORT CINY2 (5142:5142:5142)(5484:5484:5484))
          (PORT PINY2 (5225:5225:5225)(5559:5559:5559))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2561_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (710:814:918)(727:820:915))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2561_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3171:3459:3753)(3386:3665:3949))
          (PORT CINY2 (1677:1677:1677)(1814:1814:1814))
          (PORT PINY2 (1695:1695:1695)(1819:1819:1819))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x132y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2562_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1463:1631:1802)(1522:1682:1849))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2562_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2529:2794:3066)(2635:2891:3152))
          (PORT CINY2 (7065:7065:7065)(7478:7478:7478))
          (PORT PINY2 (7177:7177:7177)(7593:7593:7593))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2563_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2069:2378:2693)(2174:2460:2750))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2563_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2959:3291:3631)(3076:3389:3707))
          (PORT CINY2 (7302:7302:7302)(7684:7684:7684))
          (PORT PINY2 (7411:7411:7411)(7805:7805:7805))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2564_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1633:1851:2072)(1680:1884:2089))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2564_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1803:1987:2174)(1865:2023:2187))
          (PORT CINY2 (5826:5826:5826)(6276:6276:6276))
          (PORT PINY2 (5933:5933:5933)(6363:6363:6363))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2565_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1205:1365:1527)(1204:1339:1478))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2565_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1925:2131:2343)(2006:2189:2377))
          (PORT CINY2 (6204:6204:6204)(6700:6700:6700))
          (PORT PINY2 (6322:6322:6322)(6794:6794:6794))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x109y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2566_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (908:1045:1185)(923:1050:1179))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2566_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2471:2732:3000)(2567:2805:3049))
          (PORT CINY2 (3786:3786:3786)(3996:3996:3996))
          (PORT PINY2 (3835:3835:3835)(4045:4045:4045))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2567_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1076:1225:1378)(1100:1248:1399))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2567_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2175:2353:2537)(2265:2426:2590))
          (PORT CINY2 (2016:2016:2016)(2056:2056:2056))
          (PORT PINY2 (2021:2021:2021)(2071:2071:2071))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x119y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2568_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (575:649:724)(573:636:700))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2568_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2857:3096:3337)(3005:3222:3446))
          (PORT CINY2 (4260:4260:4260)(4408:4408:4408))
          (PORT PINY2 (4303:4303:4303)(4469:4469:4469))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2569_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1459:1640:1825)(1486:1652:1825))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2569_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2962:3266:3575)(3106:3397:3693))
          (PORT CINY2 (1854:1854:1854)(2060:2060:2060))
          (PORT PINY2 (1885:1885:1885)(2067:2067:2067))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y117
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2570_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1132:1272:1412)(1171:1301:1436))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2570_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2783:3090:3402)(2970:3274:3584))
          (PORT CINY2 (4308:4308:4308)(4792:4792:4792))
          (PORT PINY2 (4407:4407:4407)(4845:4845:4845))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x129y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2571_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1360:1528:1698)(1366:1522:1681))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2571_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2935:3260:3595)(3077:3385:3702))
          (PORT CINY2 (6957:6957:6957)(7394:7394:7394))
          (PORT PINY2 (7072:7072:7072)(7506:7506:7506))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2572_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (561:648:736)(548:623:698))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2572_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1436:1602:1773)(1473:1617:1765))
          (PORT CINY2 (5310:5310:5310)(5788:5788:5788))
          (PORT PINY2 (5417:5417:5417)(5863:5863:5863))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y117
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2573_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1037:1170:1307)(1047:1171:1297))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2573_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1587:1780:1976)(1657:1842:2029))
          (PORT CINY2 (4680:4680:4680)(5168:5168:5168))
          (PORT PINY2 (4783:4783:4783)(5229:5229:5229))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2574_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1716:1907:2101)(1801:1973:2148))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2574_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2163:2397:2635)(2266:2486:2710))
          (PORT CINY2 (3051:3051:3051)(3446:3446:3446))
          (PORT PINY2 (3124:3124:3124)(3474:3474:3474))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2575_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (850:956:1065)(829:919:1013))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2575_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2195:2397:2603)(2281:2456:2634))
          (PORT CINY2 (2310:2310:2310)(2588:2588:2588))
          (PORT PINY2 (2357:2357:2357)(2603:2603:2603))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2576_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1262:1432:1605)(1335:1499:1667))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2576_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2727:3030:3340)(2829:3117:3409))
          (PORT CINY2 (2688:2688:2688)(3012:3012:3012))
          (PORT PINY2 (2746:2746:2746)(3034:3034:3034))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2577_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (917:1044:1172)(904:1014:1126))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2577_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2260:2460:2665)(2378:2560:2747))
          (PORT CINY2 (2367:2367:2367)(2654:2654:2654))
          (PORT PINY2 (2416:2416:2416)(2670:2670:2670))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x85y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2578_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1475:1666:1860)(1559:1755:1954))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2578_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2384:2638:2899)(2436:2663:2894))
          (PORT CINY2 (2580:2580:2580)(2928:2928:2928))
          (PORT PINY2 (2641:2641:2641)(2947:2947:2947))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (579:655:732)(558:622:687))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2579_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1638:1838:2041)(1698:1873:2052))
          (PORT CINY2 (4281:4281:4281)(4706:4706:4706))
          (PORT PINY2 (4370:4370:4370)(4760:4760:4760))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2580_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1466:1615:1769)(1494:1626:1761))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2580_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2745:2983:3231)(2890:3115:3344))
          (PORT CINY2 (1944:1944:1944)(2000:2000:2000))
          (PORT PINY2 (1951:1951:1951)(2013:2013:2013))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2581_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (785:882:981)(798:889:981))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2581_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2956:3284:3622)(3152:3475:3802))
          (PORT CINY2 (3894:3894:3894)(4340:4340:4340))
          (PORT PINY2 (3983:3983:3983)(4385:4385:4385))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2582_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1335:1502:1674)(1352:1502:1657))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2582_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2977:3283:3597)(3115:3399:3689))
          (PORT CINY2 (1557:1557:1557)(1634:1634:1634))
          (PORT PINY2 (1564:1564:1564)(1638:1638:1638))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2583_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1168:1340:1517)(1194:1349:1506))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2583_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2760:2998:3243)(2910:3129:3354))
          (PORT CINY2 (2112:2112:2112)(2304:2304:2304))
          (PORT PINY2 (2143:2143:2143)(2317:2317:2317))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2584_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1142:1288:1437)(1171:1302:1437))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2584_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2401:2592:2789)(2508:2674:2845))
          (PORT CINY2 (1812:1812:1812)(1984:1984:1984))
          (PORT PINY2 (1837:1837:1837)(1991:1991:1991))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (879:993:1107)(865:961:1060))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2585_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2836:3113:3398)(2959:3213:3472))
          (PORT CINY2 (1386:1386:1386)(1436:1436:1436))
          (PORT PINY2 (1387:1387:1387)(1437:1437:1437))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2586_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (552:638:726)(536:608:683))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2586_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1601:1792:1988)(1637:1800:1968))
          (PORT CINY2 (5682:5682:5682)(6164:6164:6164))
          (PORT PINY2 (5793:5793:5793)(6247:6247:6247))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2587_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (769:867:966)(782:873:966))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2587_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2719:3008:3304)(2845:3127:3415))
          (PORT CINY2 (7215:7215:7215)(7638:7638:7638))
          (PORT PINY2 (7330:7330:7330)(7756:7756:7756))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x128y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2588_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1388:1582:1779)(1386:1554:1728))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2588_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2324:2521:2722)(2431:2599:2772))
          (PORT CINY2 (6351:6351:6351)(6706:6706:6706))
          (PORT PINY2 (6447:6447:6447)(6807:6807:6807))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x103y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2589_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1206:1367:1532)(1201:1345:1492))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2589_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (934:1025:1118)(942:1016:1092))
          (PORT CINY2 (4824:4824:4824)(5280:5280:5280))
          (PORT PINY2 (4923:4923:4923)(5345:5345:5345))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2590_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1214:1377:1543)(1273:1427:1583))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2590_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2400:2652:2912)(2508:2739:2975))
          (PORT CINY2 (4614:4614:4614)(4900:4900:4900))
          (PORT PINY2 (4683:4683:4683)(4965:4965:4965))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2591_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1446:1611:1777)(1504:1665:1829))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2591_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2103:2273:2445)(2200:2350:2505))
          (PORT CINY2 (2529:2529:2529)(2650:2650:2650))
          (PORT PINY2 (2552:2552:2552)(2674:2674:2674))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2592_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1321:1479:1639)(1356:1499:1645))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2592_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2691:2959:3232)(2861:3122:3388))
          (PORT CINY2 (5556:5556:5556)(5936:5936:5936))
          (PORT PINY2 (5649:5649:5649)(6019:6019:6019))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2593_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (956:1056:1156)(962:1052:1146))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2593_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2872:3116:3365)(3025:3251:3480))
          (PORT CINY2 (1428:1428:1428)(1512:1512:1512))
          (PORT PINY2 (1435:1435:1435)(1513:1513:1513))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2594_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2136:2399:2668)(2148:2381:2622))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2594_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3162:3480:3803)(3386:3702:4024))
          (PORT CINY2 (6600:6600:6600)(7008:7008:7008))
          (PORT PINY2 (6707:6707:6707)(7113:7113:7113))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x136y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2595_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (725:832:942)(725:823:922))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2595_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2924:3247:3578)(3043:3350:3662))
          (PORT CINY2 (7209:7209:7209)(7590:7590:7590))
          (PORT PINY2 (7317:7317:7317)(7709:7709:7709))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2596_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (865:982:1103)(860:960:1062))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2596_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1803:1987:2174)(1865:2023:2187))
          (PORT CINY2 (5826:5826:5826)(6276:6276:6276))
          (PORT PINY2 (5933:5933:5933)(6363:6363:6363))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2597_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1361:1517:1676)(1393:1537:1685))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2597_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2089:2298:2511)(2208:2400:2597))
          (PORT CINY2 (6312:6312:6312)(6784:6784:6784))
          (PORT PINY2 (6427:6427:6427)(6881:6881:6881))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x106y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2598_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1339:1520:1704)(1372:1545:1721))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2598_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2127:2331:2540)(2238:2431:2626))
          (PORT CINY2 (3735:3735:3735)(3978:3978:3978))
          (PORT PINY2 (3789:3789:3789)(4025:4025:4025))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (729:828:930)(742:830:919))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2599_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2178:2349:2526)(2286:2443:2602))
          (PORT CINY2 (2445:2445:2445)(2498:2498:2498))
          (PORT PINY2 (2456:2456:2456)(2522:2522:2522))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x114y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2600_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1274:1452:1631)(1309:1470:1634))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2600_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2961:3229:3504)(3121:3374:3634))
          (PORT CINY2 (3966:3966:3966)(4136:4136:4136))
          (PORT PINY2 (4010:4010:4010)(4190:4190:4190))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2601_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1407:1596:1791)(1454:1643:1835))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2601_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2401:2592:2789)(2508:2674:2845))
          (PORT CINY2 (1812:1812:1812)(1984:1984:1984))
          (PORT PINY2 (1837:1837:1837)(1991:1991:1991))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2602_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (405:460:515)(386:435:484))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2602_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1600:1792:1989)(1656:1830:2007))
          (PORT CINY2 (4416:4416:4416)(4876:4876:4876))
          (PORT PINY2 (4512:4512:4512)(4932:4932:4932))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2603_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (554:637:722)(528:596:664))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2603_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1924:2106:2293)(1991:2150:2313))
          (PORT CINY2 (6714:6714:6714)(7140:7140:7140))
          (PORT PINY2 (6825:6825:6825)(7247:7247:7247))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2604_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1445:1621:1803)(1462:1628:1796))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2604_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1937:2144:2354)(2044:2235:2431))
          (PORT CINY2 (5568:5568:5568)(6032:6032:6032))
          (PORT PINY2 (5675:5675:5675)(6113:6113:6113))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2605_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (738:847:957)(736:835:936))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2605_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4131:4608:5100)(4422:4905:5398))
          (PORT CINY2 (4473:4473:4473)(4942:4942:4942))
          (PORT PINY2 (4571:4571:4571)(4999:4999:4999))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2606_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (735:844:955)(745:843:943))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2606_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2918:3237:3565)(3069:3384:3702))
          (PORT CINY2 (3759:3759:3759)(4170:4170:4170))
          (PORT PINY2 (3841:3841:3841)(4213:4213:4213))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2607_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1406:1583:1765)(1486:1660:1838))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2607_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2804:3074:3354)(2976:3239:3506))
          (PORT CINY2 (2961:2961:2961)(3246:3246:3246))
          (PORT PINY2 (3015:3015:3015)(3275:3275:3275))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2608_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1137:1277:1419)(1183:1315:1451))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2608_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2530:2789:3051)(2636:2868:3106))
          (PORT CINY2 (2382:2382:2382)(2644:2644:2644))
          (PORT PINY2 (2427:2427:2427)(2661:2661:2661))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2609_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (992:1130:1272)(967:1084:1202))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2609_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2026:2205:2386)(2113:2266:2424))
          (PORT CINY2 (2589:2589:2589)(2870:2870:2870))
          (PORT PINY2 (2639:2639:2639)(2891:2891:2891))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2610_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1001:1127:1254)(1031:1142:1256))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2610_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2697:2996:3305)(2782:3063:3348))
          (PORT CINY2 (2652:2652:2652)(2984:2984:2984))
          (PORT PINY2 (2711:2711:2711)(3005:3005:3005))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x113y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2611_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (596:677:759)(572:640:710))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2611_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1821:2002:2186)(1906:2068:2233))
          (PORT CINY2 (5697:5697:5697)(6154:6154:6154))
          (PORT PINY2 (5804:5804:5804)(6238:6238:6238))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2612_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1073:1230:1388)(1114:1261:1408))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2612_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4097:4501:4915)(4375:4784:5199))
          (PORT CINY2 (2379:2379:2379)(2490:2490:2490))
          (PORT PINY2 (2399:2399:2399)(2511:2511:2511))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2613_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1182:1316:1454)(1181:1304:1429))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2613_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1928:2137:2350)(2011:2199:2391))
          (PORT CINY2 (4065:4065:4065)(4538:4538:4538))
          (PORT PINY2 (4160:4160:4160)(4586:4586:4586))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2614_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (963:1090:1219)(1008:1134:1263))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2614_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2962:3266:3575)(3106:3397:3693))
          (PORT CINY2 (1854:1854:1854)(2060:2060:2060))
          (PORT PINY2 (1885:1885:1885)(2067:2067:2067))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x103y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2615_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1080:1204:1330)(1119:1233:1351))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2615_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1442:1549:1661)(1481:1572:1664))
          (PORT CINY2 (3228:3228:3228)(3432:3432:3432))
          (PORT PINY2 (3271:3271:3271)(3469:3469:3469))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2616_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1255:1430:1607)(1327:1498:1674))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2616_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2394:2657:2927)(2495:2737:2982))
          (PORT CINY2 (2526:2526:2526)(2756:2756:2756))
          (PORT PINY2 (2567:2567:2567)(2777:2777:2777))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2617_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (720:819:920)(745:843:941))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2617_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2322:2528:2740)(2411:2594:2780))
          (PORT CINY2 (2130:2130:2130)(2188:2188:2188))
          (PORT PINY2 (2139:2139:2139)(2205:2205:2205))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2618_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1430:1603:1780)(1532:1701:1875))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2618_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2130:2363:2601)(2229:2443:2662))
          (PORT CINY2 (6033:6033:6033)(6502:6502:6502))
          (PORT PINY2 (6145:6145:6145)(6593:6593:6593))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2619_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1316:1493:1671)(1381:1555:1731))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2619_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2791:3055:3324)(2953:3207:3467))
          (PORT CINY2 (7116:7116:7116)(7496:7496:7496))
          (PORT PINY2 (7223:7223:7223)(7613:7613:7613))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x132y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2620_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1523:1692:1866)(1551:1711:1875))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2620_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2537:2796:3063)(2675:2914:3157))
          (PORT CINY2 (7293:7293:7293)(7742:7742:7742))
          (PORT PINY2 (7413:7413:7413)(7861:7861:7861))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x112y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2621_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1261:1420:1582)(1324:1478:1634))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2621_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1667:1827:1989)(1728:1865:2005))
          (PORT CINY2 (5547:5547:5547)(5994:5994:5994))
          (PORT PINY2 (5651:5651:5651)(6075:6075:6075))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2622_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1617:1819:2026)(1670:1861:2057))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2622_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2418:2640:2867)(2538:2737:2940))
          (PORT CINY2 (5487:5487:5487)(5774:5774:5774))
          (PORT PINY2 (5564:5564:5564)(5858:5858:5858))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2623_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1311:1462:1616)(1347:1486:1629))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2623_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2175:2353:2537)(2265:2426:2590))
          (PORT CINY2 (2016:2016:2016)(2056:2056:2056))
          (PORT PINY2 (2021:2021:2021)(2071:2071:2071))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2624_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1536:1699:1867)(1577:1730:1886))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2624_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2204:2435:2674)(2319:2543:2771))
          (PORT CINY2 (5241:5241:5241)(5626:5626:5626))
          (PORT PINY2 (5332:5332:5332)(5702:5702:5702))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2625_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (724:824:926)(737:833:933))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2625_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2313:2511:2717)(2404:2580:2758))
          (PORT CINY2 (1923:1923:1923)(1962:1962:1962))
          (PORT PINY2 (1927:1927:1927)(1975:1975:1975))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x127y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2626_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1489:1659:1832)(1519:1672:1827))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2626_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2486:2714:2947)(2615:2827:3044))
          (PORT CINY2 (6372:6372:6372)(6744:6744:6744))
          (PORT PINY2 (6471:6471:6471)(6845:6845:6845))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x141y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2627_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1287:1429:1573)(1293:1424:1559))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2627_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2617:2901:3193)(2720:2980:3244))
          (PORT CINY2 (7902:7902:7902)(8324:8324:8324))
          (PORT PINY2 (8023:8023:8023)(8457:8457:8457))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x119y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2628_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1686:1886:2088)(1749:1943:2144))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2628_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1833:2014:2198)(1904:2059:2220))
          (PORT CINY2 (6198:6198:6198)(6652:6652:6652))
          (PORT PINY2 (6309:6309:6309)(6747:6747:6747))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x122y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1551:1748:1948)(1576:1751:1928))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2629_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2057:2266:2478)(2139:2326:2518))
          (PORT CINY2 (6420:6420:6420)(6868:6868:6868))
          (PORT PINY2 (6532:6532:6532)(6968:6968:6968))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2630_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1213:1384:1558)(1254:1401:1552))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2630_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2648:2899:3156)(2762:2994:3230))
          (PORT CINY2 (2730:2730:2730)(2828:2828:2828))
          (PORT PINY2 (2751:2751:2751)(2857:2857:2857))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2631_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (549:634:721)(533:609:686))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2631_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2174:2346:2524)(2264:2419:2576))
          (PORT CINY2 (2388:2388:2388)(2432:2432:2432))
          (PORT PINY2 (2397:2397:2397)(2455:2455:2455))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x119y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2632_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1835:2033:2237)(1901:2092:2286))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2632_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2444:2656:2873)(2526:2712:2902))
          (PORT CINY2 (4659:4659:4659)(4870:4870:4870))
          (PORT PINY2 (4716:4716:4716)(4938:4938:4938))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1197:1371:1548)(1225:1385:1548))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2633_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3325:3641:3963)(3557:3859:4169))
          (PORT CINY2 (2706:2706:2706)(2896:2896:2896))
          (PORT PINY2 (2742:2742:2742)(2922:2922:2922))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2634_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (542:629:718)(539:612:687))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2634_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2300:2556:2817)(2423:2666:2914))
          (PORT CINY2 (4365:4365:4365)(4858:4858:4858))
          (PORT PINY2 (4466:4466:4466)(4912:4912:4912))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2635_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (721:825:932)(719:818:919))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2635_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2988:3309:3641)(3128:3432:3740))
          (PORT CINY2 (7179:7179:7179)(7610:7610:7610))
          (PORT PINY2 (7295:7295:7295)(7727:7727:7727))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x109y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2636_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (726:823:922)(737:828:920))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2636_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1637:1818:2004)(1713:1881:2053))
          (PORT CINY2 (5553:5553:5553)(6042:6042:6042))
          (PORT PINY2 (5664:5664:5664)(6122:6122:6122))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x111y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2637_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (592:680:770)(584:666:749))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2637_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1601:1792:1988)(1637:1800:1968))
          (PORT CINY2 (5682:5682:5682)(6164:6164:6164))
          (PORT PINY2 (5793:5793:5793)(6247:6247:6247))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2638_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (547:630:716)(529:595:664))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2638_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1707:1889:2078)(1789:1957:2129))
          (PORT CINY2 (4167:4167:4167)(4574:4574:4574))
          (PORT PINY2 (4252:4252:4252)(4626:4626:4626))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x104y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2639_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1420:1609:1803)(1477:1670:1869))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2639_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3016:3322:3633)(3196:3483:3778))
          (PORT CINY2 (3207:3207:3207)(3394:3394:3394))
          (PORT PINY2 (3247:3247:3247)(3431:3431:3431))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2640_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1304:1485:1670)(1319:1484:1654))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2640_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2373:2631:2893)(2496:2730:2968))
          (PORT CINY2 (3354:3354:3354)(3660:3660:3660))
          (PORT PINY2 (3415:3415:3415)(3697:3697:3697))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2641_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (926:1026:1128)(961:1053:1147))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2641_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2382:2642:2908)(2484:2721:2964))
          (PORT CINY2 (2754:2754:2754)(3020:3020:3020))
          (PORT PINY2 (2803:2803:2803)(3045:3045:3045))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2642_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (781:895:1010)(800:908:1018))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2642_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2009:2221:2435)(2100:2295:2493))
          (PORT CINY2 (3108:3108:3108)(3512:3512:3512))
          (PORT PINY2 (3183:3183:3183)(3541:3541:3541))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2643_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (586:674:762)(608:689:771))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2643_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1878:2083:2290)(1963:2155:2351))
          (PORT CINY2 (4968:4968:4968)(5392:5392:5392))
          (PORT PINY2 (5063:5063:5063)(5461:5461:5461))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2644_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1802:2000:2205)(1892:2092:2297))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2644_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3236:3527:3825)(3439:3721:4010))
          (PORT CINY2 (1584:1584:1584)(1720:1720:1720))
          (PORT PINY2 (1601:1601:1601)(1723:1723:1723))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2645_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (594:676:759)(596:672:749))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2645_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1608:1768:1933)(1670:1810:1953))
          (PORT CINY2 (3729:3729:3729)(4190:4190:4190))
          (PORT PINY2 (3819:3819:3819)(4231:4231:4231))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2646_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1042:1198:1356)(1046:1182:1319))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2646_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2600:2850:3107)(2733:2970:3210))
          (PORT CINY2 (1911:1911:1911)(2126:2126:2126))
          (PORT PINY2 (1944:1944:1944)(2134:2134:2134))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2647_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (576:660:746)(556:626:698))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2647_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2394:2591:2791)(2508:2678:2854))
          (PORT CINY2 (1956:1956:1956)(2096:2096:2096))
          (PORT PINY2 (1977:1977:1977)(2107:2107:2107))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2648_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (432:494:557)(413:466:519))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2648_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2408:2633:2863)(2512:2715:2919))
          (PORT CINY2 (2097:2097:2097)(2314:2314:2314))
          (PORT PINY2 (2132:2132:2132)(2326:2326:2326))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2649_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (914:1034:1155)(951:1064:1181))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2649_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2505:2729:2957)(2621:2825:3033))
          (PORT CINY2 (1815:1815:1815)(1878:1878:1878))
          (PORT PINY2 (1822:1822:1822)(1888:1888:1888))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x109y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2650_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (588:658:731)(603:665:729))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2650_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2003:2208:2421)(2077:2269:2464))
          (PORT CINY2 (5667:5667:5667)(6174:6174:6174))
          (PORT PINY2 (5782:5782:5782)(6256:6256:6256))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x138y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2433:2705:2984)(2543:2799:3064))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2651_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2725:3009:3301)(2849:3125:3405))
          (PORT CINY2 (7680:7680:7680)(8108:8108:8108))
          (PORT PINY2 (7800:7800:7800)(8236:8236:8236))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x124y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2652_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (781:891:1002)(773:869:966))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2652_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2758:3050:3351)(2895:3178:3466))
          (PORT CINY2 (6492:6492:6492)(6924:6924:6924))
          (PORT PINY2 (6602:6602:6602)(7026:7026:7026))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2653_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1225:1383:1543)(1275:1425:1577))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2653_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2199:2433:2671)(2307:2521:2741))
          (PORT CINY2 (6126:6126:6126)(6596:6596:6596))
          (PORT PINY2 (6239:6239:6239)(6689:6689:6689))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x127y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2654_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1852:2061:2275)(1962:2160:2364))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2654_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3162:3480:3803)(3386:3702:4024))
          (PORT CINY2 (6600:6600:6600)(7008:7008:7008))
          (PORT PINY2 (6707:6707:6707)(7113:7113:7113))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2655_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (573:652:732)(565:635:706))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2655_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2345:2543:2749)(2430:2605:2783))
          (PORT CINY2 (2574:2574:2574)(2620:2620:2620))
          (PORT PINY2 (2585:2585:2585)(2647:2647:2647))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2656_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (551:637:724)(539:611:684))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2656_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3577:3965:4360)(3831:4222:4621))
          (PORT CINY2 (4203:4203:4203)(4602:4602:4602))
          (PORT PINY2 (4287:4287:4287)(4655:4655:4655))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2657_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (384:440:498)(385:435:487))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2657_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2504:2700:2902)(2614:2790:2970))
          (PORT CINY2 (1272:1272:1272)(1304:1304:1304))
          (PORT PINY2 (1269:1269:1269)(1303:1303:1303))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x126y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2658_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1034:1155:1278)(1081:1194:1307))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2658_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1908:2089:2276)(1978:2136:2298))
          (PORT CINY2 (6621:6621:6621)(7046:7046:7046))
          (PORT PINY2 (6731:6731:6731)(7151:7151:7151))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (721:837:954)(704:798:895))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2659_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3050:3350:3658)(3232:3510:3794))
          (PORT CINY2 (6987:6987:6987)(7374:7374:7374))
          (PORT PINY2 (7094:7094:7094)(7488:7488:7488))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2660_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (948:1062:1181)(966:1079:1197))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2660_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1991:2202:2419)(2088:2287:2490))
          (PORT CINY2 (5940:5940:5940)(6408:6408:6408))
          (PORT PINY2 (6051:6051:6051)(6497:6497:6497))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2661_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1234:1394:1555)(1281:1425:1572))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2661_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2199:2433:2671)(2307:2521:2741))
          (PORT CINY2 (6126:6126:6126)(6596:6596:6596))
          (PORT PINY2 (6239:6239:6239)(6689:6689:6689))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2662_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (386:440:496)(385:435:485))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2662_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2036:2210:2389)(2125:2280:2437))
          (PORT CINY2 (4500:4500:4500)(4768:4768:4768))
          (PORT PINY2 (4565:4565:4565)(4831:4831:4831))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x103y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2663_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (535:613:692)(530:601:673))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2663_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2330:2529:2735)(2446:2631:2818))
          (PORT CINY2 (2259:2259:2259)(2310:2310:2310))
          (PORT PINY2 (2268:2268:2268)(2330:2330:2330))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2664_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2219:2435:2657)(2304:2518:2736))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2664_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2127:2301:2481)(2223:2376:2532))
          (PORT CINY2 (4551:4551:4551)(4786:4786:4786))
          (PORT PINY2 (4611:4611:4611)(4851:4851:4851))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2665_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1570:1764:1963)(1667:1857:2051))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2665_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2770:3010:3258)(2909:3129:3356))
          (PORT CINY2 (1512:1512:1512)(1664:1664:1664))
          (PORT PINY2 (1531:1531:1531)(1665:1665:1665))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2666_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (842:951:1061)(838:932:1029))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2666_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1928:2137:2350)(2011:2199:2391))
          (PORT CINY2 (4065:4065:4065)(4538:4538:4538))
          (PORT PINY2 (4160:4160:4160)(4586:4586:4586))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2667_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1760:1965:2171)(1868:2063:2261))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2667_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2529:2794:3066)(2635:2891:3152))
          (PORT CINY2 (7065:7065:7065)(7478:7478:7478))
          (PORT PINY2 (7177:7177:7177)(7593:7593:7593))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y117
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2668_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1108:1233:1360)(1126:1243:1364))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2668_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1498:1646:1799)(1513:1637:1763))
          (PORT CINY2 (5145:5145:5145)(5638:5638:5638))
          (PORT PINY2 (5253:5253:5253)(5709:5709:5709))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2669_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1281:1457:1636)(1335:1500:1668))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2669_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1259:1396:1536)(1303:1428:1555))
          (PORT CINY2 (4809:4809:4809)(5290:5290:5290))
          (PORT PINY2 (4912:4912:4912)(5354:5354:5354))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2670_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (800:898:998)(833:925:1019))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2670_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1822:2007:2197)(1884:2047:2213))
          (PORT CINY2 (3366:3366:3366)(3756:3756:3756))
          (PORT PINY2 (3441:3441:3441)(3791:3791:3791))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2671_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1109:1245:1384)(1109:1225:1346))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2671_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2026:2238:2457)(2095:2280:2468))
          (PORT CINY2 (2826:2826:2826)(3076:3076:3076))
          (PORT PINY2 (2873:2873:2873)(3103:3103:3103))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2672_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1741:1941:2144)(1804:1976:2154))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2672_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2169:2396:2630)(2233:2441:2652))
          (PORT CINY2 (3531:3531:3531)(3906:3906:3906))
          (PORT PINY2 (3605:3605:3605)(3945:3945:3945))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1056:1200:1346)(1058:1187:1322))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2673_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2398:2626:2856)(2513:2721:2933))
          (PORT CINY2 (2196:2196:2196)(2456:2456:2456))
          (PORT PINY2 (2239:2239:2239)(2469:2469:2469))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x85y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2674_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1613:1820:2031)(1684:1890:2100))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2674_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2339:2599:2861)(2440:2683:2928))
          (PORT CINY2 (2865:2865:2865)(3258:3258:3258))
          (PORT PINY2 (2936:2936:2936)(3282:3282:3282))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x104y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (741:846:952)(762:859:959))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2675_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (4033:4473:4922)(4351:4803:5268))
          (PORT CINY2 (4746:4746:4746)(5176:5176:5176))
          (PORT PINY2 (4840:4840:4840)(5240:5240:5240))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2676_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1562:1765:1973)(1609:1812:2020))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2676_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2816:3057:3306)(2971:3197:3426))
          (PORT CINY2 (1749:1749:1749)(1870:1870:1870))
          (PORT PINY2 (1765:1765:1765)(1877:1877:1877))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2677_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (589:658:729)(590:649:711))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2677_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1747:1932:2121)(1808:1969:2134))
          (PORT CINY2 (3915:3915:3915)(4378:4378:4378))
          (PORT PINY2 (4007:4007:4007)(4423:4423:4423))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2678_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (787:885:985)(810:903:999))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2678_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2598:2815:3037)(2740:2935:3136))
          (PORT CINY2 (1683:1683:1683)(1862:1862:1862))
          (PORT PINY2 (1708:1708:1708)(1866:1866:1866))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2679_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (713:820:930)(702:793:885))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2679_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2557:2783:3012)(2663:2854:3052))
          (PORT CINY2 (1770:1770:1770)(1908:1908:1908))
          (PORT PINY2 (1789:1789:1789)(1915:1915:1915))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2680_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1058:1204:1352)(1114:1263:1413))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2680_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2383:2609:2840)(2493:2698:2906))
          (PORT CINY2 (2697:2697:2697)(2954:2954:2954))
          (PORT PINY2 (2744:2744:2744)(2978:2978:2978))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2681_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1108:1263:1422)(1158:1309:1463))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2681_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2700:2921:3148)(2832:3035:3243))
          (PORT CINY2 (1422:1422:1422)(1464:1464:1464))
          (PORT PINY2 (1422:1422:1422)(1466:1466:1466))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2682_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1122:1250:1378)(1132:1246:1363))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2682_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1481:1641:1805)(1530:1674:1821))
          (PORT CINY2 (5496:5496:5496)(5976:5976:5976))
          (PORT PINY2 (5605:5605:5605)(6055:6055:6055))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (338:388:439)(321:363:405))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2683_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2873:3182:3500)(2993:3289:3590))
          (PORT CINY2 (7773:7773:7773)(8202:8202:8202))
          (PORT PINY2 (7894:7894:7894)(8332:8332:8332))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x127y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2684_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2571:2863:3160)(2729:3001:3279))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2684_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1898:2079:2262)(1968:2123:2284))
          (PORT CINY2 (6942:6942:6942)(7404:7404:7404))
          (PORT PINY2 (7061:7061:7061)(7515:7515:7515))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x111y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2685_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1773:1949:2130)(1814:1977:2145))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2685_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1937:2144:2354)(2044:2235:2431))
          (PORT CINY2 (5568:5568:5568)(6032:6032:6032))
          (PORT PINY2 (5675:5675:5675)(6113:6113:6113))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2686_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (559:654:749)(530:599:671))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2686_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2678:2946:3220)(2839:3088:3345))
          (PORT CINY2 (5871:5871:5871)(6246:6246:6246))
          (PORT PINY2 (5966:5966:5966)(6336:6336:6336))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x104y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2687_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (970:1093:1218)(997:1115:1235))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2687_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2349:2547:2749)(2455:2636:2821))
          (PORT CINY2 (2466:2466:2466)(2536:2536:2536))
          (PORT PINY2 (2480:2480:2480)(2560:2560:2560))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x109y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2688_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1040:1188:1336)(1052:1197:1343))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2688_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2063:2295:2534)(2134:2349:2568))
          (PORT CINY2 (4926:4926:4926)(5316:5316:5316))
          (PORT PINY2 (5015:5015:5015)(5385:5385:5385))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2689_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (597:679:762)(603:681:761))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2689_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2848:3126:3413)(2970:3226:3485))
          (PORT CINY2 (1158:1158:1158)(1172:1172:1172))
          (PORT PINY2 (1151:1151:1151)(1169:1169:1169))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2690_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1031:1177:1326)(1061:1200:1343))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2690_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2864:3161:3469)(3006:3289:3576))
          (PORT CINY2 (7086:7086:7086)(7516:7516:7516))
          (PORT PINY2 (7201:7201:7201)(7631:7631:7631))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2691_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (744:851:962)(758:858:958))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2691_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2762:3020:3283)(2928:3176:3430))
          (PORT CINY2 (7488:7488:7488)(7872:7872:7872))
          (PORT PINY2 (7599:7599:7599)(7997:7997:7997))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2692_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (755:853:953)(758:845:933))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2692_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2316:2573:2836)(2431:2672:2919))
          (PORT CINY2 (5883:5883:5883)(6342:6342:6342))
          (PORT PINY2 (5992:5992:5992)(6430:6430:6430))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2693_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1981:2188:2400)(2006:2188:2376))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2693_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1814:2001:2193)(1891:2062:2237))
          (PORT CINY2 (6090:6090:6090)(6568:6568:6568))
          (PORT PINY2 (6204:6204:6204)(6660:6660:6660))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x109y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2694_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1078:1203:1331)(1077:1186:1299))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2694_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2167:2363:2565)(2274:2455:2639))
          (PORT CINY2 (3957:3957:3957)(4194:4194:4194))
          (PORT PINY2 (4012:4012:4012)(4246:4246:4246))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2695_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (563:644:727)(573:650:729))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2695_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2348:2550:2759)(2448:2636:2828))
          (PORT CINY2 (1866:1866:1866)(1896:1896:1896))
          (PORT PINY2 (1868:1868:1868)(1908:1908:1908))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2696_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (711:815:922)(701:790:880))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2696_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2946:3211:3479)(3103:3343:3591))
          (PORT CINY2 (4209:4209:4209)(4390:4390:4390))
          (PORT PINY2 (4257:4257:4257)(4449:4449:4449))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2697_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1434:1595:1759)(1493:1651:1816))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2697_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2598:2815:3037)(2740:2935:3136))
          (PORT CINY2 (1683:1683:1683)(1862:1862:1862))
          (PORT PINY2 (1708:1708:1708)(1866:1866:1866))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2698_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (403:466:531)(382:430:478))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2698_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2956:3284:3622)(3152:3475:3802))
          (PORT CINY2 (3894:3894:3894)(4340:4340:4340))
          (PORT PINY2 (3983:3983:3983)(4385:4385:4385))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2699_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (906:1018:1134)(908:1013:1122))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2699_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3050:3371:3703)(3211:3520:3834))
          (PORT CINY2 (7236:7236:7236)(7676:7676:7676))
          (PORT PINY2 (7354:7354:7354)(7794:7794:7794))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y118
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2700_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (563:648:734)(576:656:737))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2700_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1623:1808:1997)(1725:1903:2085))
          (PORT CINY2 (5481:5481:5481)(5986:5986:5986))
          (PORT PINY2 (5594:5594:5594)(6064:6064:6064))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2701_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (566:658:751)(573:661:751))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2701_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1462:1633:1807)(1526:1683:1845))
          (PORT CINY2 (4902:4902:4902)(5384:5384:5384))
          (PORT PINY2 (5006:5006:5006)(5450:5450:5450))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2702_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1413:1576:1742)(1412:1558:1707))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2702_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1812:1997:2186)(1898:2068:2241))
          (PORT CINY2 (3495:3495:3495)(3878:3878:3878))
          (PORT PINY2 (3570:3570:3570)(3916:3916:3916))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2703_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (929:1038:1150)(916:1013:1111))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2703_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2394:2657:2927)(2495:2737:2982))
          (PORT CINY2 (2526:2526:2526)(2756:2756:2756))
          (PORT PINY2 (2567:2567:2567)(2777:2777:2777))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2704_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1387:1556:1729)(1410:1561:1715))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2704_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1973:2175:2384)(2017:2198:2381))
          (PORT CINY2 (3381:3381:3381)(3746:3746:3746))
          (PORT PINY2 (3452:3452:3452)(3782:3782:3782))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1240:1416:1595)(1266:1429:1597))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2705_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2530:2789:3051)(2636:2868:3106))
          (PORT CINY2 (2382:2382:2382)(2644:2644:2644))
          (PORT PINY2 (2427:2427:2427)(2661:2661:2661))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2706_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (904:1043:1184)(931:1062:1194))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2706_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2033:2245:2463)(2105:2295:2488))
          (PORT CINY2 (2937:2937:2937)(3314:3314:3314))
          (PORT PINY2 (3006:3006:3006)(3340:3340:3340))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2707_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1261:1402:1548)(1324:1454:1587))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2707_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1335:1473:1615)(1398:1525:1654))
          (PORT CINY2 (4725:4725:4725)(5138:5138:5138))
          (PORT PINY2 (4816:4816:4816)(5202:5202:5202))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2708_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1649:1852:2060)(1716:1917:2125))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2708_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2103:2273:2445)(2200:2350:2505))
          (PORT CINY2 (2529:2529:2529)(2650:2650:2650))
          (PORT PINY2 (2552:2552:2552)(2674:2674:2674))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (743:842:943)(736:825:915))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2709_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2386:2644:2906)(2532:2780:3035))
          (PORT CINY2 (4101:4101:4101)(4566:4566:4566))
          (PORT PINY2 (4195:4195:4195)(4615:4615:4615))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2710_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1135:1271:1411)(1182:1318:1456))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2710_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3758:4126:4502)(4008:4360:4722))
          (PORT CINY2 (1926:1926:1926)(2116:2116:2116))
          (PORT PINY2 (1955:1955:1955)(2125:2125:2125))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2711_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1532:1724:1921)(1635:1814:1996))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2711_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3258:3543:3840)(3451:3728:4009))
          (PORT CINY2 (1593:1593:1593)(1662:1662:1662))
          (PORT PINY2 (1599:1599:1599)(1667:1667:1667))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2712_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (569:656:744)(573:655:740))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2712_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2382:2642:2908)(2484:2721:2964))
          (PORT CINY2 (2754:2754:2754)(3020:3020:3020))
          (PORT PINY2 (2803:2803:2803)(3045:3045:3045))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2713_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (797:912:1029)(796:897:999))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2713_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2525:2751:2985)(2645:2861:3081))
          (PORT CINY2 (1716:1716:1716)(1736:1736:1736))
          (PORT PINY2 (1715:1715:1715)(1745:1745:1745))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x109y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2714_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1278:1439:1605)(1295:1438:1585))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2714_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1481:1641:1805)(1530:1674:1821))
          (PORT CINY2 (5496:5496:5496)(5976:5976:5976))
          (PORT PINY2 (5605:5605:5605)(6055:6055:6055))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2715_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1771:1988:2209)(1845:2056:2273))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2715_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2449:2692:2942)(2583:2820:3062))
          (PORT CINY2 (7344:7344:7344)(7760:7760:7760))
          (PORT PINY2 (7459:7459:7459)(7881:7881:7881))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2716_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1876:2136:2399)(1937:2180:2428))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2716_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2712:3000:3297)(2857:3137:3422))
          (PORT CINY2 (6399:6399:6399)(6830:6830:6830))
          (PORT PINY2 (6508:6508:6508)(6930:6930:6930))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x113y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (417:482:548)(386:433:482))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2717_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2107:2339:2577)(2195:2407:2624))
          (PORT CINY2 (5754:5754:5754)(6220:6220:6220))
          (PORT PINY2 (5863:5863:5863)(6305:6305:6305))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2718_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (950:1081:1215)(989:1122:1256))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2718_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2276:2473:2673)(2392:2567:2746))
          (PORT CINY2 (5529:5529:5529)(5850:5850:5850))
          (PORT PINY2 (5612:5612:5612)(5934:5934:5934))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2719_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2578:2876:3181)(2711:2993:3281))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2719_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2822:3086:3358)(2967:3223:3483))
          (PORT CINY2 (2673:2673:2673)(2762:2762:2762))
          (PORT PINY2 (2692:2692:2692)(2790:2790:2790))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x109y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2720_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1309:1462:1620)(1359:1513:1672))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2720_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2392:2640:2892)(2555:2803:3055))
          (PORT CINY2 (4812:4812:4812)(5184:5184:5184))
          (PORT PINY2 (4897:4897:4897)(5251:5251:5251))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2721_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1164:1304:1448)(1194:1331:1469))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2721_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2690:2939:3196)(2805:3037:3272))
          (PORT CINY2 (1530:1530:1530)(1548:1548:1548))
          (PORT PINY2 (1527:1527:1527)(1553:1553:1553))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x127y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2722_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2882:3189:3504)(3045:3331:3623))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2722_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1924:2106:2293)(1991:2150:2313))
          (PORT CINY2 (6714:6714:6714)(7140:7140:7140))
          (PORT PINY2 (6825:6825:6825)(7247:7247:7247))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x134y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1396:1559:1728)(1410:1557:1707))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2723_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3053:3388:3732)(3176:3500:3829))
          (PORT CINY2 (7023:7023:7023)(7402:7402:7402))
          (PORT PINY2 (7129:7129:7129)(7517:7517:7517))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x114y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2724_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1241:1408:1578)(1272:1437:1606))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2724_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2496:2777:3064)(2622:2889:3163))
          (PORT CINY2 (5733:5733:5733)(6182:6182:6182))
          (PORT PINY2 (5839:5839:5839)(6267:6267:6267))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2725_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1401:1565:1733)(1454:1603:1756))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2725_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2316:2573:2836)(2431:2672:2919))
          (PORT CINY2 (5883:5883:5883)(6342:6342:6342))
          (PORT PINY2 (5992:5992:5992)(6430:6430:6430))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2726_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1469:1635:1806)(1526:1687:1852))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2726_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2228:2459:2696)(2326:2539:2756))
          (PORT CINY2 (3549:3549:3549)(3790:3790:3790))
          (PORT PINY2 (3601:3601:3601)(3833:3833:3833))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2727_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (380:444:508)(351:400:451))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2727_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2322:2521:2728)(2411:2588:2767))
          (PORT CINY2 (1830:1830:1830)(1868:1868:1868))
          (PORT PINY2 (1833:1833:1833)(1879:1879:1879))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2728_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (609:687:767)(605:673:744))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2728_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2831:3103:3380)(2974:3237:3504))
          (PORT CINY2 (4044:4044:4044)(4240:4240:4240))
          (PORT PINY2 (4093:4093:4093)(4295:4295:4295))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2729_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (567:646:725)(582:658:736))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2729_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3349:3656:3971)(3583:3881:4188))
          (PORT CINY2 (2055:2055:2055)(2238:2238:2238))
          (PORT PINY2 (2084:2084:2084)(2250:2250:2250))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2730_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (926:1052:1180)(945:1063:1183))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2730_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1787:1970:2159)(1871:2037:2207))
          (PORT CINY2 (3879:3879:3879)(4350:4350:4350))
          (PORT PINY2 (3972:3972:3972)(4394:4394:4394))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x129y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2731_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (586:670:754)(582:659:737))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2731_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2486:2735:2993)(2583:2812:3044))
          (PORT CINY2 (6786:6786:6786)(7196:7196:7196))
          (PORT PINY2 (6895:6895:6895)(7305:7305:7305))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2732_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (876:1016:1156)(887:1011:1136))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2732_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (1902:2107:2318)(1990:2172:2359))
          (PORT CINY2 (6111:6111:6111)(6606:6606:6606))
          (PORT PINY2 (6228:6228:6228)(6698:6698:6698))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x106y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2733_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1227:1399:1573)(1270:1435:1601))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2733_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (1805:2010:2222)(1889:2085:2285))
          (PORT CINY2 (5103:5103:5103)(5562:5562:5562))
          (PORT PINY2 (5205:5205:5205)(5633:5633:5633))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2734_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (905:1029:1155)(902:1008:1118))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2734_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2179:2413:2652)(2296:2522:2752))
          (PORT CINY2 (3195:3195:3195)(3558:3558:3558))
          (PORT PINY2 (3264:3264:3264)(3590:3590:3590))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2735_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1041:1173:1310)(1032:1148:1267))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2735_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2301:2526:2760)(2414:2626:2843))
          (PORT CINY2 (2712:2712:2712)(2944:2944:2944))
          (PORT PINY2 (2755:2755:2755)(2969:2969:2969))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2736_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (778:879:983)(798:893:989))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2736_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2135:2337:2542)(2242:2424:2611))
          (PORT CINY2 (3039:3039:3039)(3350:3350:3350))
          (PORT PINY2 (3098:3098:3098)(3380:3380:3380))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2737_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (737:851:967)(758:858:960))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2737_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2427:2650:2881)(2558:2768:2981))
          (PORT CINY2 (2661:2661:2661)(2926:2926:2926))
          (PORT PINY2 (2709:2709:2709)(2949:2949:2949))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2738_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (558:642:728)(554:625:697))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2738_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1699:1873:2053)(1783:1949:2119))
          (PORT SR (2370:2620:2878)(2448:2683:2921))
          (PORT CINY2 (2709:2709:2709)(3050:3050:3050))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (584:666:749)(596:672:748))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2739_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1710:1913:2120)(1747:1933:2125))
          (PORT SR (2847:3173:3508)(3025:3337:3656))
          (PORT CINY2 (4125:4125:4125)(4498:4498:4498))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2740_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1112:1254:1401)(1178:1323:1471))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2740_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1842:2021:2203)(1887:2054:2224))
          (PORT SR (4076:4478:4894)(4385:4793:5209))
          (PORT CINY2 (2799:2799:2799)(2990:2990:2990))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2741_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (904:1029:1159)(932:1050:1170))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2741_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2317:2545:2780)(2409:2624:2847))
          (PORT SR (2048:2253:2466)(2153:2347:2544))
          (PORT CINY2 (3480:3480:3480)(3888:3888:3888))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2742_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1291:1458:1627)(1350:1501:1656))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2742_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2514:2762:3015)(2660:2893:3134))
          (PORT SR (2600:2821:3047)(2710:2905:3103))
          (PORT CINY2 (1542:1542:1542)(1644:1644:1644))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2743_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1063:1199:1337)(1064:1191:1319))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2743_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1723:1910:2102)(1782:1951:2124))
          (PORT SR (2951:3219:3492)(3122:3374:3635))
          (PORT CINY2 (2634:2634:2634)(2840:2840:2840))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2745_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1762:1990:2226)(1819:2048:2282))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2745_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2353:2574:2798)(2475:2684:2900))
          (PORT SR (2480:2674:2874)(2595:2768:2944))
          (PORT CINY2 (1365:1365:1365)(1398:1398:1398))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x114y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2746_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (537:621:707)(507:576:646))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2746_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2536:2816:3102)(2681:2948:3221))
          (PORT SR (1833:2014:2197)(1921:2085:2254))
          (PORT CINY2 (5790:5790:5790)(6248:6248:6248))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2748_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1321:1483:1648)(1338:1469:1604))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2748_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2259:2501:2749)(2374:2610:2851))
          (PORT SR (2352:2588:2831)(2470:2682:2898))
          (PORT CINY2 (7143:7143:7143)(7582:7582:7582))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2749_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1333:1507:1683)(1382:1536:1695))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2749_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2134:2364:2600)(2234:2445:2661))
          (PORT SR (1858:2041:2227)(1940:2106:2276))
          (PORT CINY2 (5862:5862:5862)(6304:6304:6304))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x127y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2750_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1348:1507:1668)(1374:1514:1658))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2750_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2390:2614:2847)(2476:2690:2909))
          (PORT SR (2609:2835:3066)(2747:2956:3169))
          (PORT CINY2 (5688:5688:5688)(5952:5952:5952))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x111y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2752_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1230:1369:1513)(1289:1416:1545))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2752_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1576:1778:1985)(1586:1763:1946))
          (PORT SR (2326:2580:2841)(2439:2676:2917))
          (PORT CINY2 (5055:5055:5055)(5438:5438:5438))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2753_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (897:1024:1154)(922:1039:1159))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2753_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2457:2704:2958)(2593:2827:3066))
          (PORT SR (2532:2756:2984)(2660:2866:3075))
          (PORT CINY2 (2022:2022:2022)(2104:2104:2104))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2756_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1047:1186:1329)(1058:1183:1312))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2756_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2024:2240:2461)(2081:2287:2497))
          (PORT SR (2329:2549:2774)(2458:2662:2871))
          (PORT CINY2 (5256:5256:5256)(5616:5616:5616))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2757_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1372:1540:1711)(1426:1581:1737))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2757_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2333:2573:2819)(2402:2620:2842))
          (PORT SR (2194:2414:2641)(2267:2470:2676))
          (PORT CINY2 (6042:6042:6042)(6444:6444:6444))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2758_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (775:869:965)(781:865:950))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2758_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2223:2457:2696)(2308:2525:2749))
          (PORT SR (2484:2708:2937)(2602:2812:3025))
          (PORT CINY2 (4344:4344:4344)(4560:4560:4560))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2759_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1209:1357:1508)(1282:1430:1580))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2759_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1700:1860:2022)(1746:1888:2033))
          (PORT SR (1843:1966:2094)(1899:2004:2110))
          (PORT CINY2 (2088:2088:2088)(2112:2112:2112))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2761_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (998:1145:1293)(1029:1165:1305))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2761_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1665:1820:1978)(1696:1836:1979))
          (PORT SR (4261:4686:5126)(4590:5025:5468))
          (PORT CINY2 (2949:2949:2949)(3150:3150:3150))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2762_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1421:1617:1816)(1488:1683:1884))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2762_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2297:2512:2731)(2367:2567:2774))
          (PORT SR (3292:3659:4035)(3485:3856:4232))
          (PORT CINY2 (4059:4059:4059)(4490:4490:4490))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x125y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2763_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1079:1215:1353)(1113:1242:1373))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2763_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1817:1993:2174)(1910:2079:2254))
          (PORT SR (1929:2112:2301)(2024:2194:2366))
          (PORT CINY2 (6585:6585:6585)(7018:7018:7018))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2764_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1130:1293:1459)(1166:1318:1474))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2764_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2475:2759:3048)(2592:2854:3122))
          (PORT SR (2015:2251:2495)(2101:2318:2540))
          (PORT CINY2 (5433:5433:5433)(5862:5862:5862))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x104y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2765_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1334:1490:1650)(1400:1557:1718))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2765_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1484:1635:1791)(1546:1687:1830))
          (PORT SR (4318:4801:5292)(4656:5157:5668))
          (PORT CINY2 (4803:4803:4803)(5242:5242:5242))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2766_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1418:1593:1770)(1477:1640:1809))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2766_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1756:1933:2114)(1846:2016:2191))
          (PORT SR (2732:3028:3332)(2863:3151:3442))
          (PORT CINY2 (3609:3609:3609)(4010:4010:4010))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2767_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (757:855:954)(743:831:922))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2767_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (949:1036:1126)(947:1025:1104))
          (PORT SR (2309:2534:2764)(2408:2610:2817))
          (PORT CINY2 (2853:2853:2853)(3162:3162:3162))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x89y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2768_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1034:1177:1324)(1071:1200:1330))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2768_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1682:1854:2031)(1782:1946:2115))
          (PORT SR (2005:2206:2414)(2053:2232:2413))
          (PORT CINY2 (3009:3009:3009)(3370:3370:3370))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2769_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2319:2611:2907)(2432:2701:2977))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2769_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1756:1977:2205)(1841:2057:2280))
          (PORT SR (2374:2603:2836)(2500:2712:2932))
          (PORT CINY2 (3396:3396:3396)(3736:3736:3736))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2770_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1062:1209:1360)(1097:1234:1375))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2770_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1831:2005:2185)(1913:2079:2249))
          (PORT SR (1983:2195:2409)(2056:2245:2436))
          (PORT CINY2 (3165:3165:3165)(3578:3578:3578))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2771_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (873:985:1099)(853:945:1039))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2771_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1588:1768:1953)(1673:1854:2039))
          (PORT SR (1535:1703:1875)(1597:1745:1894))
          (PORT CINY2 (4554:4554:4554)(4940:4940:4940))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x100y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2772_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1347:1499:1653)(1407:1549:1693))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2772_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2023:2206:2392)(2059:2218:2383))
          (PORT SR (3175:3493:3822)(3354:3655:3961))
          (PORT CINY2 (2151:2151:2151)(2226:2226:2226))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2773_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (604:676:750)(603:666:731))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2773_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1925:2103:2286)(2013:2185:2362))
          (PORT SR (1967:2180:2398)(2036:2225:2418))
          (PORT CINY2 (3393:3393:3393)(3842:3842:3842))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2774_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (732:846:961)(708:794:881))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2774_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1861:2048:2240)(1932:2101:2274))
          (PORT SR (3087:3358:3636)(3267:3526:3791))
          (PORT CINY2 (1434:1434:1434)(1560:1560:1560))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1200:1371:1545)(1217:1367:1519))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2775_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1850:2031:2217)(1935:2103:2276))
          (PORT SR (2233:2444:2660)(2312:2494:2680))
          (PORT CINY2 (2226:2226:2226)(2436:2436:2436))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2776_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (526:609:693)(500:568:637))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2776_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1911:2111:2317)(1999:2193:2391))
          (PORT SR (2064:2242:2426)(2152:2312:2474))
          (PORT CINY2 (2505:2505:2505)(2718:2718:2718))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2777_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (609:683:758)(611:676:741))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2777_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2309:2532:2761)(2431:2637:2848))
          (PORT SR (3014:3313:3619)(3182:3460:3742))
          (PORT CINY2 (2136:2136:2136)(2236:2236:2236))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2778_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (892:1026:1165)(900:1020:1143))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2778_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2356:2596:2842)(2436:2659:2888))
          (PORT SR (1641:1804:1971)(1708:1852:1999))
          (PORT CINY2 (6240:6240:6240)(6728:6728:6728))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2779_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (888:989:1091)(877:963:1050))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2779_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2009:2224:2443)(2122:2318:2519))
          (PORT SR (2509:2771:3041)(2588:2829:3074))
          (PORT CINY2 (7473:7473:7473)(7882:7882:7882))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2780_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (959:1054:1151)(962:1040:1120))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2780_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2187:2440:2698)(2285:2515:2748))
          (PORT SR (2468:2720:2980)(2590:2825:3062))
          (PORT CINY2 (7716:7716:7716)(8136:8136:8136))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x111y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2781_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1317:1475:1639)(1335:1485:1640))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2781_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1914:2121:2333)(1956:2142:2333))
          (PORT SR (2254:2516:2785)(2375:2629:2889))
          (PORT CINY2 (5454:5454:5454)(5900:5900:5900))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2782_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1294:1456:1623)(1323:1467:1614))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2782_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1652:1838:2028)(1716:1892:2072))
          (PORT SR (2352:2573:2798)(2469:2664:2865))
          (PORT CINY2 (5943:5943:5943)(6302:6302:6302))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x106y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2783_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1113:1247:1386)(1153:1283:1417))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2783_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2051:2235:2423)(2115:2284:2457))
          (PORT SR (2649:2889:3137)(2784:3013:3245))
          (PORT CINY2 (2823:2823:2823)(2922:2922:2922))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2784_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1717:1933:2153)(1743:1945:2150))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2784_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1706:1938:2174)(1704:1908:2117))
          (PORT SR (2489:2763:3044)(2621:2874:3135))
          (PORT CINY2 (5127:5127:5127)(5494:5494:5494))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2785_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (749:854:961)(753:848:946))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2785_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2514:2762:3015)(2660:2893:3134))
          (PORT SR (2600:2821:3047)(2710:2905:3103))
          (PORT CINY2 (1542:1542:1542)(1644:1644:1644))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2786_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1476:1635:1797)(1553:1695:1839))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2786_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2110:2363:2621)(2216:2460:2708))
          (PORT SR (2078:2276:2479)(2179:2367:2557))
          (PORT CINY2 (7272:7272:7272)(7704:7704:7704))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2787_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (674:751:829)(683:749:816))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2787_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1973:2195:2422)(2030:2233:2439))
          (PORT SR (2737:2997:3263)(2881:3121:3368))
          (PORT CINY2 (7431:7431:7431)(7806:7806:7806))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2788_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1040:1174:1310)(1093:1220:1348))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2788_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1972:2185:2403)(2075:2270:2471))
          (PORT SR (1719:1876:2035)(1788:1925:2066))
          (PORT CINY2 (6384:6384:6384)(6840:6840:6840))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2789_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1190:1327:1467)(1209:1332:1458))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2789_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1713:1870:2030)(1786:1932:2083))
          (PORT SR (1665:1823:1984)(1727:1865:2006))
          (PORT CINY2 (6519:6519:6519)(7010:7010:7010))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2790_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1093:1245:1399)(1095:1232:1371))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2790_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1753:1929:2110)(1829:1995:2166))
          (PORT SR (2404:2629:2860)(2515:2717:2923))
          (PORT CINY2 (4815:4815:4815)(5078:5078:5078))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2791_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1614:1835:2063)(1634:1830:2031))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2791_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1664:1818:1976)(1730:1872:2018))
          (PORT SR (2487:2713:2942)(2589:2791:2997))
          (PORT CINY2 (2559:2559:2559)(2630:2630:2630))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2792_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1387:1563:1742)(1404:1552:1702))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2792_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2036:2239:2447)(2115:2305:2500))
          (PORT SR (2874:3113:3354)(3017:3236:3461))
          (PORT CINY2 (4632:4632:4632)(4784:4784:4784))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2793_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (567:647:729)(583:661:740))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2793_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2124:2356:2594)(2241:2461:2686))
          (PORT SR (3350:3662:3980)(3576:3878:4191))
          (PORT CINY2 (2190:2190:2190)(2408:2408:2408))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x94y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2794_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (414:479:546)(404:460:516))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2794_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1985:2193:2406)(2081:2285:2494))
          (PORT SR (3151:3503:3866)(3366:3716:4071))
          (PORT CINY2 (4044:4044:4044)(4500:4500:4500))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x128y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2795_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1720:1936:2157)(1830:2050:2275))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2795_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1904:2080:2259)(1985:2148:2317))
          (PORT SR (2113:2319:2531)(2201:2387:2578))
          (PORT CINY2 (6864:6864:6864)(7300:7300:7300))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2796_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (780:879:979)(798:891:986))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2796_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2311:2534:2761)(2445:2651:2864))
          (PORT SR (1787:1970:2157)(1856:2022:2192))
          (PORT CINY2 (5625:5625:5625)(6098:6098:6098))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2797_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (753:859:966)(785:892:1001))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2797_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2556:2822:3094)(2648:2896:3148))
          (PORT SR (1599:1790:1986)(1659:1831:2007))
          (PORT CINY2 (4716:4716:4716)(5196:5196:5196))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2798_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (743:847:952)(783:892:1003))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2798_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2603:2870:3144)(2730:2985:3248))
          (PORT SR (3116:3463:3822)(3264:3601:3944))
          (PORT CINY2 (3852:3852:3852)(4264:4264:4264))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2799_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1131:1280:1430)(1190:1337:1486))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2799_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1303:1448:1595)(1311:1446:1584))
          (PORT SR (2381:2605:2837)(2496:2703:2916))
          (PORT CINY2 (2424:2424:2424)(2720:2720:2720))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2800_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (720:830:941)(734:835:938))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2800_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1986:2193:2405)(2038:2228:2423))
          (PORT SR (1993:2203:2417)(2094:2293:2495))
          (PORT CINY2 (3345:3345:3345)(3718:3718:3718))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x86y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2801_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (854:964:1079)(825:918:1014))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2801_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1312:1450:1591)(1366:1503:1644))
          (PORT SR (2538:2792:3052)(2647:2877:3112))
          (PORT CINY2 (2331:2331:2331)(2626:2626:2626))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2802_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (601:691:782)(608:690:773))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2802_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1508:1681:1859)(1570:1727:1889))
          (PORT SR (2517:2791:3075)(2587:2841:3099))
          (PORT CINY2 (2802:2802:2802)(3144:3144:3144))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x103y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2803_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1250:1414:1583)(1278:1436:1596))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2803_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2086:2337:2593)(2161:2401:2647))
          (PORT SR (982:1074:1169)(997:1072:1148))
          (PORT CINY2 (4425:4425:4425)(4818:4818:4818))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2804_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1919:2161:2407)(1964:2191:2426))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2804_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2309:2532:2761)(2431:2637:2848))
          (PORT SR (3014:3313:3619)(3182:3460:3742))
          (PORT CINY2 (2136:2136:2136)(2236:2236:2236))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2805_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (955:1073:1194)(955:1066:1180))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2805_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1600:1759:1921)(1657:1806:1959))
          (PORT SR (2752:3054:3366)(2925:3220:3519))
          (PORT CINY2 (3744:3744:3744)(4180:4180:4180))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x90y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2806_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1205:1344:1485)(1245:1374:1508))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2806_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2381:2595:2814)(2529:2731:2940))
          (PORT SR (2480:2676:2876)(2588:2758:2932))
          (PORT CINY2 (1221:1221:1221)(1286:1286:1286))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2807_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1099:1256:1416)(1155:1311:1472))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2807_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2075:2309:2549)(2162:2384:2611))
          (PORT SR (2569:2790:3014)(2701:2899:3105))
          (PORT CINY2 (2334:2334:2334)(2520:2520:2520))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2808_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1212:1368:1528)(1206:1341:1478))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2808_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2254:2450:2649)(2322:2501:2684))
          (PORT SR (3376:3687:4009)(3593:3898:4208))
          (PORT CINY2 (2199:2199:2199)(2350:2350:2350))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x96y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2809_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (942:1066:1192)(976:1091:1208))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2809_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2011:2184:2360)(2104:2260:2421))
          (PORT SR (2669:2920:3181)(2780:3006:3236))
          (PORT CINY2 (1608:1608:1608)(1652:1652:1652))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x117y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2810_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (984:1105:1229)(1041:1154:1268))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2810_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2518:2782:3053)(2612:2861:3119))
          (PORT SR (1949:2157:2370)(2033:2218:2408))
          (PORT CINY2 (6183:6183:6183)(6662:6662:6662))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2811_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (853:971:1091)(852:949:1049))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2811_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2011:2240:2473)(2091:2293:2498))
          (PORT SR (2291:2519:2754)(2393:2600:2809))
          (PORT CINY2 (7866:7866:7866)(8296:8296:8296))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2812_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1365:1542:1722)(1418:1596:1775))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2812_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1992:2209:2431)(2107:2323:2545))
          (PORT SR (2493:2764:3042)(2571:2819:3072))
          (PORT CINY2 (7101:7101:7101)(7506:7506:7506))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x110y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2813_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (875:1004:1136)(874:984:1096))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2813_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2487:2734:2986)(2637:2870:3110))
          (PORT SR (1969:2177:2390)(2054:2248:2446))
          (PORT CINY2 (5475:5475:5475)(5938:5938:5938))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x126y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2814_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1698:1877:2062)(1732:1895:2063))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2814_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1909:2094:2283)(1954:2124:2300))
          (PORT SR (2467:2688:2912)(2577:2773:2977))
          (PORT CINY2 (5880:5880:5880)(6188:6188:6188))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2815_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1099:1234:1373)(1117:1243:1374))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2815_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2039:2212:2388)(2102:2255:2413))
          (PORT SR (2298:2498:2703)(2408:2584:2763))
          (PORT CINY2 (2787:2787:2787)(2894:2894:2894))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2816_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1542:1750:1962)(1640:1843:2053))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2816_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1578:1731:1888)(1606:1741:1880))
          (PORT SR (2372:2595:2824)(2510:2718:2931))
          (PORT CINY2 (5535:5535:5535)(5898:5898:5898))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x95y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2817_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1248:1405:1564)(1282:1432:1585))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2817_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2224:2437:2655)(2299:2495:2696))
          (PORT SR (3408:3722:4043)(3620:3925:4237))
          (PORT CINY2 (1971:1971:1971)(2086:2086:2086))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2818_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1652:1838:2028)(1700:1862:2030))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2818_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2381:2659:2944)(2485:2740:3000))
          (PORT SR (2579:2855:3138)(2670:2924:3183))
          (PORT CINY2 (7509:7509:7509)(7910:7910:7910))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x138y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2819_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (376:430:485)(350:392:435))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2819_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1771:1952:2137)(1794:1950:2110))
          (PORT SR (2579:2813:3052)(2725:2946:3173))
          (PORT CINY2 (7338:7338:7338)(7712:7712:7712))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2820_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1209:1349:1492)(1255:1387:1519))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2820_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1991:2195:2405)(2071:2262:2458))
          (PORT SR (2041:2250:2461)(2135:2322:2513))
          (PORT CINY2 (6627:6627:6627)(7094:7094:7094))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2821_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (720:793:868)(716:779:844))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2821_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1639:1792:1949)(1702:1841:1986))
          (PORT SR (2026:2232:2441)(2122:2305:2494))
          (PORT CINY2 (6348:6348:6348)(6812:6812:6812))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x119y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2822_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1264:1438:1616)(1282:1432:1586))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2822_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1835:2062:2293)(1888:2092:2301))
          (PORT SR (2306:2506:2710)(2408:2591:2777))
          (PORT CINY2 (5001:5001:5001)(5266:5266:5266))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x106y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2823_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1166:1336:1508)(1176:1326:1482))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2823_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2154:2347:2546)(2216:2395:2579))
          (PORT SR (2329:2527:2732)(2418:2592:2769))
          (PORT CINY2 (2481:2481:2481)(2526:2526:2526))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2824_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1469:1637:1808)(1527:1675:1829))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2824_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2090:2298:2510)(2178:2368:2562))
          (PORT SR (3032:3293:3558)(3193:3433:3681))
          (PORT CINY2 (4389:4389:4389)(4530:4530:4530))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2825_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (551:629:709)(543:614:686))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2825_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1942:2150:2364)(2032:2225:2422))
          (PORT SR (3170:3458:3752)(3370:3645:3930))
          (PORT CINY2 (2040:2040:2040)(2248:2248:2248))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2826_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (723:823:926)(743:840:938))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2826_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2337:2564:2795)(2408:2616:2830))
          (PORT SR (3800:4233:4679)(4045:4478:4919))
          (PORT CINY2 (4173:4173:4173)(4622:4622:4622))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x130y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2827_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (704:786:870)(711:781:851))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2827_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2092:2307:2526)(2215:2420:2634))
          (PORT SR (2673:2946:3229)(2794:3050:3310))
          (PORT CINY2 (6936:6936:6936)(7356:7356:7356))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x114y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2828_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (609:682:757)(610:674:739))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2828_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2219:2446:2675)(2340:2548:2763))
          (PORT SR (1926:2133:2346)(2003:2188:2377))
          (PORT CINY2 (5904:5904:5904)(6380:6380:6380))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2829_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1297:1443:1592)(1329:1465:1603))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2829_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2514:2774:3041)(2586:2820:3059))
          (PORT SR (1242:1386:1533)(1289:1416:1546))
          (PORT CINY2 (4845:4845:4845)(5318:5318:5318))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2830_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1146:1291:1440)(1162:1296:1433))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2830_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2460:2717:2980)(2535:2766:3006))
          (PORT SR (1719:1900:2089)(1799:1967:2139))
          (PORT CINY2 (4074:4074:4074)(4480:4480:4480))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2831_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (560:636:712)(549:617:688))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2831_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1626:1811:2000)(1693:1872:2058))
          (PORT SR (2196:2431:2671)(2285:2494:2708))
          (PORT CINY2 (2904:2904:2904)(3180:3180:3180))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x90y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2832_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1359:1514:1670)(1374:1513:1655))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2832_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1467:1633:1801)(1508:1668:1831))
          (PORT SR (2188:2386:2591)(2294:2473:2657))
          (PORT CINY2 (2874:2874:2874)(3200:3200:3200))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2833_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1842:2070:2301)(1957:2168:2384))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2833_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1291:1427:1567)(1336:1467:1604))
          (PORT SR (2360:2594:2832)(2465:2671:2883))
          (PORT CINY2 (2832:2832:2832)(3124:3124:3124))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x90y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2834_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (572:658:746)(552:615:680))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2834_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1679:1881:2085)(1712:1919:2130))
          (PORT SR (2498:2745:2998)(2624:2848:3077))
          (PORT CINY2 (2931:2931:2931)(3266:3266:3266))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2835_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1608:1824:2046)(1666:1875:2090))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2835_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1918:2124:2335)(2007:2207:2410))
          (PORT SR (1682:1841:2006)(1757:1899:2044))
          (PORT CINY2 (5691:5691:5691)(6106:6106:6106))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x103y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2836_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1574:1747:1921)(1613:1765:1921))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2836_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1498:1670:1844)(1533:1696:1862))
          (PORT SR (3085:3389:3701)(3263:3551:3844))
          (PORT CINY2 (2658:2658:2658)(2772:2772:2772))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2837_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (961:1085:1214)(970:1089:1212))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2837_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2054:2295:2540)(2083:2306:2531))
          (PORT SR (2726:3024:3333)(2834:3117:3404))
          (PORT CINY2 (3552:3552:3552)(3944:3944:3944))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2838_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1093:1225:1361)(1115:1238:1365))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2838_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1958:2219:2481)(2033:2294:2559))
          (PORT SR (3603:3951:4306)(3829:4157:4495))
          (PORT CINY2 (1776:1776:1776)(1956:1956:1956))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2839_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1628:1839:2057)(1716:1929:2147))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2839_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1831:2057:2286)(1888:2091:2299))
          (PORT SR (2949:3247:3550)(3120:3394:3674))
          (PORT CINY2 (2592:2592:2592)(2764:2764:2764))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2841_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1562:1753:1947)(1626:1811:2000))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2841_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2120:2333:2553)(2165:2354:2549))
          (PORT SR (2486:2708:2939)(2591:2795:3001))
          (PORT CINY2 (1773:1773:1773)(1802:1802:1802))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x112y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2842_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (614:684:756)(609:670:733))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2842_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1816:2035:2257)(1884:2086:2292))
          (PORT SR (2447:2734:3028)(2593:2875:3163))
          (PORT CINY2 (5604:5604:5604)(6060:6060:6060))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x129y106
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2844_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1636:1839:2044)(1680:1859:2042))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2844_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1914:2112:2312)(2013:2200:2392))
          (PORT SR (2340:2576:2819)(2449:2661:2876))
          (PORT CINY2 (6843:6843:6843)(7262:7262:7262))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x115y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2845_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1358:1547:1739)(1410:1596:1784))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2845_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2256:2507:2764)(2294:2521:2754))
          (PORT SR (2030:2237:2447)(2127:2320:2517))
          (PORT CINY2 (5712:5712:5712)(6144:6144:6144))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2846_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (573:658:744)(578:658:739))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2846_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1591:1800:2011)(1644:1832:2024))
          (PORT SR (2623:2872:3126)(2743:2972:3205))
          (PORT CINY2 (5130:5130:5130)(5388:5388:5388))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2848_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1087:1234:1384)(1104:1244:1384))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2848_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1118:1254:1395)(1169:1314:1461))
          (PORT SR (1870:2046:2226)(1943:2100:2261))
          (PORT CINY2 (4584:4584:4584)(4920:4920:4920))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2849_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1187:1353:1523)(1194:1340:1490))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2849_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1968:2155:2349)(2012:2178:2349))
          (PORT SR (2181:2354:2533)(2255:2404:2556))
          (PORT CINY2 (2052:2052:2052)(2084:2084:2084))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2852_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1542:1764:1990)(1570:1773:1983))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2852_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1840:2051:2265)(1962:2163:2369))
          (PORT SR (1707:1869:2036)(1777:1922:2069))
          (PORT CINY2 (5784:5784:5784)(6200:6200:6200))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2853_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1356:1534:1714)(1433:1596:1761))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2853_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1593:1761:1930)(1671:1826:1984))
          (PORT SR (2362:2607:2861)(2438:2663:2890))
          (PORT CINY2 (6228:6228:6228)(6632:6632:6632))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x113y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2854_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (751:846:944)(751:832:916))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2854_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1890:2094:2302)(2003:2197:2394))
          (PORT SR (2410:2636:2865)(2506:2708:2914))
          (PORT CINY2 (4215:4215:4215)(4438:4438:4438))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2855_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (580:678:778)(570:648:728))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2855_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1482:1613:1749)(1517:1630:1747))
          (PORT SR (2496:2717:2946)(2598:2798:3001))
          (PORT CINY2 (2331:2331:2331)(2366:2366:2366))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2857_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (921:1042:1166)(941:1057:1174))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2857_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2202:2475:2753)(2301:2558:2821))
          (PORT SR (3326:3672:4024)(3537:3864:4198))
          (PORT CINY2 (2892:2892:2892)(3084:3084:3084))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x95y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2858_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1515:1716:1922)(1547:1735:1925))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2858_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1864:2079:2299)(1879:2073:2270))
          (PORT SR (1816:2000:2189)(1907:2077:2250))
          (PORT CINY2 (3795:3795:3795)(4198:4198:4198))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2860_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (787:894:1004)(816:923:1033))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2860_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1834:2050:2270)(1915:2122:2334))
          (PORT SR (4174:4667:5175)(4510:5009:5520))
          (PORT CINY2 (5082:5082:5082)(5524:5524:5524))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2861_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (881:1009:1141)(871:984:1099))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2861_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1816:2035:2257)(1884:2086:2292))
          (PORT SR (2447:2734:3028)(2593:2875:3163))
          (PORT CINY2 (5604:5604:5604)(6060:6060:6060))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2862_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (598:677:758)(601:677:755))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2862_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1580:1779:1981)(1618:1794:1974))
          (PORT SR (3254:3600:3951)(3468:3805:4150))
          (PORT CINY2 (3810:3810:3810)(4188:4188:4188))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2863_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (780:880:980)(794:883:972))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2863_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2014:2263:2516)(2093:2323:2559))
          (PORT SR (3140:3462:3790)(3332:3633:3940))
          (PORT CINY2 (2742:2742:2742)(2924:2924:2924))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2865_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1075:1202:1331)(1112:1227:1345))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2865_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1342:1500:1664)(1390:1551:1714))
          (PORT SR (1898:2081:2266)(1979:2141:2306))
          (PORT CINY2 (3240:3240:3240)(3528:3528:3528))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2866_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (723:828:934)(725:820:917))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2866_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1777:1999:2224)(1854:2084:2318))
          (PORT SR (2165:2390:2621)(2212:2409:2609))
          (PORT CINY2 (2823:2823:2823)(3182:3182:3182))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x103y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2867_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1438:1611:1788)(1469:1634:1804))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2867_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1248:1388:1530)(1288:1419:1553))
          (PORT SR (1000:1090:1183)(1011:1086:1162))
          (PORT CINY2 (4368:4368:4368)(4752:4752:4752))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2868_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1709:1892:2078)(1755:1914:2078))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2868_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1706:1883:2064)(1741:1905:2074))
          (PORT SR (2139:2318:2501)(2224:2376:2530))
          (PORT CINY2 (2637:2637:2637)(2734:2734:2734))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2869_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (573:655:738)(579:659:739))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2869_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2198:2447:2697)(2273:2522:2776))
          (PORT SR (1920:2129:2343)(1995:2184:2377))
          (PORT CINY2 (3765:3765:3765)(4218:4218:4218))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2870_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2037:2296:2564)(2133:2383:2641))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2870_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1712:1880:2053)(1722:1866:2013))
          (PORT SR (4099:4504:4917)(4406:4815:5233))
          (PORT CINY2 (2571:2571:2571)(2726:2726:2726))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2871_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (780:899:1022)(761:858:956))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2871_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1832:2032:2235)(1894:2070:2250))
          (PORT SR (3703:4065:4436)(3942:4295:4652))
          (PORT CINY2 (2163:2163:2163)(2322:2322:2322))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2872_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1222:1382:1546)(1286:1429:1577))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2872_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1872:2077:2285)(1931:2127:2328))
          (PORT SR (1859:2042:2231)(1929:2091:2255))
          (PORT CINY2 (3291:3291:3291)(3546:3546:3546))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2873_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1427:1601:1779)(1419:1574:1733))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2873_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2120:2333:2553)(2165:2354:2549))
          (PORT SR (2486:2708:2939)(2591:2795:3001))
          (PORT CINY2 (1773:1773:1773)(1802:1802:1802))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x113y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2874_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1387:1561:1737)(1477:1641:1808))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2874_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1570:1759:1952)(1616:1790:1966))
          (PORT SR (2165:2398:2634)(2251:2463:2681))
          (PORT CINY2 (5526:5526:5526)(5956:5956:5956))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2875_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (690:767:846)(701:765:829))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2875_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2373:2593:2818)(2493:2705:2921))
          (PORT SR (3113:3415:3723)(3319:3617:3921))
          (PORT CINY2 (7695:7695:7695)(8098:8098:8098))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x128y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2876_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1723:1958:2200)(1749:1956:2168))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2876_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1757:1934:2113)(1830:1992:2158))
          (PORT SR (2494:2744:3002)(2595:2825:3057))
          (PORT CINY2 (6693:6693:6693)(7102:7102:7102))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x112y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2877_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (797:893:992)(815:902:992))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2877_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2063:2258:2458)(2124:2308:2498))
          (PORT SR (2076:2306:2542)(2172:2381:2595))
          (PORT CINY2 (5661:5661:5661)(6126:6126:6126))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x124y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2878_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1417:1580:1748)(1485:1639:1795))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2878_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2009:2258:2510)(2112:2355:2603))
          (PORT SR (2623:2872:3124)(2761:2989:3223))
          (PORT CINY2 (5865:5865:5865)(6198:6198:6198))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2879_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1118:1270:1425)(1183:1332:1485))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2879_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1701:1863:2029)(1778:1929:2083))
          (PORT SR (2533:2752:2978)(2666:2874:3085))
          (PORT CINY2 (2688:2688:2688)(2752:2752:2752))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2880_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (733:810:889)(738:803:870))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2880_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1231:1382:1535)(1278:1418:1562))
          (PORT SR (2339:2561:2789)(2457:2662:2873))
          (PORT CINY2 (4656:4656:4656)(4976:4976:4976))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2881_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1372:1528:1688)(1413:1568:1727))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2881_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2041:2241:2446)(2137:2326:2516))
          (PORT SR (2550:2765:2989)(2677:2875:3077))
          (PORT CINY2 (1887:1887:1887)(1934:1934:1934))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2882_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1421:1601:1787)(1475:1650:1827))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2882_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2243:2496:2752)(2356:2597:2842))
          (PORT SR (2336:2577:2824)(2422:2650:2882))
          (PORT CINY2 (6915:6915:6915)(7318:7318:7318))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2883_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1640:1857:2080)(1725:1935:2150))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2883_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1646:1844:2043)(1737:1914:2095))
          (PORT SR (2403:2614:2829)(2526:2721:2921))
          (PORT CINY2 (7188:7188:7188)(7552:7552:7552))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2884_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (966:1084:1205)(993:1105:1219))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2884_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2256:2507:2764)(2294:2521:2754))
          (PORT SR (2030:2237:2447)(2127:2320:2517))
          (PORT CINY2 (5712:5712:5712)(6144:6144:6144))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2885_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1172:1308:1447)(1188:1314:1441))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2885_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1984:2197:2411)(2104:2308:2517))
          (PORT SR (2007:2208:2414)(2099:2280:2467))
          (PORT CINY2 (6255:6255:6255)(6718:6718:6718))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x114y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2886_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1670:1883:2103)(1724:1928:2137))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2886_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1602:1762:1924)(1678:1826:1977))
          (PORT SR (2474:2696:2925)(2597:2802:3012))
          (PORT CINY2 (4251:4251:4251)(4466:4466:4466))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x104y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2887_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (964:1081:1201)(985:1087:1192))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2887_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1518:1650:1787)(1571:1693:1818))
          (PORT SR (2024:2174:2330)(2107:2240:2375))
          (PORT CINY2 (2295:2295:2295)(2338:2338:2338))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2888_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1365:1508:1656)(1443:1578:1718))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2888_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2197:2411:2629)(2256:2452:2653))
          (PORT SR (2602:2812:3026)(2721:2902:3090))
          (PORT CINY2 (4281:4281:4281)(4446:4446:4446))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2889_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (915:1034:1155)(940:1055:1171))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2889_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1673:1872:2074)(1738:1938:2142))
          (PORT SR (3548:3883:4226)(3808:4142:4482))
          (PORT CINY2 (1977:1977:1977)(2134:2134:2134))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2890_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (946:1073:1202)(992:1123:1255))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2890_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1848:2067:2290)(1935:2161:2392))
          (PORT SR (2204:2438:2676)(2332:2553:2780))
          (PORT CINY2 (3951:3951:3951)(4406:4406:4406))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2891_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1697:1901:2110)(1753:1947:2145))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2891_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2064:2293:2526)(2163:2378:2597))
          (PORT SR (2554:2827:3107)(2663:2923:3187))
          (PORT CINY2 (7158:7158:7158)(7572:7572:7572))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2892_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1042:1194:1351)(1065:1206:1350))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2892_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2063:2258:2458)(2124:2308:2498))
          (PORT SR (2076:2306:2542)(2172:2381:2595))
          (PORT CINY2 (5661:5661:5661)(6126:6126:6126))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x108y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2893_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1129:1260:1395)(1165:1291:1419))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2893_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1672:1831:1992)(1711:1862:2016))
          (PORT SR (1456:1613:1775)(1510:1651:1796))
          (PORT CINY2 (5403:5403:5403)(5882:5882:5882))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2894_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (742:844:950)(762:864:968))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2894_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1816:2007:2203)(1844:2024:2207))
          (PORT SR (1528:1687:1852)(1588:1730:1875))
          (PORT CINY2 (4017:4017:4017)(4414:4414:4414))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2895_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1940:2129:2322)(2014:2187:2365))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2895_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1858:2074:2294)(1903:2107:2315))
          (PORT SR (1917:2094:2277)(2001:2159:2320))
          (PORT CINY2 (3105:3105:3105)(3358:3358:3358))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2896_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1569:1753:1939)(1650:1827:2007))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2896_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1115:1257:1402)(1148:1292:1438))
          (PORT SR (1688:1846:2007)(1762:1902:2045))
          (PORT CINY2 (3705:3705:3705)(3998:3998:3998))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2897_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (372:425:479)(348:390:433))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2897_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1887:2128:2372)(1926:2166:2410))
          (PORT SR (2390:2616:2848)(2498:2700:2904))
          (PORT CINY2 (2325:2325:2325)(2578:2578:2578))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2898_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1349:1521:1696)(1418:1579:1744))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2898_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1615:1803:1995)(1665:1846:2032))
          (PORT SR (2932:3197:3467)(3075:3329:3585))
          (PORT CINY2 (6111:6111:6111)(6346:6346:6346))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2899_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1197:1335:1475)(1225:1351:1481))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2899_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1819:2056:2299)(1911:2154:2402))
          (PORT SR (2843:3099:3363)(2976:3217:3464))
          (PORT CINY2 (6075:6075:6075)(6318:6318:6318))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x135y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2900_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (735:843:952)(723:815:909))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2900_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1824:2043:2264)(1881:2074:2273))
          (PORT SR (3227:3506:3792)(3409:3678:3952))
          (PORT CINY2 (5520:5520:5520)(5648:5648:5648))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2901_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (715:819:927)(730:828:929))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2901_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1254:1397:1544)(1258:1378:1504))
          (PORT SR (2352:2550:2752)(2443:2615:2792))
          (PORT CINY2 (5574:5574:5574)(5820:5820:5820))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2902_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1239:1405:1574)(1266:1423:1584))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2902_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1457:1620:1785)(1501:1642:1788))
          (PORT SR (3004:3259:3521)(3172:3417:3665))
          (PORT CINY2 (5205:5205:5205)(5338:5338:5338))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2903_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1314:1482:1653)(1333:1482:1638))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2903_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1639:1825:2014)(1703:1871:2044))
          (PORT SR (2831:3062:3299)(2985:3202:3422))
          (PORT CINY2 (5355:5355:5355)(5498:5498:5498))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2904_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (921:1055:1193)(915:1038:1162))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2904_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1575:1733:1893)(1598:1742:1890))
          (PORT SR (3176:3449:3727)(3335:3586:3847))
          (PORT CINY2 (5712:5712:5712)(5884:5884:5884))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2905_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1342:1512:1684)(1409:1568:1729))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2905_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1641:1827:2017)(1703:1873:2048))
          (PORT SR (3206:3488:3777)(3385:3660:3938))
          (PORT CINY2 (5148:5148:5148)(5272:5272:5272))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x115y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2906_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (722:831:942)(740:841:944))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2906_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2170:2388:2613)(2269:2464:2663))
          (PORT SR (2364:2589:2816)(2477:2676:2881))
          (PORT CINY2 (4971:4971:4971)(5286:5286:5286))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x113y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2907_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1457:1633:1813)(1469:1623:1781))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2907_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2064:2255:2451)(2152:2327:2507))
          (PORT SR (2334:2585:2843)(2439:2666:2900))
          (PORT CINY2 (5070:5070:5070)(5428:5428:5428))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x110y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2908_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1689:1882:2082)(1750:1943:2141))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2908_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1994:2181:2373)(2064:2235:2411))
          (PORT SR (2813:3056:3305)(2949:3176:3406))
          (PORT CINY2 (3195:3195:3195)(3298:3298:3298))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x112y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2909_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (744:855:968)(734:830:929))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2909_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2248:2465:2687)(2352:2556:2765))
          (PORT SR (2179:2410:2647)(2260:2463:2673))
          (PORT CINY2 (4920:4920:4920)(5268:5268:5268))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2910_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (949:1075:1203)(980:1099:1220))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2910_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2234:2488:2748)(2262:2488:2719))
          (PORT SR (3952:4368:4798)(4216:4629:5050))
          (PORT CINY2 (2751:2751:2751)(2866:2866:2866))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x109y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2911_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1025:1163:1303)(1021:1136:1253))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2911_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1699:1868:2044)(1759:1918:2081))
          (PORT SR (2665:2915:3169)(2803:3030:3264))
          (PORT CINY2 (3558:3558:3558)(3732:3732:3732))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x107y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2912_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (773:870:969)(797:888:980))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2912_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2006:2204:2410)(2028:2203:2382))
          (PORT SR (2117:2327:2541)(2209:2399:2592))
          (PORT CINY2 (3771:3771:3771)(4006:4006:4006))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x111y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2913_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1077:1206:1338)(1099:1224:1352))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2913_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1542:1694:1852)(1574:1717:1862))
          (PORT SR (2565:2780:2999)(2682:2874:3072))
          (PORT CINY2 (3801:3801:3801)(3986:3986:3986))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2914_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1138:1271:1409)(1174:1310:1448))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2914_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1423:1563:1709)(1460:1595:1733))
          (PORT SR (2675:2928:3187)(2814:3038:3268))
          (PORT CINY2 (6687:6687:6687)(7054:7054:7054))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2915_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (699:774:850)(713:780:848))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2915_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2386:2638:2898)(2441:2665:2893))
          (PORT SR (2922:3205:3495)(3086:3353:3627))
          (PORT CINY2 (7581:7581:7581)(7966:7966:7966))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2916_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1157:1291:1429)(1213:1339:1469))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2916_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1669:1829:1994)(1687:1829:1974))
          (PORT SR (2489:2702:2920)(2609:2808:3010))
          (PORT CINY2 (6639:6639:6639)(6930:6930:6930))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2917_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1486:1683:1884)(1572:1770:1972))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2917_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1653:1816:1981)(1711:1854:2002))
          (PORT SR (2577:2799:3025)(2706:2901:3100))
          (PORT CINY2 (5973:5973:5973)(6282:6282:6282))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2918_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1378:1557:1738)(1435:1598:1765))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2918_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1602:1784:1969)(1683:1857:2035))
          (PORT SR (3033:3291:3551)(3177:3407:3644))
          (PORT CINY2 (6141:6141:6141)(6326:6326:6326))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x126y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2919_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2044:2309:2578)(2130:2386:2646))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2919_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1592:1804:2021)(1577:1766:1961))
          (PORT SR (2686:2903:3126)(2804:2994:3188))
          (PORT CINY2 (4797:4797:4797)(4934:4934:4934))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2920_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1930:2173:2423)(1979:2203:2430))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2920_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2198:2443:2694)(2262:2484:2712))
          (PORT SR (2430:2655:2882)(2548:2748:2953))
          (PORT CINY2 (5715:5715:5715)(6038:6038:6038))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x122y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2921_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (836:930:1026)(861:949:1037))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2921_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1577:1762:1952)(1624:1791:1964))
          (PORT SR (2809:3049:3296)(2957:3180:3408))
          (PORT CINY2 (4767:4767:4767)(4954:4954:4954))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2922_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1480:1657:1840)(1557:1727:1903))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2922_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2336:2599:2869)(2395:2623:2855))
          (PORT SR (2558:2795:3037)(2680:2894:3114))
          (PORT CINY2 (7281:7281:7281)(7646:7646:7646))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2923_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1740:1976:2212)(1795:2007:2223))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2923_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1576:1746:1921)(1633:1792:1955))
          (PORT SR (2607:2840:3077)(2726:2936:3154))
          (PORT CINY2 (6774:6774:6774)(7100:7100:7100))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2924_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (601:681:764)(596:669:745))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2924_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1413:1590:1771)(1431:1595:1765))
          (PORT SR (2974:3225:3481)(3136:3371:3613))
          (PORT CINY2 (6126:6126:6126)(6336:6336:6336))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2925_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (753:862:972)(775:882:991))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2925_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1654:1820:1991)(1679:1823:1971))
          (PORT SR (2469:2681:2898)(2595:2794:2996))
          (PORT CINY2 (6732:6732:6732)(7024:7024:7024))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x132y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2926_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1125:1285:1449)(1169:1324:1482))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2926_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1208:1328:1452)(1210:1311:1415))
          (PORT SR (2900:3126:3358)(3047:3255:3468))
          (PORT CINY2 (5127:5127:5127)(5234:5234:5234))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x125y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2927_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1195:1353:1516)(1199:1336:1479))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2927_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1873:2080:2290)(1918:2094:2276))
          (PORT SR (2912:3148:3390)(3044:3256:3474))
          (PORT CINY2 (4419:4419:4419)(4510:4510:4510))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2928_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (626:707:790)(625:702:781))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2928_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1773:1987:2205)(1869:2083:2302))
          (PORT SR (3189:3463:3741)(3357:3608:3868))
          (PORT CINY2 (6012:6012:6012)(6204:6204:6204))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x130y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2929_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1862:2072:2288)(1959:2164:2376))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2929_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1428:1572:1721)(1456:1589:1726))
          (PORT SR (3038:3283:3533)(3178:3388:3603))
          (PORT CINY2 (4941:4941:4941)(5046:5046:5046))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x135y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2930_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1126:1259:1395)(1126:1253:1385))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2930_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1576:1746:1921)(1633:1792:1955))
          (PORT SR (2607:2840:3077)(2726:2936:3154))
          (PORT CINY2 (6774:6774:6774)(7100:7100:7100))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x141y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2931_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1060:1233:1406)(1063:1203:1348))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2931_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2192:2422:2657)(2251:2461:2676))
          (PORT SR (2682:2917:3156)(2830:3037:3250))
          (PORT CINY2 (7389:7389:7389)(7730:7730:7730))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x137y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2932_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (907:1031:1157)(937:1060:1186))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2932_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1656:1829:2006)(1666:1815:1966))
          (PORT SR (3029:3310:3597)(3195:3462:3735))
          (PORT CINY2 (6618:6618:6618)(6892:6892:6892))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x128y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2933_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1673:1899:2127)(1696:1893:2095))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2933_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2066:2305:2549)(2116:2341:2573))
          (PORT SR (2661:2907:3160)(2799:3027:3260))
          (PORT CINY2 (6009:6009:6009)(6310:6310:6310))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x137y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2934_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (745:852:962)(755:855:956))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2934_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1572:1779:1991)(1581:1766:1957))
          (PORT SR (2858:3088:3323)(3008:3223:3441))
          (PORT CINY2 (5820:5820:5820)(5968:5968:5968))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2935_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1209:1334:1459)(1228:1340:1453))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2935_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2042:2273:2509)(2099:2306:2520))
          (PORT SR (2981:3246:3516)(3133:3375:3621))
          (PORT CINY2 (4125:4125:4125)(4238:4238:4238))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x137y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2936_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1453:1650:1849)(1502:1680:1864))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2936_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1239:1383:1530)(1289:1434:1583))
          (PORT SR (3143:3434:3731)(3302:3577:3859))
          (PORT CINY2 (6447:6447:6447)(6694:6694:6694))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x130y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2937_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (946:1084:1226)(959:1078:1199))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2937_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1065:1200:1338)(1069:1193:1322))
          (PORT SR (3182:3455:3733)(3359:3615:3880))
          (PORT CINY2 (5283:5283:5283)(5442:5442:5442))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x137y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2938_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1263:1434:1606)(1322:1485:1651))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2938_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1580:1767:1960)(1655:1842:2032))
          (PORT SR (3018:3307:3600)(3160:3430:3707))
          (PORT CINY2 (6846:6846:6846)(7156:7156:7156))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2939_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1214:1382:1553)(1214:1358:1505))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2939_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1580:1767:1960)(1655:1842:2032))
          (PORT SR (3018:3307:3600)(3160:3430:3707))
          (PORT CINY2 (6846:6846:6846)(7156:7156:7156))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2940_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1517:1721:1931)(1582:1766:1952))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2940_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1447:1632:1825)(1502:1683:1867))
          (PORT SR (2823:3087:3356)(2936:3168:3404))
          (PORT CINY2 (6612:6612:6612)(6844:6844:6844))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2941_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1676:1890:2110)(1749:1955:2164))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2941_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1867:2125:2389)(1944:2183:2429))
          (PORT SR (2998:3286:3580)(3152:3427:3707))
          (PORT CINY2 (6246:6246:6246)(6516:6516:6516))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x142y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2942_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1209:1349:1491)(1249:1376:1504))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2942_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1248:1384:1524)(1263:1395:1529))
          (PORT SR (3238:3522:3814)(3425:3688:3953))
          (PORT CINY2 (6399:6399:6399)(6570:6570:6570))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2943_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1257:1432:1609)(1252:1400:1552))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2943_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1117:1255:1398)(1152:1285:1421))
          (PORT SR (2856:3090:3329)(3005:3225:3447))
          (PORT CINY2 (5448:5448:5448)(5592:5592:5592))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2944_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (962:1113:1268)(966:1100:1237))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2944_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1421:1578:1739)(1471:1619:1771))
          (PORT SR (2817:3081:3352)(2972:3231:3493))
          (PORT CINY2 (6060:6060:6060)(6328:6328:6328))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1646:1850:2057)(1659:1845:2037))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2945_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1182:1316:1453)(1219:1351:1488))
          (PORT SR (3140:3419:3704)(3316:3584:3858))
          (PORT CINY2 (5604:5604:5604)(5800:5800:5800))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x113y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2946_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1083:1220:1360)(1112:1241:1373))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2946_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1666:1829:1998)(1722:1869:2022))
          (PORT SR (2734:2974:3221)(2864:3079:3297))
          (PORT CINY2 (3531:3531:3531)(3646:3646:3646))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2946_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1401:1576:1757)(1389:1541:1699))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2946_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1666:1829:1998)(1722:1869:2022))
          (PORT SR (2734:2974:3221)(2864:3079:3297))
          (PORT CINY2 (3531:3531:3531)(3646:3646:3646))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x114y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2949_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (848:962:1078)(852:948:1045))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2949_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2060:2288:2519)(2159:2371:2589))
          (PORT SR (2676:2890:3108)(2809:3003:3202))
          (PORT CINY2 (3510:3510:3510)(3608:3608:3608))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2949_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1033:1184:1340)(1039:1176:1316))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2949_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2060:2288:2519)(2159:2371:2589))
          (PORT SR (2676:2890:3108)(2809:3003:3202))
          (PORT CINY2 (3510:3510:3510)(3608:3608:3608))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2950_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (530:607:687)(520:586:655))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2950_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1911:2111:2315)(1982:2170:2363))
          (PORT SR (2979:3245:3515)(3116:3358:3605))
          (PORT CINY2 (3153:3153:3153)(3222:3222:3222))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x112y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2953_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1069:1216:1364)(1084:1225:1367))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2953_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1884:2088:2295)(1956:2142:2332))
          (PORT SR (2510:2703:2900)(2616:2783:2953))
          (PORT CINY2 (3267:3267:3267)(3354:3354:3354))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2953_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1403:1596:1792)(1406:1573:1745))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2953_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1884:2088:2295)(1956:2142:2332))
          (PORT SR (2510:2703:2900)(2616:2783:2953))
          (PORT CINY2 (3267:3267:3267)(3354:3354:3354))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x119y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2955_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1210:1347:1486)(1217:1339:1464))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2955_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2472:2739:3012)(2569:2811:3059))
          (PORT SR (2858:3099:3346)(3009:3234:3463))
          (PORT CINY2 (4032:4032:4032)(4144:4144:4144))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x115y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2956_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1416:1598:1782)(1427:1589:1754))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2956_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1729:1929:2135)(1754:1935:2122))
          (PORT SR (2633:2852:3078)(2770:2972:3177))
          (PORT CINY2 (3717:3717:3717)(3834:3834:3834))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2956_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1757:1981:2209)(1793:2000:2214))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2956_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1729:1929:2135)(1754:1935:2122))
          (PORT SR (2633:2852:3078)(2770:2972:3177))
          (PORT CINY2 (3717:3717:3717)(3834:3834:3834))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x113y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2957_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1684:1887:2092)(1734:1933:2135))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2957_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1878:2082:2289)(1950:2135:2325))
          (PORT SR (2496:2686:2880)(2603:2770:2941))
          (PORT CINY2 (3360:3360:3360)(3448:3448:3448))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2957_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (710:817:926)(718:817:918))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2957_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1878:2082:2289)(1950:2135:2325))
          (PORT SR (2496:2686:2880)(2603:2770:2941))
          (PORT CINY2 (3360:3360:3360)(3448:3448:3448))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x117y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2959_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1577:1774:1975)(1671:1868:2069))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2959_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2293:2534:2780)(2382:2599:2824))
          (PORT SR (2550:2745:2947)(2665:2840:3017))
          (PORT CINY2 (3504:3504:3504)(3560:3560:3560))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2959_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1712:1913:2119)(1748:1941:2136))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2959_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2293:2534:2780)(2382:2599:2824))
          (PORT SR (2550:2745:2947)(2665:2840:3017))
          (PORT CINY2 (3504:3504:3504)(3560:3560:3560))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x115y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2961_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1575:1780:1990)(1615:1804:1997))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2961_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1920:2123:2329)(1999:2186:2377))
          (PORT SR (2646:2863:3085)(2753:2941:3135))
          (PORT CINY2 (3546:3546:3546)(3636:3636:3636))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2961_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (535:615:697)(512:579:649))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2961_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1920:2123:2329)(1999:2186:2377))
          (PORT SR (2646:2863:3085)(2753:2941:3135))
          (PORT CINY2 (3546:3546:3546)(3636:3636:3636))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x124y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2963_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1210:1332:1456)(1279:1399:1523))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2963_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2317:2525:2740)(2426:2614:2811))
          (PORT SR (3107:3370:3641)(3253:3497:3745))
          (PORT CINY2 (4041:4041:4041)(4086:4086:4086))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2964_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1874:2101:2335)(1942:2163:2390))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2964_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2158:2396:2637)(2252:2470:2691))
          (PORT SR (2576:2769:2966)(2689:2856:3026))
          (PORT CINY2 (4011:4011:4011)(4106:4106:4106))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x117y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2965_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (623:697:774)(625:689:754))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2965_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2224:2486:2753)(2318:2560:2808))
          (PORT SR (2708:2922:3143)(2851:3046:3245))
          (PORT CINY2 (3789:3789:3789)(3890:3890:3890))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2965_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1290:1457:1626)(1305:1455:1608))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2965_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2224:2486:2753)(2318:2560:2808))
          (PORT SR (2708:2922:3143)(2851:3046:3245))
          (PORT CINY2 (3789:3789:3789)(3890:3890:3890))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x115y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2966_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (730:846:964)(735:838:941))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2966_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1848:2061:2279)(1896:2084:2277))
          (PORT SR (2693:2907:3128)(2826:3018:3215))
          (PORT CINY2 (3489:3489:3489)(3570:3570:3570))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2966_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1737:1948:2166)(1822:2028:2237))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2966_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1848:2061:2279)(1896:2084:2277))
          (PORT SR (2693:2907:3128)(2826:3018:3215))
          (PORT CINY2 (3489:3489:3489)(3570:3570:3570))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x116y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2967_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1178:1351:1527)(1186:1339:1496))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2967_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2285:2526:2772)(2372:2588:2812))
          (PORT SR (2525:2717:2917)(2645:2817:2992))
          (PORT CINY2 (3411:3411:3411)(3466:3466:3466))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2967_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (759:846:935)(761:835:910))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2967_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2285:2526:2772)(2372:2588:2812))
          (PORT SR (2525:2717:2917)(2645:2817:2992))
          (PORT CINY2 (3411:3411:3411)(3466:3466:3466))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x120y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2968_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1447:1587:1731)(1468:1593:1721))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2968_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2439:2673:2912)(2573:2791:3017))
          (PORT SR (2888:3129:3378)(3022:3239:3461))
          (PORT CINY2 (3840:3840:3840)(3908:3908:3908))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2968_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2758:3094:3438)(2938:3246:3564))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2968_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2439:2673:2912)(2573:2791:3017))
          (PORT SR (2888:3129:3378)(3022:3239:3461))
          (PORT CINY2 (3840:3840:3840)(3908:3908:3908))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x116y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2969_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (734:849:966)(724:821:922))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2969_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2114:2342:2573)(2218:2433:2653))
          (PORT SR (2838:3079:3326)(2968:3184:3406))
          (PORT CINY2 (3696:3696:3696)(3796:3796:3796))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2969_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (777:868:960)(780:855:933))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2969_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2114:2342:2573)(2218:2433:2653))
          (PORT SR (2838:3079:3326)(2968:3184:3406))
          (PORT CINY2 (3696:3696:3696)(3796:3796:3796))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2970_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1366:1570:1777)(1419:1609:1800))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2970_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2145:2384:2626)(2231:2450:2672))
          (PORT SR (2938:3180:3426)(3079:3301:3526))
          (PORT CINY2 (3711:3711:3711)(3786:3786:3786))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2971_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1318:1489:1665)(1389:1556:1729))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2971_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2664:2956:3254)(2783:3052:3328))
          (PORT SR (2671:2887:3108)(2805:3003:3204))
          (PORT CINY2 (4182:4182:4182)(4304:4304:4304))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x117y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2976_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1690:1897:2110)(1741:1933:2130))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2976_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2320:2583:2849)(2422:2667:2916))
          (PORT SR (3115:3381:3651)(3270:3519:3771))
          (PORT CINY2 (3561:3561:3561)(3626:3626:3626))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2976_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2181:2438:2702)(2325:2565:2811))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2976_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2320:2583:2849)(2422:2667:2916))
          (PORT SR (3115:3381:3651)(3270:3519:3771))
          (PORT CINY2 (3561:3561:3561)(3626:3626:3626))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x142y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2978_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1429:1617:1810)(1451:1624:1802))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2978_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1753:1952:2153)(1797:1983:2176))
          (PORT SR (2645:2887:3137)(2766:2975:3187))
          (PORT CINY2 (7197:7197:7197)(7494:7494:7494))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2979_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1359:1543:1731)(1385:1556:1731))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2979_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2037:2281:2530)(2096:2318:2548))
          (PORT SR (2482:2701:2927)(2603:2796:2991))
          (PORT CINY2 (7011:7011:7011)(7306:7306:7306))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x141y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2980_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1591:1775:1965)(1660:1839:2021))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2980_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1243:1381:1522)(1260:1389:1522))
          (PORT SR (2896:3136:3382)(3036:3248:3461))
          (PORT CINY2 (6192:6192:6192)(6344:6344:6344))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x138y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2981_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2103:2334:2570)(2186:2408:2635))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2981_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1580:1766:1954)(1639:1824:2013))
          (PORT SR (2995:3282:3577)(3119:3378:3642))
          (PORT CINY2 (6369:6369:6369)(6590:6590:6590))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x141y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2982_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (544:621:700)(532:601:672))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2982_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1389:1560:1735)(1410:1561:1716))
          (PORT SR (3665:3995:4331)(3871:4186:4508))
          (PORT CINY2 (6135:6135:6135)(6278:6278:6278))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x138y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2983_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1394:1569:1747)(1445:1601:1760))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2983_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1568:1735:1906)(1625:1788:1958))
          (PORT SR (3078:3331:3592)(3224:3456:3692))
          (PORT CINY2 (5457:5457:5457)(5534:5534:5534))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2984_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1094:1237:1384)(1080:1201:1325))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2984_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1442:1620:1802)(1504:1675:1850))
          (PORT SR (3045:3301:3561)(3187:3416:3653))
          (PORT CINY2 (6234:6234:6234)(6420:6420:6420))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2985_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1329:1518:1711)(1387:1561:1739))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2985_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2053:2297:2547)(2131:2367:2609))
          (PORT SR (2945:3174:3408)(3085:3297:3513))
          (PORT CINY2 (5592:5592:5592)(5704:5704:5704))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x142y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2986_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (563:637:714)(544:607:670))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2986_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1419:1569:1724)(1472:1613:1758))
          (PORT SR (2849:3115:3389)(3012:3259:3508))
          (PORT CINY2 (7311:7311:7311)(7626:7626:7626))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x141y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2987_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1271:1445:1624)(1333:1507:1684))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2987_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1951:2152:2359)(2000:2188:2381))
          (PORT SR (3020:3304:3593)(3172:3426:3689))
          (PORT CINY2 (7218:7218:7218)(7532:7532:7532))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x141y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2988_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1054:1213:1373)(1086:1234:1383))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2988_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1089:1235:1381)(1109:1243:1381))
          (PORT SR (2953:3183:3417)(3095:3291:3492))
          (PORT CINY2 (5964:5964:5964)(6080:6080:6080))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x141y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2989_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1263:1438:1614)(1279:1439:1601))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2989_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (739:833:928)(738:823:912))
          (PORT SR (2888:3117:3348)(3033:3225:3424))
          (PORT CINY2 (6420:6420:6420)(6608:6608:6608))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2990_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1166:1332:1502)(1144:1280:1418))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2990_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1535:1721:1911)(1567:1744:1927))
          (PORT SR (3134:3395:3665)(3281:3518:3757))
          (PORT CINY2 (5586:5586:5586)(5656:5656:5656))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2991_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1024:1183:1344)(1022:1168:1316))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2991_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1535:1721:1911)(1567:1744:1927))
          (PORT SR (3134:3395:3665)(3281:3518:3757))
          (PORT CINY2 (5586:5586:5586)(5656:5656:5656))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2992_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (733:838:944)(726:818:911))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2992_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1589:1787:1991)(1665:1860:2058))
          (PORT SR (3442:3741:4050)(3630:3915:4205))
          (PORT CINY2 (5757:5757:5757)(5854:5854:5854))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2993_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1451:1616:1783)(1502:1662:1827))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2993_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1589:1787:1991)(1665:1860:2058))
          (PORT SR (3442:3741:4050)(3630:3915:4205))
          (PORT CINY2 (5757:5757:5757)(5854:5854:5854))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x137y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2994_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1105:1243:1384)(1155:1282:1413))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2994_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1400:1574:1752)(1424:1588:1754))
          (PORT SR (2556:2769:2987)(2672:2871:3073))
          (PORT CINY2 (6504:6504:6504)(6760:6760:6760))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2995_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1016:1161:1310)(1027:1161:1297))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2995_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1432:1602:1775)(1491:1655:1821))
          (PORT SR (3198:3506:3820)(3363:3643:3933))
          (PORT CINY2 (7068:7068:7068)(7372:7372:7372))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x144y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2996_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1686:1880:2078)(1748:1932:2120))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2996_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1501:1660:1825)(1564:1721:1881))
          (PORT SR (3899:4281:4671)(4124:4481:4841))
          (PORT CINY2 (6756:6756:6756)(6956:6956:6956))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2997_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (863:961:1060)(856:944:1033))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2997_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1400:1574:1752)(1424:1588:1754))
          (PORT SR (2556:2769:2987)(2672:2871:3073))
          (PORT CINY2 (6504:6504:6504)(6760:6760:6760))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x137y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2998_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (945:1070:1195)(979:1097:1218))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2998_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1284:1436:1590)(1316:1457:1601))
          (PORT SR (3418:3715:4018)(3608:3888:4175))
          (PORT CINY2 (5706:5706:5706)(5836:5836:5836))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a2999_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1224:1363:1503)(1271:1396:1523))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a2999_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1994:2223:2458)(2045:2263:2484))
          (PORT SR (3550:3879:4215)(3743:4057:4376))
          (PORT CINY2 (5463:5463:5463)(5582:5582:5582))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x144y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3000_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1490:1677:1867)(1525:1697:1872))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3000_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1688:1873:2063)(1770:1947:2126))
          (PORT SR (3398:3705:4021)(3587:3866:4149))
          (PORT CINY2 (6585:6585:6585)(6758:6758:6758))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x134y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3001_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1820:2031:2247)(1865:2071:2279))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3001_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1620:1831:2047)(1663:1856:2052))
          (PORT SR (3052:3311:3575)(3223:3470:3720))
          (PORT CINY2 (5598:5598:5598)(5752:5752:5752))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x141y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3002_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1330:1492:1657)(1358:1501:1649))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3002_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1479:1614:1754)(1501:1625:1753))
          (PORT SR (2663:2906:3156)(2806:3026:3248))
          (PORT CINY2 (7161:7161:7161)(7466:7466:7466))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3003_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (682:765:851)(685:754:824))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3003_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1690:1852:2020)(1722:1871:2024))
          (PORT SR (3222:3542:3869)(3389:3684:3983))
          (PORT CINY2 (6840:6840:6840)(7108:7108:7108))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x142y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3004_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1206:1361:1519)(1273:1420:1570))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3004_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1417:1583:1753)(1480:1645:1811))
          (PORT SR (3026:3288:3555)(3185:3417:3654))
          (PORT CINY2 (6798:6798:6798)(7032:7032:7032))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3005_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1892:2129:2373)(1965:2192:2422))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3005_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (903:988:1075)(919:999:1079))
          (PORT SR (3151:3425:3704)(3341:3602:3870))
          (PORT CINY2 (6576:6576:6576)(6816:6816:6816))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3006_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1685:1873:2066)(1707:1860:2020))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3006_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1112:1244:1379)(1158:1287:1421))
          (PORT SR (3099:3349:3607)(3269:3508:3751))
          (PORT CINY2 (5514:5514:5514)(5600:5600:5600))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x138y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3007_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1878:2147:2421)(1921:2166:2414))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3007_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1112:1244:1379)(1158:1287:1421))
          (PORT SR (3099:3349:3607)(3269:3508:3751))
          (PORT CINY2 (5514:5514:5514)(5600:5600:5600))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x143y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3008_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1468:1653:1840)(1530:1694:1862))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3008_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (724:825:926)(709:797:886))
          (PORT SR (3050:3311:3579)(3192:3418:3647))
          (PORT CINY2 (6378:6378:6378)(6532:6532:6532))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3009_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1575:1760:1950)(1653:1819:1987))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3009_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (942:1052:1163)(973:1077:1183))
          (PORT SR (3121:3373:3631)(3280:3501:3728))
          (PORT CINY2 (5721:5721:5721)(5826:5826:5826))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3010_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1851:2052:2258)(1927:2117:2310))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3010_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3869:4280:4698)(4183:4603:5030))
          (PORT CINY2 (7200:7200:7200)(7648:7648:7648))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x134y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3011_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1342:1504:1671)(1401:1547:1695))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3011_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3355:3723:4103)(3537:3895:4257))
          (PORT CINY2 (7479:7479:7479)(7930:7930:7930))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3013_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1603:1773:1948)(1665:1822:1984))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3013_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3289:3660:4042)(3473:3833:4203))
          (PORT CINY2 (7257:7257:7257)(7714:7714:7714))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1653:1856:2060)(1715:1900:2089))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3014_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2072:2273:2478)(2163:2344:2531))
          (PORT CINY2 (6999:6999:6999)(7470:7470:7470))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3015_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1802:1979:2159)(1888:2051:2219))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3015_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2589:2854:3127)(2734:2989:3250))
          (PORT CINY2 (7665:7665:7665)(8118:8118:8118))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x131y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3016_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1725:1929:2138)(1788:1972:2160))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3016_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3869:4280:4698)(4183:4603:5030))
          (PORT CINY2 (7200:7200:7200)(7648:7648:7648))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x125y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3017_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1565:1763:1966)(1641:1831:2026))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3017_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2945:3261:3587)(3104:3414:3730))
          (PORT CINY2 (6642:6642:6642)(7084:7084:7084))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3017_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1124:1246:1370)(1187:1309:1432))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3017_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2945:3261:3587)(3104:3414:3730))
          (PORT CINY2 (6642:6642:6642)(7084:7084:7084))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x134y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3018_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1488:1683:1883)(1495:1672:1857))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3018_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2468:2713:2964)(2593:2832:3075))
          (PORT CINY2 (7251:7251:7251)(7666:7666:7666))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x148y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3019_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1116:1247:1382)(1158:1284:1412))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3019_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2431:2645:2866)(2563:2763:2967))
          (PORT CINY2 (8667:8667:8667)(9114:9114:9114))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3021_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2044:2248:2459)(2087:2272:2461))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3021_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2911:3220:3537)(3103:3408:3720))
          (PORT CINY2 (7965:7965:7965)(8438:8438:8438))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3022_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1331:1492:1654)(1333:1470:1610))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3022_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3815:4215:4630)(3991:4366:4750))
          (PORT CINY2 (6087:6087:6087)(6414:6414:6414))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x146y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3023_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1578:1748:1922)(1673:1835:2001))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3023_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2262:2486:2716)(2360:2551:2745))
          (PORT CINY2 (8481:8481:8481)(8926:8926:8926))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3024_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1566:1786:2009)(1556:1743:1933))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3024_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2597:2880:3171)(2690:2949:3213))
          (PORT CINY2 (7602:7602:7602)(8004:8004:8004))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x137y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3025_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2004:2206:2414)(2043:2217:2396))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3025_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2538:2798:3065)(2638:2887:3139))
          (PORT CINY2 (7530:7530:7530)(7948:7948:7948))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3025_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1715:1943:2176)(1734:1941:2155))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3025_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2538:2798:3065)(2638:2887:3139))
          (PORT CINY2 (7530:7530:7530)(7948:7948:7948))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x146y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3026_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1377:1567:1760)(1417:1588:1761))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3026_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2780:3042:3313)(2942:3197:3456))
          (PORT CINY2 (8367:8367:8367)(8794:8794:8794))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x143y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3027_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1374:1563:1757)(1449:1641:1835))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3027_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2831:3101:3377)(2984:3230:3481))
          (PORT CINY2 (7860:7860:7860)(8248:8248:8248))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x143y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3029_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (875:967:1060)(867:941:1018))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3029_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2758:3022:3294)(2897:3129:3366))
          (PORT CINY2 (7803:7803:7803)(8182:8182:8182))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x146y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1550:1724:1903)(1584:1732:1883))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3030_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2585:2826:3072)(2704:2907:3115))
          (PORT CINY2 (8025:8025:8025)(8398:8398:8398))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3031_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2089:2306:2526)(2121:2319:2524))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3031_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2785:3093:3409)(2893:3180:3472))
          (PORT CINY2 (7452:7452:7452)(7844:7844:7844))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x142y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3032_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1695:1885:2077)(1804:1990:2180))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3032_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2637:2883:3134)(2772:2991:3214))
          (PORT CINY2 (7710:7710:7710)(8088:8088:8088))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x140y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3033_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2090:2311:2538)(2122:2319:2524))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3033_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2413:2671:2937)(2493:2725:2961))
          (PORT CINY2 (7752:7752:7752)(8164:8164:8164))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3033_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1421:1586:1755)(1457:1606:1760))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3033_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2413:2671:2937)(2493:2725:2961))
          (PORT CINY2 (7752:7752:7752)(8164:8164:8164))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x135y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3034_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1163:1300:1441)(1171:1296:1424))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3034_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2383:2627:2877)(2514:2750:2992))
          (PORT CINY2 (7800:7800:7800)(8288:8288:8288))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3035_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1459:1600:1742)(1478:1601:1728))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3035_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3095:3427:3768)(3312:3644:3983))
          (PORT CINY2 (8115:8115:8115)(8598:8598:8598))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3037_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1139:1291:1447)(1119:1247:1377))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3037_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (4509:4994:5498)(4662:5101:5552))
          (PORT CINY2 (8037:8037:8037)(8494:8494:8494))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x141y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3038_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1504:1696:1893)(1573:1747:1923))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3038_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2293:2512:2735)(2417:2611:2810))
          (PORT CINY2 (8301:8301:8301)(8786:8786:8786))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3039_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1768:1959:2151)(1842:2020:2201))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3039_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2959:3270:3590)(3148:3454:3768))
          (PORT CINY2 (8058:8058:8058)(8532:8532:8532))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x141y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3040_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1566:1724:1887)(1656:1798:1944))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3040_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2110:2307:2506)(2207:2373:2544))
          (PORT CINY2 (8244:8244:8244)(8720:8720:8720))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x138y112
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3041_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2011:2229:2451)(2114:2321:2532))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3041_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2282:2502:2725)(2403:2612:2826))
          (PORT CINY2 (8022:8022:8022)(8504:8504:8504))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3041_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1291:1458:1627)(1345:1498:1654))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3041_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2282:2502:2725)(2403:2612:2826))
          (PORT CINY2 (8022:8022:8022)(8504:8504:8504))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3042_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (952:1069:1190)(961:1073:1189))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3042_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1600:1746:1895)(1653:1788:1923))
          (PORT SR (2871:3132:3397)(3038:3288:3544))
          (PORT CINY2 (7260:7260:7260)(7608:7608:7608))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x138y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3043_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1222:1361:1503)(1278:1406:1536))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3043_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1482:1634:1789)(1536:1679:1826))
          (PORT SR (2902:3162:3428)(3051:3285:3525))
          (PORT CINY2 (6483:6483:6483)(6722:6722:6722))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x144y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3044_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1366:1559:1756)(1345:1499:1659))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3044_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1437:1599:1765)(1460:1617:1776))
          (PORT SR (3080:3339:3604)(3237:3469:3704))
          (PORT CINY2 (6414:6414:6414)(6560:6560:6560))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x141y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3045_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1440:1619:1804)(1486:1652:1824))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3045_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1586:1752:1922)(1627:1782:1940))
          (PORT SR (3513:3835:4162)(3744:4062:4387))
          (PORT CINY2 (6876:6876:6876)(7136:7136:7136))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3046_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1611:1790:1974)(1666:1838:2014))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3046_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1036:1145:1258)(1020:1117:1218))
          (PORT SR (3257:3533:3818)(3425:3683:3946))
          (PORT CINY2 (5607:5607:5607)(5694:5694:5694))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3047_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1462:1661:1866)(1464:1648:1835))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3047_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (731:819:911)(720:796:874))
          (PORT SR (2936:3170:3413)(3078:3285:3494))
          (PORT CINY2 (5643:5643:5643)(5722:5722:5722))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3048_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1521:1738:1958)(1540:1743:1949))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3048_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (953:1056:1162)(973:1073:1175))
          (PORT SR (3796:4141:4494)(4031:4365:4707))
          (PORT CINY2 (6006:6006:6006)(6156:6156:6156))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3049_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1316:1485:1658)(1342:1495:1651))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3049_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1036:1145:1258)(1020:1117:1218))
          (PORT SR (3257:3533:3818)(3425:3683:3946))
          (PORT CINY2 (5607:5607:5607)(5694:5694:5694))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3050_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1751:1944:2142)(1819:2002:2190))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3050_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3664:4128:4605)(3724:4142:4571))
          (PORT SR (3367:3689:4021)(3574:3891:4216))
          (PORT CINY2 (6825:6825:6825)(7118:7118:7118))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3051_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1378:1572:1771)(1430:1596:1767))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3051_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3023:3398:3783)(3056:3386:3725))
          (PORT SR (3376:3708:4047)(3556:3863:4181))
          (PORT CINY2 (6918:6918:6918)(7212:7212:7212))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3052_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1627:1816:2011)(1643:1800:1963))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3052_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2482:2814:3152)(2536:2840:3148))
          (PORT SR (3180:3465:3757)(3347:3607:3872))
          (PORT CINY2 (6348:6348:6348)(6552:6552:6552))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3053_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1695:1938:2185)(1738:1953:2173))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3053_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4214:4740:5279)(4299:4766:5243))
          (PORT SR (3038:3321:3612)(3183:3453:3731))
          (PORT CINY2 (6018:6018:6018)(6252:6252:6252))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3054_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1409:1552:1698)(1471:1601:1734))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3054_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3398:3831:4277)(3405:3786:4179))
          (PORT SR (2871:3108:3352)(3016:3225:3436))
          (PORT CINY2 (6099:6099:6099)(6250:6250:6250))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x138y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3055_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1669:1889:2112)(1740:1933:2131))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3055_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2321:2617:2918)(2301:2548:2801))
          (PORT SR (3291:3567:3849)(3464:3711:3965))
          (PORT CINY2 (5571:5571:5571)(5666:5666:5666))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3056_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1824:2008:2196)(1893:2062:2237))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3056_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2308:2616:2931)(2340:2615:2895))
          (PORT SR (3410:3715:4024)(3599:3884:4177))
          (PORT CINY2 (6441:6441:6441)(6646:6646:6646))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3057_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1861:2092:2327)(1968:2190:2419))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3057_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2373:2701:3036)(2380:2661:2948))
          (PORT SR (3362:3660:3964)(3534:3813:4103))
          (PORT CINY2 (5562:5562:5562)(5724:5724:5724))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3058_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1913:2122:2338)(1972:2165:2364))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3058_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1181:1327:1478)(1162:1287:1415))
          (PORT SR (3001:3292:3591)(3153:3418:3686))
          (PORT CINY2 (6897:6897:6897)(7174:7174:7174))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3059_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1620:1800:1986)(1698:1863:2033))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3059_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1611:1802:2000)(1646:1828:2014))
          (PORT SR (2680:2926:3179)(2806:3029:3254))
          (PORT CINY2 (6954:6954:6954)(7240:7240:7240))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3060_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1506:1702:1903)(1538:1710:1885))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3060_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1939:2181:2428)(1978:2192:2412))
          (PORT SR (3540:3860:4185)(3757:4060:4373))
          (PORT CINY2 (6312:6312:6312)(6524:6524:6524))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3061_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1790:1997:2210)(1887:2081:2280))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3061_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2050:2303:2560)(2121:2352:2591))
          (PORT SR (2630:2867:3110)(2752:2970:3193))
          (PORT CINY2 (6546:6546:6546)(6836:6836:6836))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3062_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1959:2174:2391)(2059:2264:2474))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3062_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1832:2041:2255)(1933:2136:2342))
          (PORT SR (3110:3367:3630)(3249:3482:3721))
          (PORT CINY2 (5778:5778:5778)(5892:5892:5892))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3063_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1779:2004:2236)(1814:2008:2207))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3063_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1832:2041:2255)(1933:2136:2342))
          (PORT SR (3110:3367:3630)(3249:3482:3721))
          (PORT CINY2 (5778:5778:5778)(5892:5892:5892))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x141y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3064_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1791:2018:2248)(1819:2019:2225))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3064_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (894:1016:1142)(893:1006:1121))
          (PORT SR (2986:3244:3508)(3150:3379:3613))
          (PORT CINY2 (6705:6705:6705)(6938:6938:6938))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x129y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3065_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (882:973:1066)(888:961:1037))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3065_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1599:1797:1998)(1651:1842:2038))
          (PORT SR (3118:3414:3719)(3259:3542:3829))
          (PORT CINY2 (5475:5475:5475)(5678:5678:5678))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3066_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1219:1396:1577)(1273:1434:1600))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3066_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3474:3876:4289)(3670:4057:4449))
          (PORT SR (2645:2880:3121)(2794:3019:3248))
          (PORT CINY2 (6882:6882:6882)(7184:7184:7184))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3067_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1290:1431:1577)(1335:1476:1619))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3067_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1689:1895:2106)(1751:1946:2143))
          (PORT SR (2846:3100:3362)(2983:3223:3469))
          (PORT CINY2 (6375:6375:6375)(6638:6638:6638))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x140y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3068_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1324:1499:1678)(1347:1503:1662))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3068_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1837:2029:2226)(1883:2067:2253))
          (PORT SR (2879:3106:3336)(3028:3219:3417))
          (PORT CINY2 (6327:6327:6327)(6514:6514:6514))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3069_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (895:1033:1174)(888:999:1112))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3069_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1522:1697:1873)(1555:1714:1876))
          (PORT SR (3195:3494:3802)(3381:3672:3970))
          (PORT CINY2 (6675:6675:6675)(6958:6958:6958))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3070_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1568:1773:1982)(1649:1839:2035))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3070_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2177:2403:2635)(2214:2410:2610))
          (PORT SR (3094:3347:3609)(3236:3469:3706))
          (PORT CINY2 (5550:5550:5550)(5628:5628:5628))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x134y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3071_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1612:1793:1978)(1669:1840:2015))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3071_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1405:1554:1706)(1458:1598:1738))
          (PORT SR (3241:3515:3796)(3397:3652:3915))
          (PORT CINY2 (5256:5256:5256)(5356:5356:5356))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3072_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1673:1860:2052)(1746:1922:2102))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3072_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1441:1592:1745)(1453:1589:1728))
          (PORT SR (3012:3267:3528)(3188:3432:3679))
          (PORT CINY2 (5505:5505:5505)(5658:5658:5658))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x134y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3073_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1447:1639:1835)(1475:1656:1842))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3073_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1256:1406:1559)(1303:1442:1584))
          (PORT SR (3199:3479:3765)(3358:3620:3887))
          (PORT CINY2 (5484:5484:5484)(5620:5620:5620))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3074_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1833:2066:2307)(1891:2104:2320))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3074_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1281:1419:1561)(1334:1466:1600))
          (PORT SR (2828:3087:3352)(2997:3249:3505))
          (PORT CINY2 (7032:7032:7032)(7344:7344:7344))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3075_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1656:1836:2017)(1693:1862:2036))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3075_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1436:1596:1760)(1502:1659:1818))
          (PORT SR (2643:2877:3116)(2788:3011:3237))
          (PORT CINY2 (6789:6789:6789)(7090:7090:7090))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x141y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3076_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1235:1363:1494)(1256:1365:1479))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3076_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1377:1545:1718)(1418:1572:1727))
          (PORT SR (3010:3298:3592)(3145:3404:3668))
          (PORT CINY2 (6762:6762:6762)(7004:7004:7004))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x134y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3077_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1588:1788:1989)(1646:1834:2029))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3077_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1530:1694:1862)(1545:1694:1846))
          (PORT SR (2852:3110:3375)(2984:3226:3475))
          (PORT CINY2 (6168:6168:6168)(6412:6412:6412))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x143y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3078_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1242:1391:1544)(1303:1433:1567))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3078_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (787:877:970)(788:870:952))
          (PORT SR (3286:3575:3871)(3466:3732:4001))
          (PORT CINY2 (6492:6492:6492)(6664:6664:6664))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x134y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3079_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1906:2096:2292)(1958:2133:2313))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3079_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2772:3047:3330)(2898:3157:3421))
          (PORT SR (3427:3732:4044)(3628:3926:4229))
          (PORT CINY2 (5370:5370:5370)(5488:5488:5488))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3080_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1283:1439:1598)(1315:1466:1622))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3080_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1503:1663:1827)(1519:1669:1822))
          (PORT SR (3594:3964:4341)(3789:4139:4494))
          (PORT CINY2 (6540:6540:6540)(6788:6788:6788))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3081_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1678:1901:2127)(1729:1941:2155))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3081_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (977:1092:1210)(994:1103:1214))
          (PORT SR (3020:3271:3525)(3177:3411:3652))
          (PORT CINY2 (5526:5526:5526)(5696:5696:5696))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x141y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3082_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1047:1169:1295)(1037:1140:1245))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3082_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1875:2093:2317)(1958:2178:2400))
          (PORT SR (2820:3086:3360)(2957:3193:3432))
          (PORT CINY2 (7047:7047:7047)(7334:7334:7334))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3083_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1753:1972:2196)(1830:2040:2255))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3083_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1976:2211:2455)(1970:2185:2406))
          (PORT SR (2831:3098:3374)(2982:3230:3480))
          (PORT CINY2 (6711:6711:6711)(6986:6986:6986))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x138y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3084_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1786:1999:2217)(1868:2064:2265))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3084_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1375:1558:1747)(1400:1575:1755))
          (PORT SR (3013:3269:3531)(3162:3396:3634))
          (PORT CINY2 (5913:5913:5913)(6062:6062:6062))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3085_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (350:409:469)(330:377:425))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3085_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1357:1543:1735)(1357:1527:1702))
          (PORT SR (2555:2767:2984)(2677:2859:3045))
          (PORT CINY2 (6783:6783:6783)(7042:7042:7042))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x141y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3086_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1414:1616:1821)(1431:1610:1791))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3086_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1856:2088:2326)(1915:2131:2350))
          (PORT SR (3467:3768:4079)(3650:3936:4228))
          (PORT CINY2 (5850:5850:5850)(5948:5948:5948))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3087_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (884:1017:1152)(881:1001:1122))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3087_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1363:1524:1690)(1386:1532:1681))
          (PORT SR (2923:3150:3384)(3070:3283:3499))
          (PORT CINY2 (5364:5364:5364)(5440:5440:5440))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x139y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3088_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1560:1761:1965)(1563:1749:1938))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3088_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1688:1890:2098)(1752:1946:2144))
          (PORT SR (3282:3556:3838)(3472:3738:4008))
          (PORT CINY2 (5664:5664:5664)(5760:5760:5760))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x137y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3089_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1263:1440:1622)(1303:1477:1654))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3089_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1366:1560:1759)(1368:1543:1723))
          (PORT SR (3472:3778:4090)(3635:3922:4215))
          (PORT CINY2 (5478:5478:5478)(5572:5572:5572))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x132y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3090_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1555:1781:2011)(1633:1842:2056))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3090_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1096:1231:1367)(1158:1299:1443))
          (PORT SR (2511:2721:2937)(2634:2829:3028))
          (PORT CINY2 (6039:6039:6039)(6290:6290:6290))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x136y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3091_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1432:1618:1809)(1464:1652:1843))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3091_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1801:2001:2203)(1903:2101:2303))
          (PORT SR (2989:3278:3570)(3137:3407:3683))
          (PORT CINY2 (6753:6753:6753)(7062:7062:7062))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3092_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1497:1675:1856)(1562:1731:1904))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3092_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2243:2468:2697)(2341:2560:2783))
          (PORT SR (2878:3109:3345)(3022:3237:3455))
          (PORT CINY2 (5727:5727:5727)(5874:5874:5874))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x132y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3093_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1576:1802:2031)(1612:1820:2032))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3093_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1096:1231:1367)(1158:1299:1443))
          (PORT SR (2511:2721:2937)(2634:2829:3028))
          (PORT CINY2 (6039:6039:6039)(6290:6290:6290))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x135y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3094_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1385:1527:1670)(1466:1594:1726))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3094_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2042:2241:2444)(2114:2304:2499))
          (PORT SR (3064:3320:3581)(3221:3464:3711))
          (PORT CINY2 (5577:5577:5577)(5714:5714:5714))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3095_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1663:1874:2088)(1736:1943:2152))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3095_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1795:2022:2255)(1839:2048:2265))
          (PORT SR (3077:3333:3592)(3233:3469:3710))
          (PORT CINY2 (5805:5805:5805)(5978:5978:5978))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3096_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1782:1974:2171)(1864:2041:2222))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3096_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2418:2737:3062)(2467:2751:3044))
          (PORT SR (3223:3497:3776)(3416:3676:3944))
          (PORT CINY2 (5883:5883:5883)(6082:6082:6082))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x135y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3097_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1437:1606:1778)(1467:1617:1770))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3097_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1616:1821:2032)(1642:1827:2018))
          (PORT SR (3240:3518:3799)(3414:3676:3945))
          (PORT CINY2 (5748:5748:5748)(5912:5912:5912))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x114y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3098_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1595:1794:1997)(1641:1827:2017))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3098_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (729:814:900)(704:774:847))
          (PORT SR (2212:2409:2612)(2324:2505:2689))
          (PORT CINY2 (4650:4650:4650)(4928:4928:4928))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x121y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3099_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1699:1877:2059)(1726:1886:2050))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3099_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1499:1697:1901)(1512:1689:1872))
          (PORT SR (2411:2636:2862)(2515:2714:2918))
          (PORT CINY2 (5415:5415:5415)(5718:5718:5718))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3100_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1358:1532:1708)(1420:1580:1745))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3100_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1928:2138:2352)(2013:2206:2404))
          (PORT SR (2962:3222:3487)(3112:3347:3591))
          (PORT CINY2 (3981:3981:3981)(4126:4126:4126))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x107y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1216:1393:1573)(1245:1402:1563))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3101_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1398:1585:1776)(1408:1571:1740))
          (PORT SR (2018:2215:2418)(2110:2292:2479))
          (PORT CINY2 (4341:4341:4341)(4666:4666:4666))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x106y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3102_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (731:838:948)(706:794:883))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3102_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1646:1819:1998)(1697:1854:2016))
          (PORT SR (2349:2546:2747)(2465:2646:2831))
          (PORT CINY2 (2766:2766:2766)(2856:2856:2856))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x112y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1213:1369:1527)(1256:1405:1555))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3103_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1871:2036:2206)(1891:2038:2189))
          (PORT SR (2445:2638:2836)(2552:2723:2896))
          (PORT CINY2 (3495:3495:3495)(3618:3618:3618))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x108y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3104_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1522:1698:1878)(1587:1758:1934))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3104_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1072:1175:1281)(1071:1158:1248))
          (PORT SR (2461:2685:2913)(2576:2775:2981))
          (PORT CINY2 (3408:3408:3408)(3572:3572:3572))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x108y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3105_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (729:833:938)(730:826:925))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3105_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1206:1305:1406)(1219:1302:1387))
          (PORT SR (2531:2753:2983)(2635:2836:3041))
          (PORT CINY2 (2724:2724:2724)(2780:2780:2780))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3106_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1552:1743:1939)(1586:1767:1952))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3106_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1901:2082:2269)(1981:2149:2323))
          (PORT SR (2791:3053:3320)(2937:3188:3445))
          (PORT CINY2 (6795:6795:6795)(7138:7138:7138))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x139y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1230:1391:1555)(1237:1382:1529))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3107_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2125:2345:2573)(2226:2429:2639))
          (PORT SR (2828:3093:3361)(2973:3217:3467))
          (PORT CINY2 (7203:7203:7203)(7542:7542:7542))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3108_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2117:2347:2585)(2189:2420:2656))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3108_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1555:1706:1862)(1577:1712:1851))
          (PORT SR (2467:2683:2904)(2592:2796:3002))
          (PORT CINY2 (6360:6360:6360)(6648:6648:6648))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x124y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3109_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1576:1772:1971)(1604:1780:1962))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3109_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1957:2171:2393)(2060:2270:2487))
          (PORT SR (2450:2674:2902)(2564:2764:2970))
          (PORT CINY2 (5808:5808:5808)(6132:6132:6132))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x136y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3110_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1607:1794:1982)(1690:1860:2034))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3110_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2274:2526:2783)(2377:2608:2845))
          (PORT SR (3378:3683:3991)(3550:3833:4123))
          (PORT CINY2 (5841:5841:5841)(6006:6006:6006))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x120y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3111_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1064:1223:1384)(1095:1243:1391))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3111_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1918:2133:2350)(1989:2180:2376))
          (PORT SR (2677:2891:3107)(2810:3000:3197))
          (PORT CINY2 (4410:4410:4410)(4568:4568:4568))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3112_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1758:1992:2231)(1778:1979:2183))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3112_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2041:2270:2507)(2112:2315:2526))
          (PORT SR (2868:3128:3393)(3013:3265:3521))
          (PORT CINY2 (5832:5832:5832)(6064:6064:6064))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3113_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1700:1889:2084)(1794:1976:2161))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3113_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1848:2036:2230)(1919:2093:2274))
          (PORT SR (2920:3185:3457)(3067:3309:3555))
          (PORT CINY2 (3381:3381:3381)(3486:3486:3486))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x133y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3114_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1551:1733:1923)(1597:1766:1940))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3114_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2064:2284:2511)(2144:2347:2557))
          (PORT SR (2455:2666:2880)(2577:2769:2967))
          (PORT CINY2 (6588:6588:6588)(6912:6912:6912))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x140y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (920:1033:1149)(933:1040:1150))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3115_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1641:1780:1925)(1696:1825:1960))
          (PORT SR (3005:3287:3574)(3159:3411:3671))
          (PORT CINY2 (7125:7125:7125)(7438:7438:7438))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3116_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1707:1917:2129)(1794:1982:2175))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3116_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1861:2052:2251)(1927:2100:2281))
          (PORT SR (2857:3120:3389)(3006:3261:3520))
          (PORT CINY2 (6339:6339:6339)(6610:6610:6610))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x128y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1355:1552:1752)(1435:1625:1818))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3117_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2102:2307:2520)(2140:2322:2512))
          (PORT SR (2480:2702:2926)(2599:2795:2998))
          (PORT CINY2 (6180:6180:6180)(6508:6508:6508))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x128y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3118_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1758:1943:2131)(1789:1951:2114))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3118_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2465:2714:2971)(2595:2830:3072))
          (PORT SR (3544:3867:4195)(3750:4061:4381))
          (PORT CINY2 (4983:4983:4983)(5122:5122:5122))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1905:2169:2440)(1980:2234:2494))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3119_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2315:2568:2825)(2440:2683:2931))
          (PORT SR (3042:3309:3582)(3195:3439:3689))
          (PORT CINY2 (3846:3846:3846)(3956:3956:3956))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x130y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3120_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1384:1560:1740)(1463:1618:1775))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3120_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1900:2070:2244)(1985:2134:2289))
          (PORT SR (3436:3738:4048)(3642:3930:4226))
          (PORT CINY2 (5169:5169:5169)(5310:5310:5310))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3121_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2137:2347:2560)(2272:2467:2665))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3121_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1752:1938:2128)(1823:1990:2162))
          (PORT SR (2791:3028:3269)(2926:3135:3353))
          (PORT CINY2 (4224:4224:4224)(4380:4380:4380))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x123y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3122_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1589:1772:1960)(1652:1818:1986))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3122_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2012:2260:2514)(2043:2264:2492))
          (PORT SR (3033:3347:3668)(3241:3543:3853))
          (PORT CINY2 (6171:6171:6171)(6566:6566:6566))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x133y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3123_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1628:1836:2046)(1721:1932:2148))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3123_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2207:2451:2703)(2292:2511:2739))
          (PORT SR (3151:3450:3754)(3335:3609:3891))
          (PORT CINY2 (6759:6759:6759)(7110:7110:7110))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x128y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3124_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1701:1897:2098)(1780:1963:2149))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3124_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2083:2288:2500)(2118:2301:2491))
          (PORT SR (2394:2591:2792)(2509:2676:2847))
          (PORT CINY2 (6123:6123:6123)(6442:6442:6442))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x118y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1521:1706:1894)(1572:1744:1920))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3125_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1548:1732:1921)(1576:1745:1920))
          (PORT SR (2272:2472:2676)(2395:2573:2756))
          (PORT CINY2 (5250:5250:5250)(5568:5568:5568))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x121y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3126_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2129:2381:2636)(2218:2444:2677))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3126_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1834:2063:2299)(1864:2063:2269))
          (PORT SR (2423:2612:2804)(2539:2703:2872))
          (PORT CINY2 (4788:4788:4788)(4992:4992:4992))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1572:1759:1952)(1614:1787:1967))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3127_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1509:1703:1902)(1490:1652:1820))
          (PORT SR (2592:2811:3035)(2717:2914:3117))
          (PORT CINY2 (4266:4266:4266)(4456:4456:4456))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3128_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1535:1739:1947)(1552:1729:1910))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3128_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1724:1935:2152)(1746:1937:2134))
          (PORT SR (2488:2713:2943)(2606:2817:3031))
          (PORT CINY2 (4851:4851:4851)(5106:5106:5106))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x111y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3129_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1279:1442:1611)(1333:1487:1646))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3129_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1369:1541:1718)(1358:1509:1663))
          (PORT SR (2304:2506:2712)(2400:2582:2766))
          (PORT CINY2 (4029:4029:4029)(4250:4250:4250))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x122y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3130_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1883:2105:2330)(1992:2202:2416))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3130_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2909:3146:3388)(3068:3287:3510))
          (PORT CINY2 (4311:4311:4311)(4426:4426:4426))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3131_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1447:1600:1757)(1511:1663:1818))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3131_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (3193:3454:3724)(3362:3602:3847))
          (PORT CINY2 (4320:4320:4320)(4368:4368:4368))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x125y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3132_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2217:2452:2693)(2318:2539:2766))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3132_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2861:3102:3349)(2995:3212:3433))
          (PORT CINY2 (4647:4647:4647)(4774:4774:4774))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x125y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3133_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (982:1116:1254)(964:1074:1188))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3133_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2926:3164:3410)(3057:3272:3491))
          (PORT CINY2 (4191:4191:4191)(4246:4246:4246))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x134y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3134_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1756:1972:2192)(1796:1983:2175))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3134_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1678:1883:2092)(1760:1958:2160))
          (PORT SR (2979:3249:3525)(3103:3354:3610))
          (PORT CINY2 (5997:5997:5997)(6214:6214:6214))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x130y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1361:1532:1708)(1387:1539:1694))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3135_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1220:1350:1483)(1257:1374:1493))
          (PORT SR (3164:3447:3736)(3346:3608:3879))
          (PORT CINY2 (5796:5796:5796)(6036:6036:6036))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x131y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3136_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1464:1640:1819)(1548:1717:1890))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3136_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1395:1531:1670)(1401:1517:1636))
          (PORT SR (3615:3940:4274)(3843:4157:4480))
          (PORT CINY2 (5319:5319:5319)(5470:5470:5470))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x126y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3137_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1313:1477:1644)(1333:1480:1631))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3137_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1219:1344:1473)(1251:1373:1496))
          (PORT SR (2827:3066:3311)(2987:3209:3436))
          (PORT CINY2 (5367:5367:5367)(5594:5594:5594))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x128y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3138_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1534:1741:1951)(1614:1801:1991))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3138_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1010:1115:1223)(1036:1138:1242))
          (PORT SR (2934:3173:3416)(3074:3287:3506))
          (PORT CINY2 (4812:4812:4812)(4924:4924:4924))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3139_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1245:1390:1539)(1313:1446:1582))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3139_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2454:2719:2991)(2523:2766:3016))
          (PORT SR (3031:3270:3515)(3181:3393:3608))
          (PORT CINY2 (4605:4605:4605)(4698:4698:4698))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x127y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3140_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1281:1428:1580)(1290:1411:1538))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3140_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1115:1236:1361)(1162:1284:1407))
          (PORT SR (2899:3137:3379)(3043:3252:3468))
          (PORT CINY2 (5289:5289:5289)(5490:5490:5490))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x127y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3141_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1908:2134:2364)(1961:2165:2376))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3141_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2507:2769:3040)(2587:2838:3097))
          (PORT SR (3006:3250:3502)(3159:3389:3622))
          (PORT CINY2 (4548:4548:4548)(4632:4632:4632))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3142_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1000:1140:1283)(1012:1142:1276))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3142_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1461:1618:1782)(1550:1708:1872))
          (PORT SR (2362:2613:2874)(2431:2660:2892))
          (PORT CINY2 (3252:3252:3252)(3624:3624:3624))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x117y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3143_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1193:1352:1514)(1192:1334:1480))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3143_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4478:4935:5405)(4777:5215:5662))
          (PORT SR (1682:1841:2003)(1753:1890:2031))
          (PORT CINY2 (6012:6012:6012)(6464:6464:6464))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x101y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3144_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (749:866:984)(742:837:934))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3144_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1773:1976:2186)(1840:2048:2261))
          (PORT SR (3189:3544:3908)(3395:3740:4090))
          (PORT CINY2 (3498:3498:3498)(3772:3772:3772))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3145_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (832:948:1066)(836:940:1046))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3145_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1904:2129:2361)(1998:2212:2433))
          (PORT SR (2384:2642:2906)(2509:2753:3003))
          (PORT CINY2 (3816:3816:3816)(4236:4236:4236))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3146_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (876:988:1100)(892:989:1088))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3146_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1221:1377:1539)(1266:1417:1571))
          (PORT SR (2242:2442:2649)(2353:2536:2722))
          (PORT CINY2 (2511:2511:2511)(2766:2766:2766))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x94y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1897:2125:2356)(1968:2187:2410))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3147_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3956:4370:4796)(4151:4535:4930))
          (PORT SR (2635:2859:3087)(2770:2975:3185))
          (PORT CINY2 (1878:1878:1878)(1992:1992:1992))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3148_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1077:1203:1333)(1081:1196:1316))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3148_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1527:1712:1904)(1560:1735:1914))
          (PORT SR (2375:2601:2833)(2477:2683:2892))
          (PORT CINY2 (2397:2397:2397)(2634:2634:2634))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3149_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1042:1180:1321)(1030:1147:1268))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3149_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3342:3685:4041)(3518:3842:4175))
          (PORT SR (2655:2873:3097)(2786:2986:3189))
          (PORT CINY2 (1215:1215:1215)(1238:1238:1238))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x126y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3150_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1282:1461:1642)(1311:1480:1653))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3150_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2792:3009:3231)(2934:3129:3328))
          (PORT CINY2 (4626:4626:4626)(4736:4736:4736))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/DST//AND/DST    Pos: x126y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1749:1940:2135)(1780:1953:2130))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a3151_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2732:2943:3159)(2847:3032:3222))
          (PORT CINY2 (4569:4569:4569)(4670:4670:4670))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3151_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1432:1606:1783)(1508:1681:1856))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a3151_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (2732:2943:3159)(2847:3032:3222))
          (PORT CINY2 (4569:4569:4569)(4670:4670:4670))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1649:1845:2045)(1739:1931:2127))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3153_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1052:1166:1282)(1057:1151:1247))
          (PORT SR (1842:2028:2220)(1901:2064:2228))
          (PORT CINY2 (2994:2994:2994)(3380:3380:3380))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x118y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3154_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1450:1631:1816)(1487:1660:1839))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3154_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2353:2584:2822)(2481:2713:2950))
          (PORT SR (2033:2241:2453)(2124:2318:2516))
          (PORT CINY2 (6219:6219:6219)(6690:6690:6690))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3155_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (569:658:749)(547:616:686))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3155_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1934:2154:2381)(1989:2195:2405))
          (PORT SR (2854:3150:3455)(3047:3343:3643))
          (PORT CINY2 (3762:3762:3762)(4064:4064:4064))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3156_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1630:1834:2042)(1728:1923:2123))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3156_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1157:1258:1363)(1189:1284:1380))
          (PORT SR (1805:1988:2178)(1879:2046:2217))
          (PORT CINY2 (3486:3486:3486)(3936:3936:3936))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3157_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (956:1092:1229)(961:1082:1206))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3157_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3037:3307:3587)(3204:3458:3718))
          (PORT SR (2211:2414:2622)(2297:2476:2658))
          (PORT CINY2 (2454:2454:2454)(2700:2700:2700))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x91y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3158_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1642:1824:2007)(1668:1830:1994))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3158_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2377:2601:2833)(2518:2736:2958))
          (PORT SR (2696:2911:3135)(2828:3025:3225))
          (PORT CINY2 (1143:1143:1143)(1182:1182:1182))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x91y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3159_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (903:1031:1162)(904:1025:1147))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3159_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2887:3134:3389)(3051:3286:3526))
          (PORT SR (3550:3887:4231)(3798:4128:4469))
          (PORT CINY2 (2340:2340:2340)(2568:2568:2568))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x92y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3160_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1411:1598:1789)(1434:1607:1785))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3160_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2196:2413:2637)(2309:2520:2734))
          (PORT SR (2836:3079:3328)(2982:3211:3443))
          (PORT CINY2 (1065:1065:1065)(1078:1078:1078))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x98y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3161_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (943:1046:1151)(968:1061:1155))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3161_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (4301:4743:5198)(4571:4984:5402))
          (PORT CINY2 (3903:3903:3903)(4282:4282:4282))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x116y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3162_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1430:1600:1775)(1488:1636:1790))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3162_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2516:2805:3103)(2619:2886:3157))
          (PORT CINY2 (5577:5577:5577)(5974:5974:5974))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3163_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1421:1622:1829)(1480:1664:1853))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3163_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2139:2380:2624)(2202:2427:2655))
          (PORT CINY2 (4104:4104:4104)(4460:4460:4460))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3164_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1073:1198:1325)(1105:1219:1336))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3164_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3147:3480:3825)(3319:3640:3965))
          (PORT CINY2 (4188:4188:4188)(4612:4612:4612))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3165_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1176:1311:1448)(1215:1337:1462))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3165_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1439:1615:1793)(1439:1595:1753))
          (PORT CINY2 (3348:3348:3348)(3612:3612:3612))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3166_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (8039:8970:9927)(8357:9194:10057))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3166_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2705:2986:3277)(2847:3108:3372))
          (PORT CINY2 (2337:2337:2337)(2414:2414:2414))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3167_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2482:2724:2971)(2558:2791:3030))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3167_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1704:1904:2109)(1704:1875:2053))
          (PORT CINY2 (2583:2583:2583)(2822:2822:2822))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x93y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3168_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1731:1940:2155)(1824:2028:2239))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3168_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1456:1616:1780)(1515:1670:1830))
          (PORT CINY2 (1500:1500:1500)(1568:1568:1568))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3169_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1113:1231:1351)(1135:1240:1348))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3169_2)
      (DELAY
        (ABSOLUTE
          (PORT SR (2359:2617:2880)(2487:2739:2996))
          (PORT CINY2 (3045:3045:3045)(3398:3398:3398))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x90y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3170_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (381:444:507)(364:411:458))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3170_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (942:1042:1146)(978:1072:1170))
          (PORT SR (2517:2709:2909)(2627:2798:2971))
          (PORT CINY2 (993:993:993)(1022:1022:1022))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3170_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (366:424:484)(347:392:438))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3170_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (942:1042:1146)(978:1072:1170))
          (PORT SR (2517:2709:2909)(2627:2798:2971))
          (PORT CINY2 (993:993:993)(1022:1022:1022))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x90y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3172_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (589:671:755)(605:689:775))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3172_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (917:1029:1144)(936:1036:1140))
          (PORT SR (2708:2922:3146)(2838:3035:3235))
          (PORT CINY2 (1050:1050:1050)(1088:1088:1088))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x88y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3173_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1430:1592:1756)(1443:1599:1759))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3173_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (755:849:945)(744:831:919))
          (PORT SR (2874:3117:3369)(2999:3219:3441))
          (PORT CINY2 (864:864:864)(900:900:900))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x90y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3174_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (549:631:714)(557:628:701))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3174_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (917:1035:1153)(937:1049:1163))
          (PORT SR (3018:3281:3553)(3168:3410:3655))
          (PORT CINY2 (1107:1107:1107)(1154:1154:1154))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x89y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3175_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (758:870:983)(778:874:972))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3175_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1086:1231:1380)(1112:1240:1372))
          (PORT SR (2532:2723:2923)(2639:2810:2983))
          (PORT CINY2 (900:900:900)(928:928:928))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3175_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (583:668:755)(570:643:717))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3175_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1086:1231:1380)(1112:1240:1372))
          (PORT SR (2532:2723:2923)(2639:2810:2983))
          (PORT CINY2 (900:900:900)(928:928:928))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3176_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (385:441:498)(376:425:476))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3176_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1288:1444:1603)(1333:1486:1644))
          (PORT SR (2729:2946:3171)(2871:3071:3274))
          (PORT CINY2 (771:771:771)(806:806:806))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x87y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3178_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1096:1239:1385)(1126:1264:1404))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3178_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1128:1260:1395)(1143:1269:1397))
          (PORT SR (2964:3209:3462)(3120:3350:3586))
          (PORT CINY2 (828:828:828)(872:872:872))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x88y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3180_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (361:425:489)(339:388:438))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3180_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (928:1052:1179)(916:1025:1137))
          (PORT SR (2643:2863:3087)(2747:2938:3131))
          (PORT CINY2 (1035:1035:1035)(1098:1098:1098))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x87y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3181_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (902:1009:1118)(930:1030:1132))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3181_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1615:1770:1931)(1621:1756:1895))
          (PORT SR (2664:2884:3110)(2809:3011:3216))
          (PORT CINY2 (1227:1227:1227)(1334:1334:1334))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3181_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (911:1013:1118)(929:1025:1121))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3181_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1615:1770:1931)(1621:1756:1895))
          (PORT SR (2664:2884:3110)(2809:3011:3216))
          (PORT CINY2 (1227:1227:1227)(1334:1334:1334))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x90y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3182_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1119:1283:1451)(1150:1309:1470))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3182_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (942:1050:1159)(957:1056:1158))
          (PORT SR (2672:2891:3114)(2803:3001:3202))
          (PORT CINY2 (1278:1278:1278)(1352:1352:1352))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3182_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (383:443:504)(355:402:450))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3182_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (942:1050:1159)(957:1056:1158))
          (PORT SR (2672:2891:3114)(2803:3001:3202))
          (PORT CINY2 (1278:1278:1278)(1352:1352:1352))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x90y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3184_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (547:627:708)(549:620:693))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3184_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1105:1251:1400)(1130:1272:1417))
          (PORT SR (2976:3240:3509)(3126:3369:3615))
          (PORT CINY2 (1335:1335:1335)(1418:1418:1418))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x89y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3185_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (552:630:710)(559:628:700))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3185_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (915:1044:1176)(940:1057:1178))
          (PORT SR (3000:3265:3536)(3193:3446:3704))
          (PORT CINY2 (1527:1527:1527)(1654:1654:1654))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x112y110
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3186_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1528:1722:1917)(1568:1745:1926))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3186_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1879:2061:2246)(1954:2116:2282))
          (PORT SR (1833:2015:2199)(1911:2075:2244))
          (PORT CINY2 (5490:5490:5490)(5928:5928:5928))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3187_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1391:1595:1802)(1421:1607:1797))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3187_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1650:1793:1940)(1711:1847:1986))
          (PORT SR (2314:2536:2764)(2419:2615:2817))
          (PORT CINY2 (5292:5292:5292)(5644:5644:5644))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x110y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3188_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1386:1541:1699)(1402:1538:1677))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3188_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1779:1980:2186)(1873:2066:2264))
          (PORT SR (2539:2787:3041)(2676:2910:3150))
          (PORT CINY2 (4506:4506:4506)(4816:4816:4816))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3189_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (694:766:839)(705:767:830))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3189_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1959:2160:2366)(2032:2223:2418))
          (PORT SR (2119:2352:2591)(2210:2414:2624))
          (PORT CINY2 (3525:3525:3525)(3858:3858:3858))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x102y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3190_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1214:1390:1569)(1234:1396:1559))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3190_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1575:1733:1893)(1598:1742:1890))
          (PORT SR (3702:4097:4499)(3957:4339:4730))
          (PORT CINY2 (3192:3192:3192)(3404:3404:3404))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3191_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (395:456:518)(384:437:492))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3191_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2123:2343:2570)(2234:2456:2683))
          (PORT SR (2898:3178:3465)(3053:3314:3580))
          (PORT CINY2 (2508:2508:2508)(2612:2612:2612))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3192_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (11647:12995:14376)(12140:13371:14640))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3192_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1749:1941:2136)(1778:1950:2127))
          (PORT SR (1801:1957:2120)(1859:1994:2132))
          (PORT CINY2 (3264:3264:3264)(3460:3460:3460))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x102y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3193_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1408:1593:1780)(1438:1600:1768))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3193_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1930:2173:2418)(1994:2217:2444))
          (PORT SR (3243:3557:3880)(3460:3772:4088))
          (PORT CINY2 (2850:2850:2850)(3008:3008:3008))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3194_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (570:655:743)(572:646:723))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3194_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1869:2127:2391)(1957:2198:2443))
          (PORT SR (1902:2107:2320)(2002:2197:2396))
          (PORT CINY2 (4224:4224:4224)(4640:4640:4640))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x121y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3195_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1057:1219:1384)(1068:1216:1366))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3195_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1910:2153:2398)(2039:2265:2495))
          (PORT SR (2270:2501:2740)(2383:2608:2836))
          (PORT CINY2 (5985:5985:5985)(6378:6378:6378))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x111y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3196_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1551:1750:1951)(1632:1823:2018))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3196_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2011:2257:2505)(2099:2332:2571))
          (PORT SR (2527:2809:3094)(2644:2909:3182))
          (PORT CINY2 (5226:5226:5226)(5636:5636:5636))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x100y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3197_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (734:843:955)(731:830:930))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3197_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1558:1754:1952)(1657:1842:2030))
          (PORT SR (3818:4236:4661)(4096:4513:4940))
          (PORT CINY2 (4260:4260:4260)(4668:4668:4668))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3198_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1234:1406:1580)(1261:1419:1582))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3198_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1819:2015:2214)(1860:2043:2228))
          (PORT SR (2816:3123:3438)(2981:3273:3568))
          (PORT CINY2 (3198:3198:3198)(3452:3452:3452))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3199_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1316:1463:1611)(1372:1505:1640))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3199_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2114:2354:2598)(2232:2473:2719))
          (PORT SR (4246:4678:5121)(4552:4985:5424))
          (PORT CINY2 (2613:2613:2613)(2802:2802:2802))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3200_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (6840:7638:8458)(7070:7778:8508))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3200_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2120:2340:2563)(2207:2428:2652))
          (PORT SR (2291:2514:2745)(2415:2626:2841))
          (PORT CINY2 (3312:3312:3312)(3584:3584:3584))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x92y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3201_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1142:1275:1411)(1186:1307:1431))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (292:308:325)(267:308:350))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3201_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1133:1247:1361)(1174:1282:1393))
          (PORT SR (3505:3842:4185)(3729:4050:4377))
          (PORT CINY2 (2148:2148:2148)(2332:2332:2332))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x99y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3202_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (557:638:719)(546:618:692))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3202_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1720:1901:2086)(1795:1962:2135))
          (PORT SR (4310:4810:5326)(4623:5132:5652))
          (PORT CINY2 (4623:4623:4623)(5102:5102:5102))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x116y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3203_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (756:834:914)(770:837:906))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3203_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1397:1546:1700)(1456:1595:1738))
          (PORT SR (1616:1776:1941)(1688:1829:1974))
          (PORT CINY2 (6147:6147:6147)(6634:6634:6634))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x105y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3204_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (368:424:480)(348:395:442))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3204_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1714:1920:2131)(1774:1962:2155))
          (PORT SR (1269:1408:1550)(1329:1455:1584))
          (PORT CINY2 (5181:5181:5181)(5666:5666:5666))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3205_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (378:440:502)(373:427:482))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3205_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1720:1901:2086)(1795:1962:2135))
          (PORT SR (4310:4810:5326)(4623:5132:5652))
          (PORT CINY2 (4623:4623:4623)(5102:5102:5102))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x96y116
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3206_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (580:668:757)(571:647:725))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3206_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1862:2068:2279)(1939:2128:2321))
          (PORT SR (3527:3927:4340)(3786:4190:4600))
          (PORT CINY2 (4344:4344:4344)(4820:4820:4820))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x93y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3207_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (551:635:722)(552:630:708))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3207_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1582:1739:1901)(1649:1800:1955))
          (PORT SR (2393:2651:2913)(2540:2790:3044))
          (PORT CINY2 (4008:4008:4008)(4472:4472:4472))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x87y111
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3208_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1703:1899:2101)(1733:1931:2131))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3208_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1745:1928:2115)(1811:1975:2144))
          (PORT SR (1806:1992:2182)(1868:2030:2194))
          (PORT CINY2 (3222:3222:3222)(3644:3644:3644))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x90y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3209_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (717:833:951)(715:808:903))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3209_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2226:2450:2678)(2307:2514:2727))
          (PORT SR (2175:2405:2642)(2280:2492:2707))
          (PORT CINY2 (3387:3387:3387)(3794:3794:3794))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/DST    Pos: x147y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3210_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (698:803:910)(693:788:884))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_DST")
    (INSTANCE _a3210_5)
      (DELAY
        (ABSOLUTE
          (PORT SR (3318:3600:3886)(3485:3733:3986))
          (PORT CINY2 (6579:6579:6579)(6710:6710:6710))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x88y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3211_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2419:2629:2842)(2512:2712:2915))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3211_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3001:3272:3551)(3145:3396:3649))
          (PORT CINY2 (1320:1320:1320)(1428:1428:1428))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x146y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3212_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1200:1360:1524)(1217:1363:1511))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3212_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3310:3592:3878)(3467:3716:3970))
          (PORT CINY2 (6429:6429:6429)(6550:6550:6550))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x143y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3213_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (890:1001:1115)(888:984:1083))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3213_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3960:4316:4684)(4146:4477:4814))
          (PORT CINY2 (5865:5865:5865)(5938:5938:5938))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x143y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3214_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1211:1350:1494)(1217:1347:1483))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3214_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3298:3580:3871)(3450:3703:3959))
          (PORT CINY2 (5922:5922:5922)(6004:6004:6004))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3214_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (365:418:471)(339:380:422))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3214_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3298:3580:3871)(3450:3703:3959))
          (PORT CINY2 (5922:5922:5922)(6004:6004:6004))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x141y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3215_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (391:450:510)(380:430:482))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3215_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3147:3408:3678)(3299:3537:3776))
          (PORT CINY2 (5736:5736:5736)(5816:5816:5816))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x146y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3216_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (904:1026:1151)(953:1068:1186))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3216_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3751:4078:4418)(3932:4231:4537))
          (PORT CINY2 (6315:6315:6315)(6418:6418:6418))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3216_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (846:967:1090)(849:960:1071))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3216_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3751:4078:4418)(3932:4231:4537))
          (PORT CINY2 (6315:6315:6315)(6418:6418:6418))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x141y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3217_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (384:441:499)(372:422:473))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3217_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3299:3581:3873)(3478:3740:4005))
          (PORT CINY2 (5793:5793:5793)(5882:5882:5882))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x142y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3219_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1116:1259:1405)(1125:1267:1409))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3219_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3350:3637:3932)(3523:3788:4056))
          (PORT CINY2 (5886:5886:5886)(5976:5976:5976))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x144y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3220_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (708:815:925)(714:811:909))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3220_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (3494:3797:4105)(3679:3951:4229))
          (PORT CINY2 (6300:6300:6300)(6428:6428:6428))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3220_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (582:666:752)(559:630:703))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3220_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (3494:3797:4105)(3679:3951:4229))
          (PORT CINY2 (6300:6300:6300)(6428:6428:6428))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x148y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3223_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (388:444:502)(376:426:477))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3223_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (724:823:923)(709:797:887))
          (PORT SR (3274:3521:3777)(3451:3681:3915))
          (PORT CINY2 (6387:6387:6387)(6474:6474:6474))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3223_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (549:631:715)(547:619:691))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3223_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (724:823:923)(709:797:887))
          (PORT SR (3274:3521:3777)(3451:3681:3915))
          (PORT CINY2 (6387:6387:6387)(6474:6474:6474))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x97y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3225_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (759:869:982)(774:877:983))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (209:239:269)(205:240:276))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3225_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2592:2864:3139)(2764:3018:3278))
          (PORT SR (1543:1701:1866)(1600:1742:1887))
          (PORT CINY2 (3924:3924:3924)(4320:4320:4320))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x122y105
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3226_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1073:1235:1400)(1094:1243:1395))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3226_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2338:2572:2810)(2417:2625:2836))
          (PORT SR (2097:2304:2519)(2200:2398:2598))
          (PORT CINY2 (6135:6135:6135)(6538:6538:6538))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x105y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3227_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (880:989:1101)(890:1000:1114))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3227_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (2319:2540:2766)(2402:2607:2818))
          (PORT SR (2264:2519:2783)(2368:2622:2880))
          (PORT CINY2 (4440:4440:4440)(4808:4808:4808))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x104y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3228_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1166:1305:1447)(1199:1328:1462))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (312:360:409)(329:374:420))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3228_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (2363:2585:2814)(2449:2655:2867))
          (PORT SR (3645:4070:4508)(3911:4333:4765))
          (PORT CINY2 (4632:4632:4632)(5044:5044:5044))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x101y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3229_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (728:828:930)(744:834:925))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3229_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1785:1994:2206)(1844:2032:2223))
          (PORT SR (2913:3240:3577)(3094:3410:3731))
          (PORT CINY2 (3669:3669:3669)(3970:3970:3970))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x97y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3230_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1454:1630:1808)(1512:1676:1843))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (289:331:374)(291:336:382))  // in 3 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3230_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1921:2115:2313)(1963:2136:2316))
          (PORT SR (4238:4666:5102)(4535:4968:5406))
          (PORT CINY2 (2385:2385:2385)(2538:2538:2538))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x99y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3231_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2339:2596:2860)(2405:2640:2884))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (290:321:352)(284:329:375))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3231_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (1784:1954:2127)(1858:2016:2179))
          (PORT SR (2070:2277:2487)(2179:2367:2560))
          (PORT CINY2 (3483:3483:3483)(3782:3782:3782))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 1
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_///AND/D    Pos: x98y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3232_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2020:2251:2489)(2074:2296:2527))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (328:375:422)(323:377:432))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3232_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (1772:1956:2145)(1785:1942:2106))
          (PORT SR (3915:4297:4686)(4197:4579:4970))
          (PORT CINY2 (2421:2421:2421)(2566:2566:2566))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH SR OUT (85:86:87)(95:96:98))  // in 11 out 2
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D///    Pos: x145y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3234_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (554:635:718)(563:640:718))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3234_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (914:1032:1151)(912:1021:1133))
          (PORT CINY2 (6279:6279:6279)(6390:6390:6390))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_AND/D//AND/D    Pos: x147y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3235_1)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (375:429:485)(346:389:433))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (227:260:293)(226:264:303))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3235_2)
      (DELAY
        (ABSOLUTE
          (PORT EN (599:689:780)(571:640:711))
          (PORT CINY2 (6522:6522:6522)(6644:6644:6644))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 1
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3235_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1258:1430:1605)(1321:1490:1663))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (356:403:451)(353:408:463))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_D")
    (INSTANCE _a3235_5)
      (DELAY
        (ABSOLUTE
          (PORT EN (599:689:780)(571:640:711))
          (PORT CINY2 (6522:6522:6522)(6644:6644:6644))
          (PORT D_IN (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY2 OUT (158:166:175)(142:155:168))  // in 14 out 2
    ))
     (TIMINGCHECK 
        (WIDTH (negedge CLK) (100:100:100))
        (WIDTH (posedge CLK) (100:100:100))
        (WIDTH (negedge SR) (100:100:100))
        (SETUPHOLD (posedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge D_IN)  (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (posedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (SETUPHOLD (negedge EN) (posedge CLK) (100:100:100) (50:50:50))
        (RECREM (posedge SR) (posedge CLK) (100:100:100) (100:100:100))
     )
  )
 // C_MX2b////    Pos: x118y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3236_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1383:1541:1703)(1439:1593:1750))
          (PORT IN5 (1650:1857:2068)(1705:1905:2113))
          (PORT IN6 (813:916:1024)(797:883:972))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x122y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3237_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1410:1549:1690)(1419:1539:1660))
          (PORT IN5 (1390:1545:1702)(1419:1554:1692))
          (PORT IN6 (1394:1548:1706)(1409:1555:1704))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x118y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3238_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1562:1766:1978)(1561:1744:1934))
          (PORT IN5 (1233:1388:1547)(1265:1416:1571))
          (PORT IN6 (2501:2774:3051)(2604:2853:3106))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x116y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3239_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1742:1976:2217)(1743:1949:2163))
          (PORT IN7 (1376:1566:1758)(1396:1576:1760))
          (PORT IN8 (1070:1196:1326)(1097:1221:1346))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x115y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3240_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1874:2106:2342)(1937:2153:2376))
          (PORT IN7 (1408:1582:1761)(1436:1605:1778))
          (PORT IN8 (1191:1356:1525)(1247:1413:1583))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x119y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3241_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1793:2034:2279)(1846:2069:2297))
          (PORT IN7 (1603:1803:2009)(1630:1824:2023))
          (PORT IN8 (1533:1728:1928)(1529:1697:1873))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x117y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3242_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1552:1733:1919)(1620:1799:1982))
          (PORT IN5 (1286:1429:1577)(1350:1480:1614))
          (PORT IN6 (1268:1418:1570)(1300:1439:1580))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x115y73
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3243_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1692:1902:2117)(1742:1935:2133))
          (PORT IN7 (788:900:1013)(821:935:1050))
          (PORT IN8 (1871:2081:2299)(1951:2160:2376))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x117y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3244_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1394:1554:1717)(1389:1531:1679))
          (PORT IN5 (557:638:720)(548:620:693))
          (PORT IN6 (907:1032:1162)(955:1074:1195))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x126y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3245_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (862:989:1118)(891:1009:1129))
          (PORT IN5 (1780:1996:2219)(1858:2074:2293))
          (PORT IN7 (1154:1295:1437)(1172:1301:1432))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x123y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3246_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1058:1201:1348)(1105:1243:1383))
          (PORT IN5 (877:1005:1135)(863:979:1097))
          (PORT IN6 (1318:1493:1671)(1377:1540:1705))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x120y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3247_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1032:1142:1256)(1056:1157:1260))
          (PORT IN5 (1400:1586:1777)(1431:1605:1782))
          (PORT IN6 (2069:2329:2595)(2116:2359:2606))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x123y67
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3248_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (365:418:473)(337:379:422))
          (PORT IN7 (839:944:1051)(844:933:1024))
          (PORT IN8 (1549:1738:1929)(1596:1769:1946))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x118y71
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3249_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1272:1433:1597)(1330:1481:1637))
          (PORT IN5 (726:831:936)(746:843:941))
          (PORT IN6 (1004:1140:1280)(1001:1118:1238))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x125y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3250_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (717:809:903)(726:812:899))
          (PORT IN7 (888:1022:1158)(895:1014:1137))
          (PORT IN8 (768:860:954)(789:875:964))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x120y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3251_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1137:1286:1439)(1142:1278:1419))
          (PORT IN5 (777:879:984)(782:876:970))
          (PORT IN6 (1147:1286:1426)(1194:1320:1451))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x124y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3252_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1078:1224:1376)(1121:1261:1402))
          (PORT IN7 (1065:1201:1339)(1065:1187:1312))
          (PORT IN8 (1199:1362:1525)(1205:1346:1490))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x127y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3253_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (774:870:969)(796:888:981))
          (PORT IN7 (1106:1241:1380)(1125:1249:1375))
          (PORT IN8 (1394:1557:1722)(1443:1603:1766))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x125y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3254_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1031:1182:1335)(1076:1222:1370))
          (PORT IN5 (1451:1637:1829)(1519:1703:1890))
          (PORT IN7 (1389:1557:1731)(1391:1547:1707))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x121y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3255_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (891:1027:1166)(899:1019:1140))
          (PORT IN6 (1547:1754:1963)(1609:1807:2009))
          (PORT IN8 (751:841:933)(746:824:902))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x119y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3256_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (558:652:747)(525:595:666))
          (PORT IN6 (873:995:1120)(886:1002:1121))
          (PORT IN8 (593:669:746)(592:658:725))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x117y66
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3257_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (905:1046:1189)(898:1020:1144))
          (PORT IN5 (747:843:941)(734:820:907))
          (PORT IN7 (910:1033:1158)(937:1056:1177))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_MX2b////    Pos: x126y68
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3258_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (367:424:481)(338:383:429))
          (PORT IN6 (931:1057:1186)(956:1078:1203))
          (PORT IN8 (529:610:692)(502:565:631))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x122y65
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3259_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (895:1012:1131)(916:1028:1142))
          (PORT IN7 (1204:1344:1488)(1239:1372:1508))
          (PORT IN8 (1791:2000:2214)(1921:2131:2345))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x122y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3260_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (742:836:933)(760:847:935))
          (PORT IN7 (1429:1609:1794)(1490:1669:1854))
          (PORT IN8 (1546:1732:1923)(1602:1788:1979))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x124y69
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3261_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (353:407:463)(330:373:418))
          (PORT IN6 (1574:1765:1962)(1623:1816:2012))
          (PORT IN8 (1600:1773:1952)(1653:1818:1988))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x121y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3262_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (928:1051:1177)(913:1022:1134))
          (PORT IN5 (388:443:499)(359:402:447))
          (PORT IN6 (754:847:943)(759:843:929))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x119y76
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3263_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1207:1341:1479)(1247:1375:1505))
          (PORT IN7 (1372:1568:1768)(1432:1620:1812))
          (PORT IN8 (1782:2002:2226)(1879:2097:2320))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x122y70
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3264_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1273:1417:1566)(1287:1417:1552))
          (PORT IN5 (1153:1289:1430)(1171:1299:1429))
          (PORT IN6 (2495:2799:3112)(2612:2899:3196))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x119y72
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3265_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1097:1234:1374)(1144:1268:1397))
          (PORT IN5 (1299:1462:1627)(1360:1513:1671))
          (PORT IN6 (1603:1804:2008)(1676:1874:2076))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x121y74
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3266_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1705:1897:2094)(1753:1925:2104))
          (PORT IN5 (798:895:994)(809:892:977))
          (PORT IN6 (1303:1448:1594)(1332:1463:1599))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x117y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3267_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1549:1735:1928)(1611:1790:1973))
          (PORT IN5 (1598:1794:1997)(1681:1881:2085))
          (PORT IN6 (2069:2302:2542)(2190:2422:2661))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
  (CELL (CELLTYPE "CPE_IBF") // IBF    Pos: x0y101
// internal delay pathes
    (INSTANCE _a3268)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (500:500:500)(500:500:500))
    )))
  (CELL (CELLTYPE "CPE_IBF") // IBF    Pos: x161y77
// internal delay pathes
    (INSTANCE _a3269)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (500:500:500)(500:500:500))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x161y73
    (INSTANCE _a3270)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x107y129
    (INSTANCE _a3271)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x111y129
    (INSTANCE _a3272)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x115y129
    (INSTANCE _a3273)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x119y129
    (INSTANCE _a3274)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x123y129
    (INSTANCE _a3275)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_OBF") // OBF    Pos: x127y129
    (INSTANCE _a3276)
      (DELAY
        (ABSOLUTE
          (PORT A (400:400:400)(400:400:400))
// internal delay pathes
          (IOPATH A O (1000:1000:1000)(1000:1000:1000))
    )))
  (CELL (CELLTYPE "CPE_IBF") // IBF    Pos: x103y129
// internal delay pathes
    (INSTANCE _a3277)
      (DELAY
        (ABSOLUTE
          (IOPATH I Y (500:500:500)(500:500:500))
    )))
 // C_AND///AND/    Pos: x100y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3278_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1280:1440:1601)(1357:1510:1664))
          (PORT IN8 (2123:2334:2547)(2239:2437:2639))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3278_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2249:2462:2682)(2350:2538:2733))
          (PORT IN4 (1223:1392:1564)(1282:1442:1605))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_Route1////    Pos: x143y96
  (CELL (CELLTYPE "C_Route1")
    (INSTANCE _a3281_1)
      (DELAY
        (ABSOLUTE
          (PORT CINY1 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH CINY1 OUT (415:454:493)(414:458:503))  // in 13 out 1
    )))
 // C_///AND/    Pos: x99y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3283_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1391:1586:1784)(1470:1662:1857))
          (PORT IN3 (1329:1482:1640)(1328:1458:1590))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x96y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3284_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1623:1804:1987)(1677:1843:2012))
          (PORT IN8 (1275:1433:1592)(1308:1459:1615))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x121y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3285_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1522:1720:1919)(1565:1739:1920))
          (PORT IN4 (1611:1803:1999)(1683:1859:2041))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x113y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3286_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1393:1553:1719)(1459:1601:1748))
          (PORT IN8 (1741:1937:2137)(1823:2002:2184))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3286_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1794:1992:2193)(1882:2054:2232))
          (PORT IN2 (1346:1516:1690)(1416:1571:1728))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x103y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3289_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1266:1440:1617)(1321:1479:1641))
          (PORT IN7 (1575:1775:1982)(1660:1855:2054))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x108y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3290_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (728:848:969)(721:820:921))
          (PORT IN4 (1068:1221:1377)(1110:1248:1390))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x109y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3291_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1498:1664:1832)(1578:1729:1884))
          (PORT IN8 (1342:1520:1702)(1398:1554:1714))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3291_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1481:1674:1870)(1488:1654:1824))
          (PORT IN4 (1412:1596:1784)(1452:1628:1806))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x101y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3294_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (550:634:719)(552:627:703))
          (PORT IN7 (1698:1951:2211)(1732:1955:2186))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x104y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3295_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (955:1078:1204)(982:1097:1214))
          (PORT IN8 (747:849:954)(732:813:896))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x103y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3296_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2411:2723:3043)(2534:2810:3095))
          (PORT IN8 (2232:2486:2746)(2336:2571:2812))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3296_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2011:2209:2413)(2122:2305:2493))
          (PORT IN4 (1710:1890:2076)(1799:1968:2140))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x97y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3299_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1899:2135:2375)(2002:2235:2473))
          (PORT IN3 (1521:1686:1856)(1571:1719:1870))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x101y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3300_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1874:2101:2332)(1916:2137:2360))
          (PORT IN4 (1410:1580:1752)(1489:1655:1826))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x105y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3301_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1361:1497:1636)(1421:1547:1675))
          (PORT IN7 (1705:1909:2117)(1777:1957:2141))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3301_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1542:1734:1928)(1578:1764:1958))
          (PORT IN4 (931:1047:1163)(947:1053:1163))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x99y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3304_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (966:1089:1215)(1006:1126:1248))
          (PORT IN3 (1860:2099:2345)(1921:2143:2371))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x100y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3305_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2198:2437:2681)(2320:2537:2762))
          (PORT IN8 (2474:2721:2977)(2572:2814:3061))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x110y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3306_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1450:1624:1800)(1485:1641:1801))
          (PORT IN8 (1380:1573:1770)(1432:1609:1791))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3306_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1493:1659:1826)(1571:1721:1874))
          (PORT IN4 (1469:1640:1813)(1529:1686:1847))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x99y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3309_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1401:1589:1780)(1414:1577:1747))
          (PORT IN2 (1161:1300:1442)(1215:1349:1487))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x102y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3310_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1105:1228:1354)(1164:1284:1408))
          (PORT IN4 (1501:1675:1852)(1503:1645:1792))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x108y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3311_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2045:2296:2550)(2154:2379:2610))
          (PORT IN6 (1599:1803:2010)(1666:1855:2049))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3311_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1883:2083:2289)(1929:2120:2317))
          (PORT IN4 (1466:1627:1793)(1496:1645:1798))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x103y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3314_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1605:1820:2043)(1628:1819:2015))
          (PORT IN8 (972:1110:1251)(986:1115:1248))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x101y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3315_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1141:1307:1476)(1157:1306:1458))
          (PORT IN4 (1134:1266:1400)(1137:1253:1370))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x108y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3316_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1211:1358:1509)(1280:1411:1546))
          (PORT IN8 (1878:2115:2357)(1980:2211:2446))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3316_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1934:2135:2339)(1998:2174:2356))
          (PORT IN4 (1950:2191:2433)(2074:2307:2544))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x105y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3319_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1068:1210:1354)(1076:1208:1343))
          (PORT IN6 (746:851:956)(757:857:958))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x101y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3320_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1618:1796:1978)(1669:1835:2005))
          (PORT IN8 (1457:1664:1877)(1513:1713:1917))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x119y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3321_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1532:1721:1917)(1544:1714:1889))
          (PORT IN8 (3552:3958:4371)(3672:4038:4414))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3321_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1763:1946:2134)(1859:2027:2200))
          (PORT IN2 (1090:1204:1319)(1139:1241:1344))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x119y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3324_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1348:1543:1743)(1353:1524:1698))
          (PORT IN4 (1672:1881:2097)(1716:1909:2108))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x105y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3325_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1622:1806:1995)(1701:1881:2065))
          (PORT IN8 (1524:1703:1887)(1530:1695:1863))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x132y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3326_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1861:2052:2248)(1906:2081:2260))
          (PORT IN8 (1359:1504:1652)(1422:1553:1687))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3326_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2078:2309:2547)(2152:2380:2611))
          (PORT IN4 (1679:1867:2062)(1729:1896:2069))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x123y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3329_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1167:1318:1471)(1212:1355:1500))
          (PORT IN3 (1536:1728:1924)(1616:1801:1990))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x115y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3330_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1535:1708:1884)(1598:1756:1916))
          (PORT IN8 (1751:1966:2183)(1793:1998:2209))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x125y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3331_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1784:1958:2136)(1813:1963:2118))
          (PORT IN8 (1029:1146:1266)(1061:1165:1270))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3331_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1401:1567:1736)(1444:1596:1751))
          (PORT IN2 (1603:1799:1997)(1688:1867:2050))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x119y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3334_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1921:2174:2431)(1984:2215:2452))
          (PORT IN3 (1372:1535:1703)(1389:1535:1685))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x111y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3335_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1220:1347:1478)(1230:1339:1451))
          (PORT IN4 (1430:1601:1776)(1501:1662:1826))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x115y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3336_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2334:2610:2892)(2469:2736:3009))
          (PORT IN8 (1758:1959:2163)(1854:2038:2226))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3336_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2178:2421:2669)(2301:2527:2758))
          (PORT IN3 (2068:2274:2486)(2128:2327:2529))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x115y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3339_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1458:1630:1807)(1450:1605:1764))
          (PORT IN4 (1250:1423:1599)(1268:1428:1594))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x108y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3340_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1320:1499:1681)(1372:1529:1688))
          (PORT IN8 (1324:1487:1651)(1359:1505:1654))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x125y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3341_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1209:1364:1523)(1205:1342:1482))
          (PORT IN8 (552:637:724)(543:613:685))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3341_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1544:1737:1932)(1593:1770:1952))
          (PORT IN4 (910:1044:1180)(953:1082:1214))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x117y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3344_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1906:2111:2320)(1989:2185:2385))
          (PORT IN3 (1581:1779:1981)(1590:1769:1953))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x111y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3345_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (940:1071:1204)(936:1048:1164))
          (PORT IN4 (764:863:965)(758:844:931))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x112y82
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3347_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1214:1363:1516)(1234:1378:1526))
          (PORT IN7 (1830:2051:2276)(1855:2056:2264))
          (PORT IN8 (2032:2269:2510)(2085:2306:2531))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x99y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3349_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1425:1606:1792)(1497:1662:1831))
          (PORT IN4 (1214:1371:1533)(1242:1393:1550))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x107y77
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3350_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2043:2277:2517)(2151:2373:2596))
          (PORT IN5 (1285:1464:1645)(1305:1469:1637))
          (PORT IN6 (576:662:751)(576:651:729))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x117y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3351_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1497:1665:1836)(1536:1699:1866))
          (PORT IN8 (1727:1947:2170)(1773:1970:2171))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3351_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1576:1738:1903)(1661:1805:1951))
          (PORT IN3 (923:1056:1191)(932:1053:1178))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x113y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3354_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1248:1407:1569)(1260:1403:1548))
          (PORT IN7 (1305:1452:1603)(1316:1455:1596))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x100y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3355_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (548:631:715)(538:608:681))
          (PORT IN4 (783:888:995)(804:901:1001))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x108y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3356_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1871:2075:2283)(1982:2174:2371))
          (PORT IN6 (1891:2113:2337)(1926:2129:2339))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3356_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1354:1516:1679)(1374:1515:1659))
          (PORT IN4 (1598:1795:1996)(1617:1795:1977))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x103y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3359_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2106:2371:2645)(2204:2458:2718))
          (PORT IN8 (1751:1936:2125)(1822:1995:2175))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x100y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3360_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1604:1776:1951)(1660:1823:1990))
          (PORT IN4 (1285:1463:1645)(1271:1421:1573))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x139y108
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3361_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1582:1781:1984)(1617:1802:1991))
          (PORT IN8 (3604:4008:4421)(3754:4131:4519))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3361_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2888:3168:3453)(2990:3251:3518))
          (PORT IN3 (1467:1631:1796)(1479:1619:1763))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x113y93
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3364_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1865:2053:2248)(1906:2076:2252))
          (PORT IN7 (892:989:1088)(932:1023:1115))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x116y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3365_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1566:1752:1943)(1605:1778:1954))
          (PORT IN8 (1552:1717:1884)(1648:1806:1969))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x132y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3366_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1824:2066:2311)(1900:2139:2382))
          (PORT IN8 (1582:1785:1990)(1616:1790:1967))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3366_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1649:1832:2018)(1726:1893:2063))
          (PORT IN4 (1825:2066:2312)(1906:2139:2380))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x123y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3369_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1791:1986:2186)(1861:2045:2234))
          (PORT IN7 (1384:1553:1725)(1424:1585:1751))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x116y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3370_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1419:1593:1769)(1430:1591:1756))
          (PORT IN8 (1476:1643:1813)(1565:1725:1890))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x120y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3371_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1875:2076:2281)(1917:2099:2285))
          (PORT IN6 (1476:1642:1810)(1570:1726:1885))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3371_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1415:1575:1738)(1469:1609:1752))
          (PORT IN4 (1595:1784:1976)(1644:1824:2009))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x115y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3374_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1173:1316:1462)(1201:1342:1485))
          (PORT IN3 (1271:1423:1579)(1264:1398:1536))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x104y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3375_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1902:2111:2323)(2015:2211:2412))
          (PORT IN8 (924:1038:1155)(954:1058:1164))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x122y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3376_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1941:2153:2366)(1950:2131:2316))
          (PORT IN8 (1431:1595:1762)(1497:1649:1804))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3376_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1789:2000:2219)(1868:2070:2275))
          (PORT IN4 (1421:1587:1757)(1500:1658:1820))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x117y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3379_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1636:1831:2031)(1713:1910:2112))
          (PORT IN3 (1235:1402:1575)(1251:1403:1559))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x105y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3380_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1276:1421:1571)(1336:1476:1619))
          (PORT IN8 (1537:1733:1933)(1548:1728:1910))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x117y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3381_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (757:861:966)(773:872:972))
          (PORT IN8 (1769:1974:2183)(1826:2014:2207))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3381_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1570:1766:1966)(1631:1796:1966))
          (PORT IN2 (1649:1859:2073)(1687:1876:2069))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x113y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3384_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1103:1222:1343)(1118:1225:1334))
          (PORT IN3 (1561:1774:1992)(1611:1812:2018))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x105y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3385_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1097:1237:1382)(1085:1204:1326))
          (PORT IN8 (410:472:534)(379:430:481))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x110y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3386_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1744:1959:2184)(1787:1998:2212))
          (PORT IN8 (1587:1771:1958)(1668:1838:2012))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3386_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1919:2128:2339)(2017:2199:2387))
          (PORT IN3 (1331:1489:1651)(1366:1515:1668))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x105y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3389_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1127:1259:1392)(1179:1306:1435))
          (PORT IN3 (1618:1784:1955)(1650:1795:1943))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x100y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3390_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1454:1605:1760)(1489:1628:1771))
          (PORT IN4 (596:677:759)(599:674:751))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x122y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3391_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (617:698:779)(612:681:752))
          (PORT IN6 (1056:1192:1330)(1081:1208:1338))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3391_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1151:1284:1419)(1189:1324:1462))
          (PORT IN4 (1061:1221:1384)(1071:1218:1369))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x113y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3394_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (892:1027:1164)(897:1018:1140))
          (PORT IN7 (1444:1603:1768)(1446:1587:1731))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x107y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3395_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (551:632:715)(556:629:704))
          (PORT IN8 (848:966:1086)(825:922:1021))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x104y84
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3397_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1303:1464:1628)(1341:1501:1666))
          (PORT IN7 (1736:1990:2251)(1776:2013:2255))
          (PORT IN8 (577:660:743)(568:641:716))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x97y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3399_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1620:1811:2005)(1719:1903:2093))
          (PORT IN4 (756:868:981)(749:847:947))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x103y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3400_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1643:1819:1999)(1682:1848:2022))
          (PORT IN5 (1364:1560:1760)(1416:1581:1753))
          (PORT IN7 (1362:1504:1650)(1365:1486:1609))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x108y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3401_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2168:2398:2634)(2283:2499:2720))
          (PORT IN7 (1781:1973:2168)(1872:2056:2243))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3401_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1614:1770:1929)(1682:1817:1957))
          (PORT IN4 (1774:1974:2178)(1836:2021:2210))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x103y98
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3404_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1683:1873:2069)(1731:1907:2088))
          (PORT IN7 (1856:2073:2297)(1919:2124:2335))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x104y104
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3405_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1378:1565:1754)(1460:1639:1821))
          (PORT IN4 (743:820:898)(758:825:894))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x128y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3406_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1912:2106:2302)(1989:2170:2355))
          (PORT IN8 (4788:5324:5870)(4967:5451:5947))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3406_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2958:3300:3649)(3071:3384:3705))
          (PORT IN4 (1050:1178:1308)(1084:1200:1319))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x119y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3409_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1275:1440:1608)(1326:1471:1620))
          (PORT IN3 (1599:1813:2034)(1655:1860:2071))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x111y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3410_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1532:1733:1937)(1548:1723:1900))
          (PORT IN8 (1411:1583:1760)(1414:1563:1715))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x116y101
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3411_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1277:1414:1553)(1346:1470:1598))
          (PORT IN8 (1897:2093:2295)(1953:2129:2311))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3411_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1981:2196:2415)(2093:2290:2492))
          (PORT IN4 (1621:1812:2007)(1681:1858:2038))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x117y102
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3414_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1468:1662:1861)(1563:1761:1963))
          (PORT IN3 (1540:1726:1916)(1593:1765:1942))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x114y97
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3415_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1732:1965:2200)(1810:2020:2233))
          (PORT IN4 (1717:1907:2099)(1824:2010:2200))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x112y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3416_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2261:2460:2665)(2350:2527:2709))
          (PORT IN7 (2264:2478:2697)(2300:2490:2684))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3416_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1543:1735:1933)(1584:1765:1948))
          (PORT IN4 (1961:2181:2407)(2047:2261:2481))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x113y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3419_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (935:1036:1141)(945:1043:1144))
          (PORT IN3 (1578:1767:1959)(1611:1776:1945))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x101y100
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3420_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1405:1568:1732)(1447:1597:1749))
          (PORT IN8 (925:1053:1183)(960:1084:1211))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x109y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3421_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1704:1892:2082)(1769:1940:2115))
          (PORT IN8 (1940:2137:2342)(1994:2172:2356))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3421_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1553:1715:1880)(1624:1767:1913))
          (PORT IN4 (2233:2473:2719)(2366:2597:2833))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x109y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3424_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1235:1383:1535)(1255:1394:1535))
          (PORT IN2 (2217:2490:2769)(2315:2580:2852))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x98y103
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3425_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1435:1630:1829)(1468:1646:1826))
          (PORT IN4 (1894:2087:2286)(1961:2145:2335))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x108y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3426_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1999:2245:2494)(2102:2322:2549))
          (PORT IN8 (2168:2416:2667)(2227:2467:2715))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3426_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1932:2150:2371)(1964:2158:2357))
          (PORT IN4 (2230:2483:2740)(2334:2579:2829))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x99y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3429_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1327:1484:1646)(1300:1429:1563))
          (PORT IN2 (777:879:983)(814:911:1010))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x102y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3430_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2196:2442:2694)(2299:2529:2764))
          (PORT IN8 (708:810:913)(718:815:914))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x109y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3431_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1433:1585:1739)(1472:1621:1772))
          (PORT IN8 (1935:2132:2336)(1989:2166:2349))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3431_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1641:1800:1961)(1734:1875:2019))
          (PORT IN4 (1466:1650:1837)(1555:1729:1906))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x101y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3434_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1917:2184:2457)(1964:2199:2440))
          (PORT IN3 (1212:1356:1504)(1254:1385:1519))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x102y92
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3435_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (823:933:1044)(796:889:984))
          (PORT IN8 (1093:1222:1353)(1124:1249:1375))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x108y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3436_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1934:2145:2360)(2042:2245:2451))
          (PORT IN8 (1599:1810:2026)(1642:1832:2028))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3436_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1407:1588:1772)(1451:1611:1776))
          (PORT IN4 (1528:1712:1899)(1610:1787:1967))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x97y99
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3439_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1088:1238:1392)(1124:1268:1416))
          (PORT IN7 (1253:1398:1548)(1311:1447:1586))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x94y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3440_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1433:1610:1789)(1487:1657:1831))
          (PORT IN4 (1928:2205:2486)(2009:2290:2573))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x129y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3441_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (605:686:769)(607:685:764))
          (PORT IN7 (1068:1218:1371)(1083:1221:1363))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x121y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3442_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (563:648:735)(552:628:706))
          (PORT IN4 (1321:1475:1633)(1338:1478:1622))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x134y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3446_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (927:1036:1147)(921:1014:1111))
          (PORT IN8 (1752:1949:2151)(1841:2030:2223))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x125y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3447_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (918:1039:1162)(947:1064:1184))
          (PORT IN8 (1057:1212:1372)(1091:1241:1395))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x128y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3449_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1492:1664:1839)(1499:1659:1825))
          (PORT IN4 (1590:1809:2033)(1642:1852:2067))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x119y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3451_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1045:1179:1314)(1051:1177:1305))
          (PORT IN7 (1107:1239:1376)(1123:1248:1375))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x129y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3452_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (930:1036:1145)(933:1034:1139))
          (PORT IN4 (1420:1607:1797)(1458:1638:1822))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x122y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3453_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (924:1050:1177)(968:1098:1229))
          (PORT IN8 (365:425:485)(342:386:430))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x123y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3454_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (859:969:1080)(844:937:1031))
          (PORT IN3 (599:682:766)(611:690:770))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x126y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3455_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1846:2083:2325)(1915:2137:2364))
          (PORT IN6 (1108:1250:1397)(1115:1255:1396))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x127y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3456_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1080:1229:1382)(1089:1227:1369))
          (PORT IN3 (740:849:959)(727:819:912))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x129y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3457_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (955:1086:1219)(978:1095:1216))
          (PORT IN3 (1189:1318:1451)(1225:1351:1479))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x131y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3462_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1759:1973:2192)(1794:1995:2200))
          (PORT IN6 (2409:2669:2934)(2451:2689:2934))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x125y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3463_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1102:1238:1375)(1101:1217:1338))
          (PORT IN4 (1421:1598:1779)(1439:1610:1786))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x108y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3465_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1705:1919:2136)(1777:1984:2195))
          (PORT IN7 (2242:2489:2741)(2367:2609:2854))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x113y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3466_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1117:1252:1389)(1125:1251:1379))
          (PORT IN8 (1125:1272:1422)(1166:1306:1449))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x128y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3470_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (755:858:962)(761:856:955))
          (PORT IN7 (434:499:565)(411:468:526))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x130y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3472_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (965:1075:1188)(965:1063:1162))
          (PORT IN3 (3551:4023:4506)(3645:4069:4507))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x118y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3474_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1910:2136:2366)(2007:2219:2436))
          (PORT IN6 (1307:1462:1619)(1341:1487:1637))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x119y94
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3475_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2040:2287:2541)(2120:2362:2610))
          (PORT IN4 (1490:1657:1829)(1571:1730:1892))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x112y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3479_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1775:1974:2179)(1862:2051:2246))
          (PORT IN8 (1683:1869:2060)(1735:1901:2069))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x111y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3480_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1083:1207:1334)(1130:1242:1359))
          (PORT IN4 (1582:1790:2002)(1640:1827:2017))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x131y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3483_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1435:1646:1861)(1495:1693:1894))
          (PORT IN3 (1092:1240:1393)(1067:1189:1315))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x128y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3484_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1201:1356:1515)(1252:1406:1562))
          (PORT IN7 (1081:1219:1359)(1078:1194:1314))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x117y90
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3486_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1067:1207:1350)(1077:1217:1361))
          (PORT IN6 (1368:1552:1740)(1368:1527:1691))
          (PORT IN8 (1093:1244:1397)(1131:1275:1422))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x119y91
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3489_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (577:662:749)(584:664:746))
          (PORT IN7 (1905:2110:2318)(1981:2181:2386))
          (PORT IN8 (1441:1632:1828)(1489:1669:1853))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x113y92
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3490_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1050:1182:1318)(1060:1183:1309))
          (PORT IN3 (1924:2151:2385)(1963:2166:2373))
          (PORT IN4 (1231:1405:1580)(1253:1414:1576))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x104y96
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3492_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (753:858:964)(738:820:906))
          (PORT IN4 (1451:1642:1837)(1511:1682:1859))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x108y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3494_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1200:1368:1541)(1225:1385:1548))
          (PORT IN8 (1367:1511:1658)(1408:1551:1698))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x106y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3495_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1100:1248:1400)(1138:1273:1410))
          (PORT IN4 (1603:1791:1982)(1686:1870:2060))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x113y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3499_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1790:2020:2254)(1840:2067:2303))
          (PORT IN6 (782:895:1010)(793:904:1017))
          (PORT IN8 (1210:1377:1548)(1238:1401:1569))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x117y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3502_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (722:830:942)(733:832:933))
          (PORT IN5 (1978:2204:2433)(2071:2279:2490))
          (PORT IN7 (1506:1706:1911)(1601:1807:2016))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x107y70
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3503_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1411:1600:1795)(1436:1604:1772))
          (PORT IN6 (543:626:711)(535:609:685))
          (PORT IN8 (1608:1795:1987)(1680:1860:2045))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x103y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3505_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1249:1413:1583)(1254:1395:1541))
          (PORT IN4 (932:1069:1209)(938:1058:1180))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x110y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3507_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1105:1252:1402)(1158:1286:1420))
          (PORT IN3 (1559:1749:1946)(1608:1787:1970))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x105y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3508_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1228:1405:1587)(1238:1399:1563))
          (PORT IN8 (947:1076:1207)(965:1087:1211))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x110y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3512_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (831:934:1040)(830:919:1011))
          (PORT IN7 (1532:1729:1929)(1570:1751:1936))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x101y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3513_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1349:1544:1741)(1413:1592:1776))
          (PORT IN4 (1285:1439:1596)(1336:1473:1613))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x140y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3516_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1259:1411:1563)(1278:1413:1552))
          (PORT IN6 (1561:1728:1899)(1604:1758:1917))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///OR/    Pos: x132y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3518_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1539:1721:1906)(1614:1781:1951))
          (PORT IN2 (1456:1640:1829)(1533:1702:1876))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x139y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3519_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1328:1493:1662)(1369:1527:1688))
          (PORT IN8 (1646:1849:2057)(1720:1918:2122))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3519_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1247:1406:1568)(1293:1443:1596))
          (PORT IN4 (853:980:1109)(852:959:1067))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x134y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3523_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1563:1749:1937)(1617:1788:1965))
          (PORT IN2 (872:971:1073)(878:969:1062))
          (PORT IN4 (752:853:954)(750:842:935))
          (PORT IN7 (1703:1911:2123)(1774:1981:2192))
          (PORT IN8 (1725:1947:2174)(1767:1984:2208))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x140y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3528_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1431:1627:1826)(1455:1633:1816))
          (PORT IN8 (399:466:534)(373:425:478))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3528_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1859:2096:2338)(1939:2174:2409))
          (PORT IN4 (770:868:968)(795:887:981))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x132y95
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3529_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1263:1411:1560)(1337:1474:1612))
          (PORT IN7 (1796:1985:2178)(1847:2019:2196))
          (PORT IN8 (2064:2304:2550)(2205:2444:2686))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x134y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3531_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1811:2004:2203)(1881:2070:2264))
          (PORT IN3 (1020:1148:1279)(1076:1197:1321))
          (PORT IN4 (1365:1506:1652)(1381:1512:1649))
          (PORT IN5 (1904:2102:2304)(1997:2188:2385))
          (PORT IN7 (898:1031:1165)(896:1012:1132))
          (PORT IN8 (1610:1807:2010)(1689:1889:2094))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x138y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3532_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1786:2034:2287)(1884:2118:2355))
          (PORT IN6 (1099:1237:1380)(1105:1229:1358))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///OR/    Pos: x138y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3533_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1369:1533:1704)(1368:1521:1680))
          (PORT IN4 (1390:1588:1788)(1458:1641:1828))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x142y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3534_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1933:2162:2396)(2019:2248:2484))
          (PORT IN8 (1597:1774:1957)(1633:1795:1962))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3534_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (882:1012:1144)(889:1009:1129))
          (PORT IN4 (583:656:731)(599:663:729))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x125y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3540_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (774:870:968)(801:891:983))
          (PORT IN3 (898:998:1099)(903:987:1071))
          (PORT IN4 (551:638:727)(547:620:695))
          (PORT IN5 (1625:1814:2005)(1675:1856:2041))
          (PORT IN6 (900:1008:1119)(925:1022:1122))
          (PORT IN7 (897:1005:1115)(898:985:1074))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x133y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3541_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2072:2308:2550)(2130:2364:2604))
          (PORT IN7 (731:840:952)(722:815:910))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR////    Pos: x126y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3542_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (887:1015:1145)(904:1024:1146))
          (PORT IN7 (1252:1395:1541)(1311:1445:1582))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x136y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3543_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1637:1849:2066)(1686:1889:2095))
          (PORT IN8 (895:1028:1164)(899:1012:1126))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3543_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (933:1054:1177)(939:1051:1167))
          (PORT IN4 (1191:1366:1542)(1220:1380:1543))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x140y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3548_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (719:822:929)(720:816:913))
          (PORT IN3 (1268:1434:1605)(1289:1438:1591))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///OR/    Pos: x133y74
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3550_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2167:2416:2672)(2306:2563:2825))
          (PORT IN4 (1095:1244:1396)(1144:1284:1428))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x138y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3551_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1265:1427:1592)(1276:1417:1563))
          (PORT IN8 (734:839:946)(729:820:913))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3551_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1134:1262:1394)(1146:1268:1392))
          (PORT IN4 (1540:1733:1930)(1623:1802:1984))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x132y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3555_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1945:2181:2420)(2047:2279:2516))
          (PORT IN2 (1479:1689:1906)(1527:1716:1908))
          (PORT IN3 (728:834:940)(731:825:922))
          (PORT IN4 (898:1009:1125)(906:1009:1116))
          (PORT IN5 (1411:1596:1783)(1457:1620:1786))
          (PORT IN7 (1292:1459:1629)(1350:1512:1678))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x127y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3556_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (891:1005:1120)(887:989:1093))
          (PORT IN6 (563:649:735)(555:628:703))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///OR/    Pos: x134y72
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3557_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1104:1257:1412)(1145:1284:1425))
          (PORT IN4 (2283:2551:2824)(2381:2631:2887))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x136y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3558_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (579:661:744)(559:626:694))
          (PORT IN7 (714:817:922)(712:811:912))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3558_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (937:1080:1224)(944:1063:1184))
          (PORT IN4 (1648:1836:2027)(1689:1867:2049))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x136y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3563_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1196:1375:1559)(1192:1353:1518))
          (PORT IN6 (717:818:923)(739:840:945))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR////    Pos: x130y82
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3565_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (412:470:530)(396:445:495))
          (PORT IN6 (1410:1595:1784)(1400:1561:1726))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x137y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3566_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (587:673:760)(574:644:716))
          (PORT IN7 (553:635:718)(528:593:660))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3566_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1239:1383:1530)(1240:1368:1499))
          (PORT IN4 (1560:1781:2005)(1643:1853:2067))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x134y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3570_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1209:1393:1579)(1244:1420:1599))
          (PORT IN8 (1326:1490:1656)(1353:1506:1664))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3570_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1043:1184:1326)(1023:1135:1251))
          (PORT IN2 (508:593:679)(481:549:620))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x125y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3572_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1680:1845:2012)(1729:1874:2021))
          (PORT IN5 (2015:2280:2555)(2109:2390:2676))
          (PORT IN6 (1439:1608:1781)(1517:1687:1860))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_ORAND////    Pos: x109y93
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3576_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1862:2099:2341)(1960:2192:2430))
          (PORT IN2 (2362:2643:2932)(2440:2694:2954))
          (PORT IN3 (1493:1659:1829)(1592:1749:1910))
          (PORT IN4 (385:444:503)(363:407:452))
          (PORT IN5 (1906:2143:2382)(1993:2223:2455))
          (PORT IN6 (2185:2414:2647)(2304:2525:2750))
          (PORT IN7 (1663:1871:2083)(1740:1944:2151))
          (PORT IN8 (1674:1897:2123)(1727:1931:2139))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x138y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3577_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1464:1610:1760)(1511:1654:1800))
          (PORT IN2 (555:642:731)(534:603:673))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR////    Pos: x134y91
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3579_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1813:2022:2234)(1889:2082:2278))
          (PORT IN7 (1251:1421:1598)(1245:1386:1532))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x139y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3580_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1228:1388:1549)(1212:1345:1480))
          (PORT IN7 (1416:1578:1744)(1470:1626:1783))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3580_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1254:1416:1582)(1273:1420:1572))
          (PORT IN4 (1210:1389:1569)(1266:1425:1588))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x136y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3585_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1687:1875:2069)(1760:1944:2136))
          (PORT IN8 (1498:1717:1940)(1579:1775:1975))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3585_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1418:1576:1738)(1463:1601:1744))
          (PORT IN3 (1205:1355:1508)(1249:1383:1521))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x140y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3590_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (862:971:1081)(844:937:1033))
          (PORT IN3 (1262:1433:1607)(1325:1493:1663))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x136y77
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3592_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1443:1650:1861)(1498:1690:1886))
          (PORT IN8 (1803:2049:2301)(1821:2031:2245))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x137y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3593_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1071:1193:1318)(1092:1210:1332))
          (PORT IN8 (1387:1559:1735)(1497:1666:1837))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3593_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1435:1627:1821)(1505:1676:1852))
          (PORT IN2 (1053:1206:1361)(1064:1205:1349))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x141y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3597_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1073:1217:1364)(1088:1224:1364))
          (PORT IN4 (1085:1239:1394)(1103:1239:1378))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x135y83
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3598_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (880:980:1081)(901:992:1084))
          (PORT IN6 (1592:1778:1969)(1649:1819:1994))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x140y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3599_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1443:1609:1779)(1498:1659:1824))
          (PORT IN7 (889:1013:1140)(916:1031:1148))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3599_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (988:1113:1241)(1037:1158:1281))
          (PORT IN4 (1272:1445:1621)(1287:1438:1592))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x138y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3604_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1205:1362:1521)(1205:1335:1470))
          (PORT IN2 (877:1006:1137)(904:1023:1145))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR////    Pos: x131y72
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3606_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1997:2222:2455)(2122:2355:2591))
          (PORT IN6 (1306:1465:1627)(1381:1535:1693))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND///AND/    Pos: x133y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3607_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1218:1372:1531)(1225:1363:1504))
          (PORT IN7 (865:976:1089)(846:935:1028))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3607_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (393:452:511)(371:416:462))
          (PORT IN4 (1292:1451:1614)(1299:1436:1575))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x106y77
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3611_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1494:1675:1860)(1509:1670:1835))
          (PORT IN2 (1629:1816:2005)(1636:1800:1969))
          (PORT IN3 (1298:1445:1596)(1329:1468:1610))
          (PORT IN4 (1458:1630:1803)(1531:1692:1858))
          (PORT IN5 (1571:1770:1974)(1629:1829:2032))
          (PORT IN6 (1379:1540:1705)(1440:1584:1733))
          (PORT IN7 (1685:1881:2080)(1791:1975:2162))
          (PORT IN8 (1272:1438:1609)(1370:1535:1706))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x136y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3612_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (766:841:918)(780:845:912))
          (PORT IN7 (1058:1190:1324)(1059:1179:1304))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x130y71
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3614_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1617:1795:1979)(1699:1876:2056))
          (PORT IN2 (554:636:720)(550:619:688))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x135y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3615_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (562:644:727)(550:620:692))
          (PORT IN8 (946:1065:1185)(975:1094:1215))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3615_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1119:1253:1391)(1144:1274:1407))
          (PORT IN4 (748:859:972)(738:832:929))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x135y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3620_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1090:1232:1378)(1145:1276:1409))
          (PORT IN8 (1716:1955:2199)(1748:1957:2172))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///OR/    Pos: x134y73
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3621_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1989:2234:2484)(2044:2267:2495))
          (PORT IN3 (609:702:796)(613:698:784))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x138y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3622_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (766:874:985)(779:881:984))
          (PORT IN7 (956:1073:1192)(946:1048:1153))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3622_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (582:665:751)(588:668:749))
          (PORT IN3 (1629:1835:2046)(1698:1896:2101))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x135y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3627_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (756:861:967)(766:861:956))
          (PORT IN7 (1403:1590:1781)(1428:1594:1764))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3627_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (753:870:987)(741:832:926))
          (PORT IN2 (566:650:734)(551:622:693))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x131y75
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a3629_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1893:2091:2297)(1961:2144:2330))
          (PORT IN7 (1582:1789:2001)(1565:1742:1925))
          (PORT IN8 (1893:2132:2378)(1941:2166:2396))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_AND////    Pos: x131y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3633_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (556:635:716)(545:614:686))
          (PORT IN2 (1270:1454:1640)(1270:1429:1591))
          (PORT IN3 (1876:2120:2370)(1909:2132:2357))
          (PORT IN4 (738:855:974)(729:824:922))
          (PORT IN5 (1461:1625:1792)(1546:1700:1856))
          (PORT IN8 (846:962:1080)(822:916:1011))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x128y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3634_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (686:763:842)(698:767:837))
          (PORT IN6 (1455:1638:1825)(1489:1662:1837))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///OR/    Pos: x133y87
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3635_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2777:3059:3347)(2923:3185:3452))
          (PORT IN4 (1341:1516:1697)(1382:1540:1703))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x136y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3636_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (751:866:984)(739:834:930))
          (PORT IN7 (1501:1684:1872)(1555:1724:1898))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3636_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1450:1606:1767)(1501:1649:1801))
          (PORT IN3 (1284:1436:1592)(1323:1462:1603))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_ORAND////    Pos: x117y93
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a3641_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1793:1981:2174)(1857:2028:2204))
          (PORT IN2 (547:632:719)(528:594:661))
          (PORT IN3 (1244:1369:1496)(1263:1376:1493))
          (PORT IN4 (1003:1137:1275)(983:1095:1211))
          (PORT IN5 (554:645:738)(534:603:673))
          (PORT IN6 (919:1069:1222)(909:1028:1150))
          (PORT IN7 (1289:1419:1550)(1304:1418:1533))
          (PORT IN8 (1306:1458:1611)(1351:1497:1648))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x138y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3642_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (754:873:995)(753:858:965))
          (PORT IN8 (1344:1533:1725)(1406:1579:1754))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///OR/    Pos: x139y96
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3643_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1865:2072:2285)(1933:2119:2310))
          (PORT IN3 (761:859:960)(784:875:969))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x138y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3644_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1192:1320:1452)(1189:1301:1415))
          (PORT IN8 (1295:1447:1601)(1370:1517:1664))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3644_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1472:1658:1848)(1502:1668:1839))
          (PORT IN4 (1130:1282:1439)(1162:1302:1445))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x133y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3650_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1347:1508:1674)(1350:1485:1626))
          (PORT IN2 (2642:2927:3221)(2781:3050:3328))
          (PORT IN3 (1548:1748:1951)(1613:1796:1983))
          (PORT IN4 (718:822:928)(721:810:902))
          (PORT IN5 (1835:2057:2283)(1890:2097:2309))
          (PORT IN8 (1068:1204:1342)(1078:1205:1336))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x128y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3651_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (948:1073:1202)(988:1107:1227))
          (PORT IN7 (1949:2195:2444)(2016:2242:2472))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x135y83
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3652_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (925:1057:1191)(936:1056:1178))
          (PORT IN4 (839:973:1109)(842:954:1069))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND///AND/    Pos: x138y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3653_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1527:1715:1910)(1574:1751:1931))
          (PORT IN7 (1189:1366:1545)(1191:1349:1508))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3653_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1167:1336:1509)(1179:1331:1488))
          (PORT IN4 (385:449:514)(365:414:463))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x122y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3659_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (565:653:743)(562:635:710))
          (PORT IN3 (580:662:746)(570:643:716))
          (PORT IN4 (1087:1243:1403)(1090:1227:1368))
          (PORT IN6 (726:834:946)(731:832:935))
          (PORT IN7 (1430:1604:1780)(1459:1622:1789))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x123y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3663_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1085:1248:1413)(1102:1254:1408))
          (PORT IN6 (1795:2000:2210)(1855:2051:2250))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3663_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1095:1255:1419)(1103:1247:1396))
          (PORT IN4 (376:436:497)(371:425:480))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x142y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3665_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1598:1786:1978)(1694:1888:2086))
          (PORT IN6 (598:671:746)(597:663:730))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///OR/    Pos: x135y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3667_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1632:1826:2024)(1676:1847:2022))
          (PORT IN3 (561:645:731)(547:621:696))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x139y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3668_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1044:1178:1318)(1044:1169:1296))
          (PORT IN7 (880:1005:1133)(906:1021:1138))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3668_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (559:644:729)(557:632:709))
          (PORT IN4 (1384:1554:1727)(1446:1600:1757))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x128y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3672_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (741:853:968)(736:830:926))
          (PORT IN2 (1230:1374:1521)(1250:1375:1502))
          (PORT IN3 (1496:1685:1878)(1552:1738:1929))
          (PORT IN4 (1414:1600:1788)(1407:1574:1746))
          (PORT IN6 (1365:1531:1699)(1409:1555:1705))
          (PORT IN7 (1676:1902:2131)(1704:1907:2114))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x137y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3673_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1620:1808:2002)(1607:1778:1955))
          (PORT IN6 (1064:1203:1347)(1057:1177:1302))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_OR////    Pos: x127y77
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3674_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1447:1643:1844)(1489:1678:1870))
          (PORT IN7 (1280:1438:1601)(1312:1465:1621))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x132y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3675_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (938:1047:1158)(939:1039:1141))
          (PORT IN7 (1156:1295:1437)(1197:1326:1459))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3675_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1533:1710:1892)(1600:1772:1949))
          (PORT IN4 (1676:1857:2044)(1727:1887:2054))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x128y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3680_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (816:914:1014)(816:912:1008))
          (PORT IN2 (1838:2079:2325)(1870:2081:2296))
          (PORT IN3 (1572:1757:1946)(1606:1776:1952))
          (PORT IN4 (618:694:772)(620:687:755))
          (PORT IN7 (909:1039:1170)(926:1045:1166))
          (PORT IN8 (1359:1507:1659)(1417:1550:1687))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x128y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3681_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (753:849:948)(774:863:954))
          (PORT IN2 (1565:1772:1983)(1552:1732:1917))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR////    Pos: x127y81
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3682_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1048:1185:1324)(1064:1184:1306))
          (PORT IN8 (1068:1217:1368)(1062:1196:1332))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x130y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3683_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1632:1817:2006)(1707:1878:2054))
          (PORT IN7 (1736:1947:2163)(1802:2006:2213))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3683_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1382:1543:1709)(1374:1516:1663))
          (PORT IN2 (1480:1669:1862)(1537:1714:1895))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND///AND/    Pos: x125y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3689_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1252:1412:1574)(1306:1449:1597))
          (PORT IN8 (1118:1274:1433)(1179:1337:1497))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3689_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (385:441:499)(356:400:445))
          (PORT IN3 (743:846:951)(746:837:928))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x123y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3694_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1201:1345:1493)(1253:1386:1521))
          (PORT IN4 (604:696:790)(587:663:741))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x148y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3695_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (752:862:976)(758:856:956))
          (PORT IN7 (559:651:745)(549:627:705))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x139y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3696_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1022:1151:1283)(1072:1189:1310))
          (PORT IN6 (584:671:761)(585:670:755))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x145y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3699_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1063:1200:1340)(1109:1233:1361))
          (PORT IN3 (581:662:745)(571:638:707))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x143y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3700_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1262:1444:1629)(1337:1510:1685))
          (PORT IN8 (919:1054:1191)(941:1068:1199))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x144y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3704_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2395:2638:2885)(2489:2718:2954))
          (PORT IN3 (1030:1163:1299)(1008:1122:1240))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x149y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3705_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (356:412:470)(328:374:421))
          (PORT IN7 (367:419:473)(338:379:422))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x147y113
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3707_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1092:1246:1402)(1135:1282:1432))
          (PORT IN3 (763:875:990)(785:893:1002))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x146y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3709_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (380:437:496)(350:396:443))
          (PORT IN7 (3197:3623:4056)(3348:3753:4162))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x146y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3711_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (924:1042:1162)(935:1041:1151))
          (PORT IN8 (401:460:519)(395:446:499))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x144y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3712_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (739:844:951)(763:867:973))
          (PORT IN2 (860:975:1090)(870:979:1090))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_XOR////    Pos: x145y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3713_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (393:451:509)(372:417:463))
          (PORT IN8 (380:434:488)(377:425:474))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x146y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3714_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (867:976:1087)(845:935:1027))
          (PORT IN3 (391:452:513)(363:409:456))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x144y107
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3716_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1175:1306:1441)(1188:1313:1442))
          (PORT IN8 (1091:1226:1365)(1126:1256:1389))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x142y107
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3717_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1304:1483:1665)(1377:1566:1759))
          (PORT IN6 (1058:1182:1308)(1100:1221:1345))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3717_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1211:1374:1537)(1253:1415:1580))
          (PORT IN3 (1037:1159:1282)(1081:1199:1320))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x143y111
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3720_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1137:1276:1418)(1168:1304:1444))
          (PORT IN7 (625:712:800)(620:700:783))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x144y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3721_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (378:433:488)(349:391:435))
          (PORT IN8 (1033:1175:1318)(1004:1117:1232))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x142y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3722_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1041:1195:1352)(1049:1183:1320))
          (PORT IN3 (4048:4578:5117)(4208:4702:5202))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x142y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3723_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1310:1489:1669)(1349:1523:1701))
          (PORT IN7 (895:1006:1119)(874:969:1068))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x130y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3724_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1828:2028:2230)(1917:2109:2304))
          (PORT IN7 (1468:1637:1812)(1513:1677:1846))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x147y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3726_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1013:1170:1329)(1025:1168:1313))
          (PORT IN4 (948:1066:1185)(987:1103:1221))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x143y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3728_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1510:1691:1877)(1564:1740:1919))
          (PORT IN3 (595:676:758)(593:663:733))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x137y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3729_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1408:1604:1803)(1447:1634:1826))
          (PORT IN4 (2219:2466:2719)(2296:2515:2739))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x135y85
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3730_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (948:1088:1230)(964:1087:1213))
          (PORT IN6 (1758:1974:2192)(1827:2021:2219))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x146y108
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3731_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1351:1540:1730)(1407:1589:1776))
          (PORT IN3 (604:691:778)(605:687:770))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x148y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3732_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1436:1618:1804)(1471:1642:1815))
          (PORT IN8 (755:866:979)(760:857:957))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x124y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3733_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1665:1850:2039)(1734:1907:2084))
          (PORT IN8 (555:650:746)(536:605:676))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x132y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3734_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1636:1851:2071)(1693:1898:2109))
          (PORT IN3 (711:812:913)(712:808:907))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x123y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3735_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1599:1788:1980)(1608:1771:1937))
          (PORT IN8 (1307:1462:1620)(1345:1499:1658))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x133y86
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3736_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (922:1029:1136)(926:1025:1126))
          (PORT IN2 (1933:2139:2351)(2018:2213:2414))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_XOR////    Pos: x128y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3737_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1083:1212:1345)(1138:1264:1392))
          (PORT IN8 (1600:1812:2027)(1702:1900:2104))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x143y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3738_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (962:1083:1205)(999:1116:1235))
          (PORT IN3 (941:1049:1160)(944:1042:1142))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x149y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3739_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (566:660:756)(551:630:710))
          (PORT IN8 (1135:1270:1408)(1157:1286:1421))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x149y109
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3741_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (571:658:746)(592:677:762))
          (PORT IN3 (1179:1305:1433)(1188:1297:1410))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x148y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3742_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1112:1248:1387)(1138:1266:1397))
          (PORT IN8 (1559:1743:1931)(1610:1782:1959))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x147y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3744_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1100:1250:1402)(1161:1311:1465))
          (PORT IN2 (1100:1239:1382)(1119:1252:1388))
          (PORT IN4 (1325:1498:1675)(1339:1493:1651))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x149y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3748_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (907:1034:1163)(917:1034:1154))
          (PORT IN4 (1831:2033:2240)(1916:2111:2312))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x150y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3749_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (745:839:935)(752:837:926))
          (PORT IN6 (1241:1412:1584)(1241:1391:1546))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x148y100
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3750_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1539:1715:1893)(1580:1748:1920))
          (PORT IN3 (1251:1428:1609)(1289:1451:1615))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x148y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3751_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (743:841:941)(727:819:912))
          (PORT IN7 (1741:1970:2203)(1842:2067:2296))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x147y106
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3752_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1421:1629:1842)(1451:1646:1844))
          (PORT IN4 (386:445:506)(376:427:479))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x144y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3756_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (569:655:744)(553:626:701))
          (PORT IN8 (936:1046:1158)(928:1023:1121))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x143y97
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3757_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (889:1010:1135)(880:995:1112))
          (PORT IN3 (1260:1435:1614)(1289:1460:1633))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x145y104
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3758_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (547:628:712)(543:616:690))
          (PORT IN8 (1267:1431:1599)(1312:1469:1628))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x144y105
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3759_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (954:1075:1200)(1002:1122:1244))
          (PORT IN4 (971:1087:1204)(999:1104:1212))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x145y99
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3760_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1009:1150:1292)(1013:1133:1257))
          (PORT IN8 (1046:1187:1331)(1055:1177:1304))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x144y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3761_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (416:472:528)(399:447:495))
          (PORT IN4 (434:492:552)(417:467:518))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x136y93
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3762_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1223:1377:1534)(1232:1382:1535))
          (PORT IN4 (2379:2651:2927)(2484:2731:2985))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x145y98
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3764_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (932:1047:1163)(921:1023:1126))
          (PORT IN8 (1739:1950:2167)(1789:1996:2206))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x148y102
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3766_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1044:1187:1334)(1074:1212:1354))
          (PORT IN3 (1484:1652:1823)(1487:1638:1793))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x140y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3767_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1777:1929:2087)(1863:2003:2145))
          (PORT IN3 (1832:2062:2295)(1892:2107:2325))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x134y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3768_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1429:1575:1724)(1490:1623:1761))
          (PORT IN7 (690:796:903)(674:758:845))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x143y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3769_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1224:1396:1572)(1278:1445:1615))
          (PORT IN3 (928:1037:1149)(926:1022:1122))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///XOR/    Pos: x146y103
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3770_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (412:468:525)(392:439:488))
          (PORT IN4 (566:651:736)(556:628:701))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x132y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3771_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2168:2379:2593)(2242:2427:2617))
          (PORT IN8 (1424:1605:1791)(1425:1586:1751))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_XOR////    Pos: x130y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3772_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1672:1888:2109)(1699:1884:2072))
          (PORT IN7 (801:905:1011)(804:897:993))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x130y70
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3773_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1686:1905:2127)(1725:1922:2124))
          (PORT IN2 (1396:1591:1789)(1481:1676:1875))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///XOR/    Pos: x130y69
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3774_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (906:1046:1189)(926:1048:1173))
          (PORT IN4 (910:1035:1162)(942:1058:1176))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x129y72
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3775_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1915:2143:2375)(2017:2237:2461))
          (PORT IN8 (1520:1706:1896)(1569:1732:1899))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x136y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3778_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1294:1475:1658)(1315:1487:1662))
          (PORT IN4 (942:1058:1177)(948:1060:1174))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x138y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3781_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (906:1028:1153)(934:1050:1168))
          (PORT IN8 (882:985:1092)(894:998:1105))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x139y117
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3782_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (407:467:528)(403:455:508))
          (PORT IN3 (880:1008:1138)(914:1034:1155))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x138y115
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3784_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (548:627:706)(543:615:687))
          (PORT IN7 (563:644:725)(554:628:703))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x139y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3785_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1217:1378:1543)(1239:1391:1546))
          (PORT IN4 (1106:1243:1384)(1147:1289:1434))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///XOR/    Pos: x133y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3788_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (585:668:751)(585:659:734))
          (PORT IN4 (393:457:523)(384:442:500))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x134y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3790_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1284:1454:1627)(1342:1502:1666))
          (PORT IN8 (588:673:760)(594:679:765))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x137y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3792_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (588:666:746)(567:629:693))
          (PORT IN3 (709:821:934)(715:814:915))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x129y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3794_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1464:1656:1852)(1523:1710:1899))
          (PORT IN7 (1666:1892:2122)(1686:1890:2099))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x129y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3795_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (428:493:558)(405:459:515))
          (PORT IN6 (1736:1962:2191)(1803:2017:2233))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x132y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3796_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1319:1477:1639)(1358:1513:1672))
          (PORT IN3 (1141:1269:1400)(1133:1242:1355))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x129y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3798_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (705:795:887)(700:775:852))
          (PORT IN6 (614:690:768)(610:677:745))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x132y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3799_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1494:1664:1840)(1514:1668:1825))
          (PORT IN4 (380:434:489)(351:392:434))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x132y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3800_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (807:894:982)(809:890:973))
          (PORT IN8 (1538:1724:1914)(1578:1743:1915))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x135y94
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3801_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1703:1942:2184)(1738:1950:2166))
          (PORT IN4 (1822:2033:2248)(1899:2081:2267))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x130y116
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3803_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1192:1327:1464)(1194:1322:1453))
          (PORT IN7 (734:839:947)(733:831:932))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x130y115
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3805_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (602:687:774)(600:681:762))
          (PORT IN4 (379:439:500)(374:426:478))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x134y95
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3806_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (546:619:694)(546:608:670))
          (PORT IN7 (2053:2280:2512)(2138:2335:2535))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///XOR/    Pos: x135y90
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3807_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1743:1962:2186)(1833:2031:2235))
          (PORT IN3 (1234:1386:1541)(1294:1429:1567))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x133y112
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3808_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (571:653:736)(565:636:709))
          (PORT IN8 (1033:1181:1330)(1057:1193:1332))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x135y114
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3809_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (896:1018:1145)(905:1019:1135))
          (PORT IN4 (1242:1401:1561)(1258:1400:1546))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x124y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3810_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1908:2133:2366)(1970:2184:2404))
          (PORT IN8 (1827:2062:2301)(1923:2153:2388))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x135y88
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3811_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1340:1534:1730)(1362:1530:1700))
          (PORT IN4 (1861:2075:2293)(1975:2180:2390))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x122y77
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3812_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2005:2288:2576)(2033:2290:2550))
          (PORT IN8 (1927:2133:2344)(1991:2191:2395))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x128y89
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3813_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1954:2179:2406)(2064:2280:2499))
          (PORT IN3 (1460:1606:1755)(1494:1629:1769))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_XOR////    Pos: x120y83
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3814_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1543:1737:1937)(1622:1801:1984))
          (PORT IN6 (1622:1808:1997)(1673:1847:2024))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x124y84
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3863_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1744:1964:2190)(1748:1946:2151))
          (PORT IN4 (1339:1483:1630)(1413:1544:1678))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x126y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3864_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1180:1349:1522)(1188:1338:1492))
          (PORT IN8 (1459:1626:1795)(1537:1694:1853))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x126y75
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3865_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1348:1511:1678)(1381:1532:1686))
          (PORT IN4 (1150:1299:1451)(1232:1377:1525))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x117y91
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3866_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1512:1719:1931)(1584:1772:1963))
          (PORT IN8 (1214:1365:1518)(1242:1373:1507))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x119y73
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3867_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1702:1889:2079)(1749:1920:2093))
          (PORT IN4 (1527:1703:1882)(1589:1755:1926))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x118y80
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3868_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1097:1223:1354)(1097:1204:1313))
          (PORT IN7 (1996:2257:2524)(2078:2334:2594))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_XOR////    Pos: x114y81
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3869_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1579:1778:1981)(1647:1828:2014))
          (PORT IN8 (902:1035:1168)(915:1037:1161))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///XOR/    Pos: x123y76
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a3870_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (966:1088:1211)(1005:1121:1240))
          (PORT IN4 (1333:1486:1643)(1412:1554:1700))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x145y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3944_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (379:438:497)(348:391:435))
          (PORT IN2 (901:1044:1190)(930:1061:1195))
          (PORT IN3 (747:858:970)(753:850:949))
          (PORT IN4 (550:637:726)(556:635:715))
          (PORT IN6 (1184:1352:1524)(1182:1323:1468))
          (PORT IN7 (1452:1623:1798)(1525:1693:1865))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR////    Pos: x142y85
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3945_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1931:2149:2373)(2002:2204:2411))
          (PORT IN8 (1740:1930:2125)(1762:1926:2097))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x144y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3946_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1623:1818:2016)(1627:1800:1975))
          (PORT IN3 (1293:1454:1621)(1336:1493:1654))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x141y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3947_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1327:1501:1677)(1352:1508:1668))
          (PORT IN7 (1965:2186:2412)(2057:2274:2495))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x146y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3948_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1022:1153:1287)(1007:1124:1246))
          (PORT IN7 (884:982:1081)(904:996:1089))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x147y95
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3950_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (718:803:890)(704:782:862))
          (PORT IN2 (1122:1273:1427)(1154:1292:1434))
          (PORT IN3 (601:687:774)(600:681:764))
          (PORT IN4 (575:660:746)(565:637:712))
          (PORT IN5 (384:447:511)(352:400:449))
          (PORT IN6 (395:456:519)(363:407:452))
          (PORT IN7 (628:712:798)(623:701:782))
          (PORT IN8 (559:645:733)(543:617:693))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x140y82
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3951_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1198:1368:1541)(1181:1322:1466))
          (PORT IN7 (1377:1564:1756)(1383:1553:1726))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND////    Pos: x143y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3952_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1110:1252:1396)(1162:1291:1423))
          (PORT IN7 (1246:1407:1570)(1229:1362:1498))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x147y86
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3953_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1839:2046:2257)(1925:2119:2318))
          (PORT IN3 (722:834:947)(706:796:888))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x143y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3954_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (740:850:961)(727:820:913))
          (PORT IN4 (1088:1220:1355)(1104:1232:1362))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x145y87
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3955_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1544:1741:1941)(1635:1829:2026))
          (PORT IN7 (1899:2107:2320)(1988:2199:2414))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x142y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3956_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1392:1565:1742)(1466:1635:1809))
          (PORT IN3 (2703:2983:3269)(2846:3103:3365))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x142y91
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3957_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1425:1605:1790)(1454:1626:1803))
          (PORT IN6 (1411:1573:1740)(1509:1665:1826))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x144y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3958_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1391:1542:1695)(1395:1516:1643))
          (PORT IN8 (1768:1965:2165)(1838:2026:2221))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR///OR/    Pos: x144y91
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3959_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1237:1399:1566)(1257:1401:1550))
          (PORT IN8 (1131:1260:1392)(1144:1262:1384))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3959_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2863:3160:3461)(2963:3238:3519))
          (PORT IN3 (1093:1249:1410)(1118:1263:1411))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x144y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3960_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (382:439:497)(353:397:443))
          (PORT IN4 (1197:1326:1457)(1192:1301:1414))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x145y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3962_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1265:1432:1602)(1298:1452:1609))
          (PORT IN8 (858:957:1057)(862:947:1033))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x145y91
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3963_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1389:1558:1732)(1390:1549:1710))
          (PORT IN2 (1389:1551:1716)(1415:1569:1728))
          (PORT IN3 (1430:1609:1790)(1448:1611:1778))
          (PORT IN4 (1062:1215:1371)(1088:1232:1378))
          (PORT IN5 (754:862:973)(789:896:1006))
          (PORT IN6 (1028:1168:1309)(1047:1172:1299))
          (PORT IN7 (1291:1451:1613)(1331:1484:1640))
          (PORT IN8 (415:472:529)(396:444:493))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x144y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3964_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1058:1196:1335)(1046:1159:1273))
          (PORT IN2 (1038:1163:1292)(1085:1200:1319))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR////    Pos: x141y92
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3965_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (393:453:514)(380:433:488))
          (PORT IN7 (1711:1925:2143)(1770:1974:2183))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x141y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3966_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1586:1803:2024)(1662:1862:2066))
          (PORT IN4 (1612:1818:2025)(1695:1894:2095))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x142y89
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3975_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1414:1616:1822)(1485:1671:1862))
          (PORT IN7 (1363:1531:1701)(1436:1596:1761))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3975_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1896:2143:2396)(1961:2192:2428))
          (PORT IN4 (1408:1551:1700)(1440:1570:1704))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x144y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3976_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1236:1359:1485)(1249:1360:1473))
          (PORT IN2 (1205:1358:1514)(1250:1391:1534))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x145y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3978_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (904:1001:1100)(926:1011:1097))
          (PORT IN3 (688:793:900)(681:773:867))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x145y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3979_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (755:855:958)(751:842:935))
          (PORT IN2 (749:847:947)(759:845:934))
          (PORT IN3 (1325:1498:1675)(1354:1523:1695))
          (PORT IN4 (392:449:508)(371:418:466))
          (PORT IN5 (590:673:759)(587:664:743))
          (PORT IN6 (561:643:725)(567:645:725))
          (PORT IN7 (1041:1188:1338)(1087:1225:1365))
          (PORT IN8 (547:632:717)(551:631:712))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x145y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3980_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1304:1455:1610)(1367:1518:1672))
          (PORT IN8 (1333:1473:1616)(1336:1460:1588))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///OR/    Pos: x143y81
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3981_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1297:1452:1611)(1308:1446:1588))
          (PORT IN3 (988:1101:1218)(987:1093:1201))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x146y84
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3983_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (908:1045:1185)(908:1034:1161))
          (PORT IN7 (1063:1186:1310)(1065:1174:1285))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x144y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3984_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2034:2271:2510)(2159:2393:2632))
          (PORT IN8 (1084:1220:1358)(1091:1217:1346))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3984_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (739:843:949)(756:848:943))
          (PORT IN4 (832:942:1055)(811:900:992))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR///OR/    Pos: x142y81
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3990_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1388:1591:1798)(1417:1602:1791))
          (PORT IN6 (1698:1888:2082)(1778:1960:2148))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3990_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1414:1597:1780)(1468:1628:1790))
          (PORT IN4 (1780:1964:2150)(1859:2037:2220))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x147y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3991_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (543:626:712)(523:586:651))
          (PORT IN8 (1260:1401:1545)(1297:1435:1574))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x141y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3993_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1115:1264:1416)(1176:1320:1468))
          (PORT IN8 (1062:1213:1366)(1112:1251:1392))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x144y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3994_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (577:653:731)(559:619:682))
          (PORT IN2 (546:621:698)(539:609:680))
          (PORT IN3 (1543:1698:1857)(1570:1702:1838))
          (PORT IN4 (546:623:703)(543:612:683))
          (PORT IN5 (732:844:958)(745:847:951))
          (PORT IN6 (730:836:944)(725:818:911))
          (PORT IN7 (577:657:739)(557:627:698))
          (PORT IN8 (1642:1829:2020)(1702:1882:2070))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x140y85
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3995_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1386:1537:1692)(1454:1593:1735))
          (PORT IN3 (1392:1543:1698)(1439:1577:1720))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x142y87
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a3996_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (544:627:711)(518:579:643))
          (PORT IN7 (1238:1380:1524)(1296:1423:1553))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x141y87
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a3997_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1242:1391:1543)(1305:1446:1591))
          (PORT IN2 (1422:1613:1809)(1487:1663:1843))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR///OR/    Pos: x143y89
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4006_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1779:2014:2255)(1823:2049:2280))
          (PORT IN8 (1542:1712:1888)(1600:1764:1934))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4006_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1654:1875:2101)(1729:1943:2161))
          (PORT IN2 (1488:1681:1878)(1541:1741:1945))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///AND/    Pos: x146y86
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4007_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1861:2063:2267)(1977:2172:2370))
          (PORT IN3 (911:1050:1190)(904:1024:1147))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x141y90
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4009_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1321:1487:1658)(1363:1519:1678))
          (PORT IN7 (1639:1806:1975)(1684:1838:1996))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR////    Pos: x141y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4010_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (555:642:730)(525:593:663))
          (PORT IN8 (1616:1794:1976)(1651:1815:1983))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x145y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4011_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (923:1049:1177)(922:1040:1159))
          (PORT IN7 (1181:1344:1509)(1197:1339:1485))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR////    Pos: x143y77
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4012_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (729:841:954)(731:829:930))
          (PORT IN8 (1227:1378:1532)(1273:1421:1573))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x144y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4013_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1737:1930:2127)(1842:2021:2205))
          (PORT IN8 (1128:1284:1443)(1197:1349:1502))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_OR////    Pos: x142y75
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4014_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2093:2304:2517)(2215:2411:2612))
          (PORT IN7 (873:993:1114)(876:986:1098))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x144y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4015_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1416:1578:1743)(1505:1661:1820))
          (PORT IN2 (360:415:471)(334:378:423))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_OR////    Pos: x143y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4018_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (610:695:782)(609:690:772))
          (PORT IN7 (1099:1244:1393)(1110:1248:1392))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x140y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4019_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (586:668:752)(600:678:757))
          (PORT IN3 (1738:1936:2137)(1790:1981:2177))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x147y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4020_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1812:2015:2221)(1862:2060:2264))
          (PORT IN8 (738:839:942)(773:874:976))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x145y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4021_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2183:2444:2711)(2285:2533:2785))
          (PORT IN4 (1426:1593:1766)(1492:1656:1824))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x144y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4022_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1035:1174:1316)(1009:1120:1234))
          (PORT IN7 (940:1052:1165)(933:1031:1130))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x146y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4023_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1461:1631:1808)(1538:1698:1861))
          (PORT IN3 (715:822:933)(713:806:901))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x140y77
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4024_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1471:1638:1810)(1522:1687:1856))
          (PORT IN6 (1393:1565:1742)(1435:1600:1770))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x147y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4025_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (366:421:478)(338:381:425))
          (PORT IN3 (1242:1396:1554)(1253:1388:1528))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x141y72
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4026_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1131:1281:1433)(1193:1342:1495))
          (PORT IN8 (1140:1274:1410)(1191:1323:1459))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x143y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4027_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (964:1098:1236)(945:1060:1178))
          (PORT IN4 (1281:1464:1652)(1337:1508:1682))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x140y71
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4028_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1430:1621:1815)(1460:1634:1814))
          (PORT IN6 (1031:1153:1277)(1074:1185:1300))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x141y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4029_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1109:1260:1412)(1155:1301:1448))
          (PORT IN4 (1501:1673:1848)(1590:1752:1918))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x142y78
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4030_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1317:1477:1642)(1369:1516:1667))
          (PORT IN7 (1112:1240:1368)(1123:1236:1352))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x142y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4031_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1094:1220:1349)(1116:1238:1363))
          (PORT IN3 (691:803:917)(660:748:838))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x143y75
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4034_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1092:1239:1390)(1103:1243:1386))
          (PORT IN8 (1857:2065:2277)(1920:2125:2335))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x147y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4035_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1470:1634:1799)(1533:1697:1864))
          (PORT IN3 (1174:1333:1496)(1176:1314:1456))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///OR/    Pos: x141y76
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4036_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1421:1584:1749)(1494:1649:1806))
          (PORT IN3 (730:836:943)(735:832:932))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x142y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4037_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1761:1951:2145)(1809:1981:2156))
          (PORT IN8 (1368:1531:1698)(1379:1526:1675))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///OR/    Pos: x142y70
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4038_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (919:1031:1145)(920:1024:1132))
          (PORT IN3 (1257:1419:1583)(1281:1432:1586))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x143y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4039_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1572:1777:1988)(1639:1849:2063))
          (PORT IN7 (1540:1731:1928)(1551:1706:1866))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x142y75
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4040_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1230:1375:1522)(1291:1426:1565))
          (PORT IN4 (1515:1701:1891)(1542:1713:1886))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x140y78
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4041_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1550:1724:1900)(1581:1744:1912))
          (PORT IN8 (1780:1992:2207)(1847:2051:2259))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x145y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4042_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1028:1174:1322)(1027:1160:1294))
          (PORT IN2 (1006:1150:1296)(1013:1143:1275))
          (PORT IN3 (564:635:707)(554:613:674))
          (PORT IN4 (902:1030:1159)(932:1045:1160))
          (PORT IN5 (392:449:507)(384:435:487))
          (PORT IN6 (1254:1426:1600)(1343:1512:1683))
          (PORT IN7 (404:465:526)(387:443:500))
          (PORT IN8 (1292:1435:1584)(1338:1485:1636))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x146y75
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4043_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (726:841:959)(733:835:940))
          (PORT IN3 (1672:1858:2052)(1764:1949:2139))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x144y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4044_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1417:1606:1800)(1464:1648:1836))
          (PORT IN8 (874:985:1098)(858:952:1049))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x144y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4045_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (978:1107:1237)(996:1121:1248))
          (PORT IN7 (561:647:734)(546:617:690))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_OR///OR/    Pos: x142y83
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4054_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1411:1601:1795)(1464:1641:1823))
          (PORT IN6 (1431:1593:1759)(1479:1623:1770))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4054_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (791:893:997)(804:896:989))
          (PORT IN3 (1137:1280:1426)(1156:1302:1450))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x147y79
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4055_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1273:1413:1557)(1281:1407:1537))
          (PORT IN7 (991:1101:1216)(1003:1110:1220))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x143y84
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4057_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (411:466:523)(392:440:488))
          (PORT IN3 (926:1047:1169)(943:1056:1172))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x149y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4058_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (579:660:742)(588:666:745))
          (PORT IN2 (1399:1562:1728)(1475:1630:1789))
          (PORT IN3 (1538:1728:1920)(1619:1797:1981))
          (PORT IN4 (1011:1166:1325)(1023:1166:1313))
          (PORT IN5 (1416:1605:1798)(1448:1630:1813))
          (PORT IN6 (1581:1777:1979)(1630:1826:2025))
          (PORT IN7 (1562:1748:1938)(1642:1816:1994))
          (PORT IN8 (1051:1210:1370)(1058:1201:1348))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_AND///AND/    Pos: x142y80
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4059_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1277:1431:1588)(1278:1414:1555))
          (PORT IN8 (1164:1328:1497)(1143:1283:1425))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4059_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1113:1269:1428)(1155:1296:1441))
          (PORT IN4 (1357:1521:1689)(1423:1577:1735))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_OR////    Pos: x145y74
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4060_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (737:853:971)(743:846:953))
          (PORT IN7 (1325:1491:1660)(1397:1554:1717))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_AND///AND/    Pos: x140y83
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4061_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1396:1592:1792)(1414:1593:1774))
          (PORT IN8 (1065:1193:1325)(1104:1230:1359))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4061_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1283:1461:1641)(1302:1468:1638))
          (PORT IN2 (935:1056:1181)(952:1064:1177))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_///OR/    Pos: x143y79
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4063_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1378:1582:1790)(1394:1571:1750))
          (PORT IN4 (1546:1725:1908)(1607:1776:1949))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x140y72
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4066_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1408:1572:1738)(1428:1577:1729))
          (PORT IN7 (415:472:531)(401:451:502))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///OR/    Pos: x140y77
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4067_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2398:2645:2897)(2450:2672:2900))
          (PORT IN3 (1002:1125:1250)(1024:1134:1247))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND///AND/    Pos: x141y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4068_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (737:844:952)(719:809:901))
          (PORT IN6 (1618:1822:2028)(1652:1849:2049))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4068_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1099:1261:1425)(1138:1286:1436))
          (PORT IN3 (546:629:713)(521:587:655))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_AND////    Pos: x123y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4071_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1278:1448:1623)(1318:1480:1647))
          (PORT IN8 (1552:1746:1945)(1568:1749:1932))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x123y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4072_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (929:1059:1191)(955:1073:1193))
          (PORT IN4 (1732:1949:2172)(1771:1980:2192))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_///AND/    Pos: x87y68
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4073_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1611:1800:1995)(1669:1841:2016))
          (PORT IN3 (1134:1282:1433)(1177:1317:1459))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_///AND/    Pos: x87y71
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4076_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (914:1033:1155)(945:1060:1178))
          (PORT IN3 (1292:1445:1602)(1312:1454:1598))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_OR////    Pos: x88y74
  (CELL (CELLTYPE "C_OR")
    (INSTANCE _a4079_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (736:841:947)(738:837:937))
          (PORT IN7 (403:462:521)(373:418:464))
          (PORT IN8 (791:890:991)(815:909:1005))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX4a////    Pos: x128y78
  (CELL (CELLTYPE "C_MX4a")
    (INSTANCE _a4082_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1445:1626:1812)(1506:1667:1830))
          (PORT IN6 (1484:1630:1781)(1504:1631:1761))
          (PORT IN8 (1139:1296:1455)(1201:1354:1509))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (487:497:508)(428:437:446))  // in 2 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(426:463:501))  // in 8 out 1
    )))
 // C_AND////    Pos: x131y77
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4083_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1400:1598:1801)(1488:1675:1865))
          (PORT IN6 (1372:1557:1745)(1392:1560:1730))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_MX2b////    Pos: x118y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4085_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1478:1638:1802)(1545:1687:1834))
          (PORT IN5 (951:1055:1161)(964:1062:1164))
          (PORT IN6 (2011:2198:2390)(2078:2250:2426))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_///AND/    Pos: x128y81
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4088_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1995:2204:2416)(2066:2250:2440))
          (PORT IN4 (592:669:749)(592:666:741))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x118y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4089_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1654:1846:2041)(1721:1885:2054))
          (PORT IN5 (567:649:733)(575:652:731))
          (PORT IN6 (2641:2920:3205)(2751:3013:3281))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_AND////    Pos: x129y69
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4093_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (913:1048:1188)(924:1048:1175))
          (PORT IN7 (1932:2181:2438)(2022:2272:2529))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_///AND/    Pos: x109y89
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4100_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1107:1246:1387)(1100:1220:1340))
          (PORT IN4 (804:903:1005)(815:910:1005))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x123y65
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4101_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (957:1095:1237)(984:1113:1246))
          (PORT IN6 (638:722:809)(647:725:804))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x125y66
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4102_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (559:644:732)(547:619:693))
          (PORT IN2 (374:429:484)(375:424:473))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_AND////    Pos: x124y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4103_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (386:448:512)(354:402:451))
          (PORT IN6 (577:659:743)(572:643:715))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x133y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4104_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (841:930:1023)(842:918:995))
          (PORT IN8 (1118:1272:1426)(1122:1263:1405))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x122y114
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4105_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (789:886:985)(787:882:977))
          (PORT IN4 (1380:1545:1717)(1406:1566:1729))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x121y85
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4107_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1574:1741:1912)(1629:1788:1952))
          (PORT IN7 (1317:1485:1657)(1292:1437:1584))
          (PORT IN8 (1783:2009:2238)(1841:2051:2265))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:566:622))  // in 2 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x121y81
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4109_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (769:869:970)(774:863:953))
          (PORT IN2 (1110:1242:1377)(1123:1251:1381))
          (PORT IN4 (1185:1337:1494)(1218:1356:1498))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x108y96
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4110_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1481:1662:1846)(1551:1715:1883))
          (PORT IN3 (1497:1678:1865)(1561:1733:1908))
          (PORT IN4 (580:662:745)(580:653:727))
          (PORT IN5 (2185:2433:2691)(2255:2493:2740))
          (PORT IN6 (1716:1881:2048)(1769:1915:2064))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x112y82
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4111_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1761:1990:2226)(1843:2050:2261))
          (PORT IN3 (1782:1968:2158)(1805:1974:2145))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x121y87
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4112_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1058:1215:1374)(1076:1218:1361))
          (PORT IN6 (1623:1813:2007)(1744:1938:2137))
          (PORT IN8 (1240:1391:1546)(1280:1418:1559))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x119y85
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4114_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (910:1041:1173)(945:1062:1183))
          (PORT IN6 (726:827:930)(768:870:973))
          (PORT IN8 (1581:1781:1984)(1593:1780:1971))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x117y97
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4115_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1267:1418:1569)(1327:1473:1621))
          (PORT IN3 (1288:1455:1625)(1344:1504:1669))
          (PORT IN4 (1006:1139:1276)(988:1103:1222))
          (PORT IN5 (1628:1823:2025)(1669:1865:2068))
          (PORT IN6 (884:987:1091)(895:982:1071))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x116y88
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4116_1)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1748:1940:2138)(1844:2020:2200))
          (PORT IN8 (1645:1837:2033)(1726:1905:2090))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x119y81
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4117_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1619:1836:2057)(1681:1890:2101))
          (PORT IN6 (1294:1446:1603)(1335:1489:1646))
          (PORT IN8 (2317:2557:2802)(2433:2666:2904))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_ORAND////    Pos: x111y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4119_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1041:1176:1314)(1022:1129:1240))
          (PORT IN6 (958:1100:1245)(972:1100:1231))
          (PORT IN7 (1863:2107:2354)(1946:2184:2425))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
    )))
 // C_ORAND////    Pos: x107y90
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4120_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1310:1452:1596)(1323:1444:1568))
          (PORT IN3 (1531:1713:1902)(1546:1713:1887))
          (PORT IN4 (1193:1363:1537)(1218:1380:1544))
          (PORT IN5 (1311:1476:1645)(1332:1480:1632))
          (PORT IN6 (1946:2189:2437)(2022:2252:2484))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x108y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4121_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (367:426:486)(340:386:434))
          (PORT IN4 (1584:1788:1996)(1639:1825:2014))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_MX2b////    Pos: x119y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4122_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (901:997:1095)(942:1031:1122))
          (PORT IN5 (1548:1716:1887)(1636:1796:1959))
          (PORT IN7 (1107:1267:1429)(1130:1276:1424))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN7 OUT (568:578:589)(470:481:492))  // in 7 out 1
    )))
 // C_///ORAND/    Pos: x113y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4124_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (710:816:925)(690:784:880))
          (PORT IN2 (969:1106:1245)(1001:1139:1280))
          (PORT IN4 (1158:1302:1450)(1215:1345:1478))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x105y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4125_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1386:1575:1766)(1449:1613:1780))
          (PORT IN3 (1554:1725:1901)(1606:1769:1934))
          (PORT IN4 (2027:2237:2449)(2100:2285:2476))
          (PORT IN5 (1942:2165:2391)(2045:2256:2472))
          (PORT IN6 (1582:1779:1980)(1617:1793:1970))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x104y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4126_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (731:835:940)(733:830:929))
          (PORT IN3 (1177:1320:1464)(1222:1356:1491))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
    )))
 // C_MX2b////    Pos: x119y83
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4127_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1571:1753:1941)(1635:1816:2005))
          (PORT IN6 (1553:1738:1924)(1592:1777:1963))
          (PORT IN8 (1630:1817:2007)(1679:1855:2035))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x111y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4129_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2060:2291:2529)(2112:2335:2563))
          (PORT IN2 (1139:1304:1472)(1172:1327:1485))
          (PORT IN4 (1737:1968:2206)(1780:2007:2239))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x101y88
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4130_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1584:1753:1925)(1663:1824:1985))
          (PORT IN3 (1642:1867:2095)(1684:1892:2107))
          (PORT IN4 (1669:1874:2082)(1764:1958:2157))
          (PORT IN5 (1274:1446:1621)(1245:1384:1525))
          (PORT IN6 (1615:1811:2010)(1655:1830:2008))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:530:580))  // in 1 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x106y76
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4131_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1583:1766:1956)(1635:1809:1986))
          (PORT IN2 (555:642:731)(534:603:673))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
 // C_MX2b////    Pos: x121y79
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4132_1)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1364:1539:1716)(1399:1554:1711))
          (PORT IN6 (1404:1583:1765)(1480:1661:1845))
          (PORT IN8 (1982:2222:2466)(2070:2298:2533))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (469:518:568)(485:532:580))  // in 4 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
          (IOPATH IN8 OUT (561:572:583)(468:479:490))  // in 8 out 1
    )))
 // C_///ORAND/    Pos: x117y79
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4134_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (778:878:979)(785:876:971))
          (PORT IN2 (862:983:1105)(873:981:1091))
          (PORT IN4 (925:1046:1170)(928:1042:1158))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_ORAND////    Pos: x101y78
  (CELL (CELLTYPE "C_ORAND")
    (INSTANCE _a4135_1)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1561:1764:1969)(1600:1792:1988))
          (PORT IN3 (779:872:968)(805:893:983))
          (PORT IN4 (2024:2223:2428)(2101:2283:2471))
          (PORT IN5 (724:830:939)(711:797:886))
          (PORT IN6 (1505:1673:1845)(1595:1752:1912))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (514:562:610)(510:561:613))  // in 2 out 1
          (IOPATH IN3 OUT (446:477:508)(448:494:540))  // in 3 out 1
          (IOPATH IN4 OUT (469:507:545)(486:532:578))  // in 4 out 1
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_AND////    Pos: x110y74
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4136_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1466:1653:1845)(1503:1680:1861))
          (PORT IN6 (2720:3054:3397)(2889:3227:3570))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///XOR/    Pos: x144y101
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4141_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (577:656:736)(567:637:710))
          (PORT IN4 (1273:1421:1572)(1279:1420:1564))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_XOR////    Pos: x147y109
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4146_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1112:1264:1418)(1177:1326:1477))
          (PORT IN8 (1739:1957:2178)(1784:1997:2216))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_MX2b////    Pos: x141y117
  (CELL (CELLTYPE "C_MX2b")
    (INSTANCE _a4147_1)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1050:1195:1343)(1075:1216:1359))
          (PORT IN5 (741:829:920)(727:806:887))
          (PORT IN6 (1041:1170:1304)(1050:1173:1298))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (486:533:581)(481:536:591))  // in 1 out 1
          (IOPATH IN5 OUT (559:572:585)(477:489:501))  // in 5 out 1
          (IOPATH IN6 OUT (552:563:574)(477:488:499))  // in 6 out 1
    )))
 // C_XOR////    Pos: x138y113
  (CELL (CELLTYPE "C_XOR")
    (INSTANCE _a4151_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (751:860:972)(747:845:945))
          (PORT IN6 (932:1054:1178)(947:1067:1191))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
          (IOPATH IN6 OUT (476:513:550)(470:521:573))  // in 6 out 1
    )))
 // C_///AND/    Pos: x125y70
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4152_4)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (369:424:479)(348:389:432))
          (PORT IN4 (903:1018:1136)(917:1028:1143))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (474:512:551)(476:517:559))  // in 3 out 2
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
 // C_AND////    Pos: x125y67
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4153_1)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (766:867:968)(783:873:966))
          (PORT IN8 (947:1077:1209)(989:1123:1259))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (395:431:467)(391:432:474))  // in 7 out 1
          (IOPATH IN8 OUT (413:452:491)(412:456:501))  // in 8 out 1
    )))
 // C_///AND/    Pos: x160y73
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4154_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1085:1227:1370)(1098:1219:1345))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4154_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x107y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4155_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1903:2105:2313)(1998:2173:2354))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4155_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x111y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4156_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2160:2388:2625)(2300:2518:2739))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4156_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x115y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4157_4)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2399:2645:2898)(2524:2743:2968))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (513:556:599)(508:558:609))  // in 1 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4157_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x119y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4158_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2503:2780:3063)(2636:2889:3148))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4158_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x123y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4159_4)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2251:2503:2760)(2362:2583:2810))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (541:584:628)(538:589:640))  // in 2 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4159_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_///AND/    Pos: x127y128
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4160_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2331:2583:2842)(2460:2687:2920))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4160_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT2 RAM_O2 (173:179:186)(144:147:150))  // in 27 out 10
    )))
 // C_////Bridge    Pos: x147y84
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4161_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (372:427:483)(354:396:440))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x119y81
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4162_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1239:1408:1580)(1304:1467:1632))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x108y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4163_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2295:2584:2878)(2413:2695:2980))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x121y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4164_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2068:2300:2536)(2188:2399:2614))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x118y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4165_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1922:2151:2384)(1998:2218:2444))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x113y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4166_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1709:1910:2116)(1750:1932:2119))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x103y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4167_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (560:644:730)(548:622:699))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x107y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4168_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1410:1614:1821)(1456:1635:1816))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x134y67
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4169_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2095:2321:2554)(2194:2406:2626))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x137y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4170_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2165:2424:2687)(2277:2504:2735))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x105y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4171_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (907:1046:1187)(896:1013:1132))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x110y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4172_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2538:2849:3168)(2686:2996:3311))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x86y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4173_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2419:2658:2903)(2573:2805:3044))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x117y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4174_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (883:1000:1119)(878:976:1078))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x122y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4175_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (729:841:954)(723:815:909))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x120y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4176_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1223:1398:1578)(1241:1407:1576))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x120y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4177_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1095:1229:1366)(1132:1256:1381))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x126y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4178_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (919:1047:1179)(938:1052:1169))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x126y106
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4179_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1421:1578:1738)(1477:1627:1780))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x123y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4180_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1223:1402:1586)(1266:1443:1623))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x130y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4181_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1032:1167:1306)(1005:1115:1228))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x123y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4182_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1830:2071:2317)(1883:2118:2358))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x124y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4183_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1541:1738:1939)(1556:1744:1935))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x126y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4184_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1526:1686:1851)(1529:1673:1820))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x128y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4185_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1051:1196:1343)(1063:1194:1327))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x128y106
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4186_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1235:1387:1540)(1251:1390:1533))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x121y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4187_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1103:1262:1423)(1106:1250:1399))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x121y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4188_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1083:1234:1387)(1114:1255:1399))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x120y111
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4189_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1384:1536:1692)(1413:1551:1693))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x94y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4190_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2108:2379:2655)(2223:2487:2755))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x106y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4191_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2596:2879:3172)(2665:2928:3198))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x138y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4192_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1038:1185:1336)(1067:1211:1358))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x141y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4193_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1203:1346:1494)(1215:1346:1481))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x138y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4194_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (538:611:686)(529:590:653))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x137y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4195_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (520:593:667)(517:584:653))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x126y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4196_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1731:1935:2142)(1804:1980:2161))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x106y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4197_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (897:1035:1175)(886:1002:1119))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x146y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4198_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (861:972:1087)(830:925:1022))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x148y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4199_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (366:426:488)(345:395:445))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x151y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4200_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1020:1162:1306)(1011:1135:1261))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x152y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4201_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (923:1055:1189)(940:1057:1177))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x143y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4202_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (930:1061:1195)(944:1059:1177))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x147y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4203_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (544:623:702)(549:623:699))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x148y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4204_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1715:1949:2186)(1810:2045:2285))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x150y116
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4205_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1263:1423:1588)(1324:1475:1630))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x144y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4206_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1310:1477:1647)(1347:1509:1677))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x139y107
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4207_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1211:1345:1483)(1230:1349:1471))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x138y106
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4208_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1455:1601:1751)(1483:1611:1743))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x145y107
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4209_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (421:484:547)(400:455:510))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x143y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4210_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (758:858:960)(785:877:971))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x143y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4211_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (379:437:495)(358:402:446))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x136y105
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4212_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1192:1342:1496)(1233:1369:1507))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x130y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4213_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1901:2089:2280)(1985:2149:2317))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x119y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4214_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1402:1539:1679)(1457:1584:1714))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x108y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4215_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2064:2338:2615)(2132:2385:2647))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x121y107
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4216_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2208:2465:2727)(2296:2544:2798))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x147y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4217_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1225:1354:1487)(1236:1353:1475))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x150y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4218_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1875:2098:2325)(1949:2167:2391))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x145y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4219_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1213:1357:1505)(1248:1380:1512))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x147y109
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4220_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (552:635:721)(542:617:694))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x151y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4221_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1811:2021:2236)(1868:2071:2279))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x139y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4222_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1408:1606:1807)(1452:1639:1830))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x144y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4223_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1129:1292:1455)(1148:1294:1443))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x145y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4224_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1260:1439:1620)(1274:1429:1589))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x147y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4225_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (579:663:748)(589:667:747))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x140y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4226_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1068:1196:1328)(1085:1211:1340))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x137y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4227_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (853:959:1067)(832:922:1014))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x143y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4228_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (408:466:524)(406:457:508))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x142y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4229_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2520:2818:3122)(2587:2855:3130))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x145y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4230_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1455:1641:1830)(1502:1681:1863))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x102y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4231_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1622:1780:1940)(1680:1817:1957))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x140y116
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4232_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (867:988:1111)(871:985:1101))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x131y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4233_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (731:843:956)(717:807:898))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x143y117
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4234_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (927:1057:1190)(952:1076:1205))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x138y116
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4235_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1062:1215:1371)(1111:1258:1407))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x138y117
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4236_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1100:1241:1385)(1121:1260:1402))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x137y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4237_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (391:448:507)(362:407:453))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x134y118
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4238_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (882:1017:1154)(913:1041:1172))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x128y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4239_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1061:1203:1346)(1076:1205:1338))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x133y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4240_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1264:1434:1608)(1312:1471:1633))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x136y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4241_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (771:874:980)(765:855:947))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x131y117
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4242_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (945:1060:1180)(967:1080:1196))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x134y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4243_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1124:1275:1430)(1163:1302:1445))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x129y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4244_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (774:883:994)(784:892:1000))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x128y117
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4245_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1430:1578:1728)(1462:1599:1740))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x113y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4246_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1170:1287:1408)(1195:1298:1404))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x112y111
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4247_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1195:1317:1442)(1209:1316:1426))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x122y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4248_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1220:1379:1540)(1256:1397:1542))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x135y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4249_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1226:1405:1588)(1253:1418:1586))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x138y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4250_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1935:2132:2335)(2010:2201:2400))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x137y109
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4251_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (605:689:776)(593:665:739))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x120y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4252_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1402:1581:1765)(1432:1598:1767))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x92y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4253_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2134:2379:2632)(2212:2446:2683))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x100y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4254_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1860:2112:2368)(1908:2136:2371))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x135y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4255_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1269:1429:1591)(1271:1404:1540))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x134y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4256_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1219:1366:1513)(1261:1388:1519))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x101y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4257_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1811:1998:2189)(1888:2057:2230))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x134y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4258_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (886:1003:1122)(869:966:1066))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x144y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4259_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1450:1640:1834)(1491:1672:1858))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x140y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4260_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1544:1713:1887)(1608:1771:1935))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x144y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4261_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1085:1215:1348)(1087:1210:1338))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x143y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4262_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1589:1803:2022)(1601:1785:1976))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x145y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4263_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1139:1285:1434)(1181:1313:1449))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x142y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4264_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1194:1354:1519)(1180:1321:1464))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x145y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4265_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (919:1063:1211)(919:1046:1176))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x147y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4266_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (725:835:945)(739:837:938))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x143y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4267_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1288:1439:1592)(1344:1498:1655))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x139y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4268_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1077:1234:1394)(1096:1233:1373))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x140y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4269_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (843:959:1075)(818:911:1005))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x91y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4270_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1275:1424:1579)(1299:1439:1584))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x148y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4271_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (996:1123:1252)(1055:1178:1303))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x150y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4272_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1402:1598:1795)(1461:1659:1859))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x88y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4273_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2124:2381:2641)(2201:2421:2646))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x96y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4274_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1386:1546:1707)(1420:1559:1700))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x92y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4275_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1457:1604:1756)(1492:1629:1767))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x96y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4276_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1214:1380:1552)(1256:1408:1562))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x90y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4277_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1027:1178:1333)(1034:1171:1311))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x92y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4278_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (985:1113:1244)(986:1099:1215))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x124y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4279_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (541:616:694)(532:600:670))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x90y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4280_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (550:636:723)(541:615:689))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x136y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4281_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1811:2036:2269)(1890:2108:2331))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x134y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4282_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1023:1178:1335)(1077:1213:1351))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x127y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4283_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (735:842:950)(727:820:916))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x145y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4284_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (592:675:758)(591:665:740))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x145y117
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4285_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (748:856:966)(762:861:964))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x142y111
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4286_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (938:1072:1209)(970:1104:1243))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x149y104
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4287_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1096:1241:1389)(1126:1270:1415))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x146y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4288_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1413:1601:1793)(1484:1658:1836))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x145y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4289_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1770:2008:2253)(1831:2053:2284))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x148y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4290_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1150:1303:1460)(1198:1351:1508))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x133y116
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4291_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1216:1378:1544)(1246:1397:1551))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x136y116
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4292_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1042:1177:1314)(1042:1167:1293))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x137y117
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4293_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (877:986:1097)(860:953:1047))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x133y118
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4294_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (936:1052:1171)(968:1084:1202))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x144y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4295_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1089:1224:1363)(1083:1200:1321))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x147y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4296_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1237:1389:1546)(1280:1419:1562))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x94y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4297_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1546:1711:1879)(1555:1691:1831))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x92y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4298_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1238:1382:1531)(1297:1435:1576))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x91y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4299_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (579:661:743)(580:645:712))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x150y95
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4300_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (360:411:463)(334:374:415))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x149y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4301_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (705:809:914)(693:787:882))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x147y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4302_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (577:659:743)(583:660:739))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x132y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4303_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1183:1346:1512)(1259:1414:1573))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x103y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4304_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (2578:2818:3060)(2685:2903:3125))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x88y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4305_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1501:1699:1902)(1607:1806:2010))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x115y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4306_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1542:1757:1975)(1564:1762:1965))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x110y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4307_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1884:2101:2325)(1961:2168:2380))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x131y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4308_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1463:1637:1815)(1509:1680:1856))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x126y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4309_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (793:879:966)(787:868:952))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x118y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4310_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (938:1073:1210)(957:1082:1211))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x107y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4311_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1579:1752:1927)(1617:1775:1938))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x115y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4312_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1542:1748:1961)(1564:1759:1958))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x124y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4313_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1971:2168:2368)(2055:2235:2418))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x102y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4314_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1461:1653:1848)(1459:1621:1787))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x112y87
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4315_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1403:1563:1724)(1471:1614:1760))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x112y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4316_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2135:2417:2703)(2268:2527:2795))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x111y77
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4317_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1487:1672:1860)(1538:1718:1903))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x119y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4318_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1050:1181:1317)(1031:1140:1253))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x88y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4319_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1613:1791:1974)(1681:1857:2035))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x109y90
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4320_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2223:2489:2762)(2281:2528:2778))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x108y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4321_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1791:1995:2205)(1871:2070:2272))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x109y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4322_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1545:1736:1930)(1591:1757:1928))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x112y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4323_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1574:1743:1914)(1591:1731:1874))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x108y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4324_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (3164:3540:3922)(3365:3710:4061))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x94y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4325_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (2248:2544:2845)(2329:2603:2883))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x105y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4326_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1102:1237:1375)(1128:1257:1388))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x118y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4327_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1172:1336:1504)(1225:1372:1522))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x94y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4328_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1653:1840:2029)(1705:1877:2053))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x128y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4329_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1578:1795:2016)(1612:1810:2013))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x126y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4330_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1445:1624:1808)(1472:1643:1817))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x121y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4331_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1304:1450:1600)(1375:1522:1674))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x123y93
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4332_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1532:1723:1915)(1586:1773:1964))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x133y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4333_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (911:1053:1198)(932:1064:1200))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x119y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4334_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (899:1016:1135)(885:983:1084))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x104y86
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4335_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1034:1177:1323)(1031:1161:1295))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x100y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4336_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1913:2156:2403)(1984:2216:2450))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x101y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4337_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1721:1927:2135)(1807:2008:2212))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x110y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4338_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1399:1565:1737)(1391:1532:1679))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x103y83
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4339_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1391:1569:1750)(1412:1562:1715))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x107y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4340_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1824:2041:2262)(1886:2092:2300))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x97y96
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4341_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1447:1631:1821)(1521:1707:1897))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x129y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4342_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1692:1883:2078)(1788:1966:2150))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x114y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4343_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1702:1932:2170)(1787:1994:2207))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x110y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4344_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (399:457:516)(388:437:488))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x94y92
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4345_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (620:709:799)(605:678:752))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x143y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4346_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1213:1377:1545)(1278:1435:1596))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x111y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4347_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1451:1628:1809)(1496:1664:1837))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x119y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4348_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1324:1520:1720)(1345:1528:1713))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x116y70
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4349_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (568:650:733)(575:651:727))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x117y66
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4350_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (730:830:931)(736:827:920))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x121y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4351_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1588:1786:1986)(1619:1805:1993))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x111y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4352_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1261:1424:1593)(1266:1409:1557))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x144y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4353_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1748:1989:2232)(1776:2000:2230))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x148y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4354_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1252:1423:1596)(1318:1480:1644))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x124y107
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4355_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1673:1842:2017)(1703:1862:2024))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x124y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4356_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2127:2352:2586)(2188:2402:2622))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x133y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4357_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (384:439:494)(356:399:443))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x132y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4358_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1639:1839:2044)(1685:1883:2085))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x145y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4359_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (2216:2464:2718)(2346:2585:2830))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x149y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4360_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (729:824:921)(745:833:923))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x150y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4361_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (2864:3164:3471)(2969:3252:3542))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x147y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4362_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1032:1163:1296)(1032:1149:1268))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x148y112
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4363_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (2064:2328:2598)(2178:2432:2693))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x144y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4364_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1944:2185:2432)(2006:2236:2469))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x150y110
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4365_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1485:1656:1830)(1530:1692:1861))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x150y97
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4366_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1820:2013:2209)(1869:2044:2224))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x149y101
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4367_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (2332:2637:2951)(2403:2695:2994))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x149y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4368_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (854:992:1131)(835:951:1069))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x149y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4369_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1186:1342:1500)(1252:1393:1539))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x147y102
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4370_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1616:1815:2020)(1671:1855:2047))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x149y100
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4371_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1569:1753:1940)(1626:1799:1976))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x150y103
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4372_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1034:1167:1302)(1066:1188:1313))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x140y111
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4373_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (350:409:469)(330:377:425))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x134y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4374_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1382:1556:1734)(1412:1563:1716))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x144y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4375_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1471:1641:1812)(1479:1634:1791))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x140y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4376_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1633:1832:2037)(1674:1861:2052))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x143y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4377_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1001:1139:1281)(976:1090:1207))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x137y114
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4378_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2049:2310:2577)(2117:2371:2632))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x143y82
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4379_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1603:1813:2030)(1663:1853:2049))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x137y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4380_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1959:2171:2385)(2063:2266:2476))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x131y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4381_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1738:1955:2176)(1816:2025:2239))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x123y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4382_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (953:1082:1212)(983:1105:1229))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x132y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4383_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1709:1952:2201)(1764:1988:2214))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x89y65
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4384_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (601:683:767)(597:671:747))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x97y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4385_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1221:1377:1538)(1262:1409:1561))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x89y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4386_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1073:1221:1371)(1130:1269:1410))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x92y69
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4387_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1749:1944:2142)(1822:2002:2188))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x93y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4388_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1810:2009:2215)(1873:2059:2249))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x93y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4389_5)
      (DELAY
        (ABSOLUTE
          (PORT IN2 (1467:1656:1848)(1550:1734:1920))
        // delay pathes of CPE part
          (IOPATH IN2 OUT (207:217:227)(216:219:223))  // in 2 out 2
    )))
 // C_////Bridge    Pos: x87y73
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4390_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (568:649:732)(560:633:707))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x149y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4391_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (573:653:735)(581:658:736))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x145y72
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4392_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1500:1692:1888)(1572:1757:1946))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x142y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4393_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1398:1580:1766)(1418:1589:1763))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x148y68
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4394_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1103:1240:1378)(1133:1261:1393))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x98y98
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4395_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1298:1460:1626)(1343:1496:1654))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x126y109
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4396_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1944:2165:2392)(2012:2224:2441))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x131y71
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4397_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (960:1099:1240)(979:1112:1248))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x124y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4398_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (368:429:490)(349:397:446))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x149y116
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4399_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (775:871:970)(798:890:982))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x145y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4400_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1226:1414:1606)(1226:1391:1561))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x142y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4401_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1622:1830:2041)(1665:1855:2048))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x147y108
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4402_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1326:1473:1624)(1361:1510:1661))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x150y99
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4403_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (922:1060:1200)(933:1052:1175))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x134y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4404_5)
      (DELAY
        (ABSOLUTE
          (PORT IN8 (1225:1368:1513)(1225:1353:1484))
        // delay pathes of CPE part
          (IOPATH IN8 OUT (207:217:227)(212:217:222))  // in 8 out 2
    )))
 // C_////Bridge    Pos: x135y115
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4405_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (760:852:945)(738:823:911))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x131y113
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4406_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1298:1446:1599)(1339:1482:1627))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x123y91
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4407_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1279:1419:1562)(1289:1410:1533))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x123y94
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4408_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1297:1460:1626)(1314:1456:1602))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x121y80
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4409_5)
      (DELAY
        (ABSOLUTE
          (PORT IN7 (1173:1318:1465)(1214:1346:1481))
        // delay pathes of CPE part
          (IOPATH IN7 OUT (207:217:227)(213:217:222))  // in 7 out 2
    )))
 // C_////Bridge    Pos: x122y88
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4410_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1061:1207:1355)(1102:1235:1372))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_////Bridge    Pos: x122y74
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4411_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (412:470:530)(396:445:495))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x121y85
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4412_5)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (1194:1358:1526)(1220:1375:1532))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (207:217:227)(216:219:223))  // in 4 out 2
    )))
 // C_////Bridge    Pos: x119y78
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4413_5)
      (DELAY
        (ABSOLUTE
          (PORT IN3 (1779:1992:2211)(1872:2089:2311))
        // delay pathes of CPE part
          (IOPATH IN3 OUT (207:217:227)(216:219:223))  // in 3 out 2
    )))
 // C_////Bridge    Pos: x114y79
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4414_5)
      (DELAY
        (ABSOLUTE
          (PORT IN6 (1519:1714:1912)(1551:1732:1915))
        // delay pathes of CPE part
          (IOPATH IN6 OUT (206:216:227)(212:217:222))  // in 6 out 2
    )))
 // C_////Bridge    Pos: x148y75
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4415_5)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (1056:1177:1302)(1087:1203:1321))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (206:216:227)(212:217:222))  // in 5 out 2
    )))
 // C_////Bridge    Pos: x130y64
  (CELL (CELLTYPE "C_Bridge")
    (INSTANCE _a4416_5)
      (DELAY
        (ABSOLUTE
          (PORT IN1 (1055:1200:1348)(1095:1228:1364))
        // delay pathes of CPE part
          (IOPATH IN1 OUT (207:217:227)(216:219:223))  // in 1 out 2
    )))
 // C_AND///AND/    Pos: x82y64
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4481_1)
      (DELAY
        (ABSOLUTE
          (PORT IN5 (2061:2191:2323)(2152:2271:2393))
        // delay pathes of CPE part
          (IOPATH IN5 OUT (478:500:523)(453:500:548))  // in 5 out 1
    )))
  (CELL (CELLTYPE "C_AND")
    (INSTANCE _a4481_4)
      (DELAY
        (ABSOLUTE
          (PORT IN4 (2506:2762:3024)(2630:2886:3149))
        // delay pathes of CPE part
          (IOPATH IN4 OUT (497:541:586)(514:555:597))  // in 4 out 2
    )))
  (CELL (CELLTYPE "C_CPlines")
    (INSTANCE _a4481_6)
      (DELAY
        (ABSOLUTE
          (PORT OUT1 (0:0:0)(0:0:0))
          (PORT OUT2 (0:0:0)(0:0:0))
        // delay pathes of CPE part
          (IOPATH OUT1 COUTX (401:414:428)(400:414:428))  // in 26 out 3
          (IOPATH OUT1 POUTX (376:392:408)(375:391:408))  // in 26 out 6
          (IOPATH OUT2 COUTX (401:414:428)(400:414:428))  // in 27 out 3
          (IOPATH OUT2 POUTX (376:392:408)(375:391:408))  // in 27 out 6
    )))
)
// 
// 
// Min/Max-Timing
//         4154/10      1  min:  100  max:  100
//         4155/10      1  min:  100  max:  100
//         4156/10      1  min:  100  max:  100
//         4157/10      1  min:  100  max:  100
//         4158/10      1  min:  100  max:  100
//         4159/10      1  min:  100  max:  100
//         4160/10      1  min:  100  max:  100
