// Seed: 3876102752
module module_0 (
    output wor   id_0,
    input  tri1  id_1,
    output tri1  id_2,
    input  uwire id_3
);
  always @(posedge id_1);
  wire  id_5;
  wire  id_6;
  tri   id_7 = id_1;
  uwire id_8 = id_7;
  reg   id_9 = 1;
  always @(negedge 1) begin
    #1;
    id_9 <= 1;
  end
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input wand id_2,
    input wor id_3
    , id_12,
    input wand id_4,
    output supply0 id_5,
    output wor id_6,
    input wor id_7,
    input tri0 id_8,
    input tri0 id_9,
    input wand id_10
);
  module_0(
      id_5, id_4, id_5, id_8
  );
endmodule
