{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688661692150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688661692151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 00:41:32 2023 " "Processing started: Fri Jul 07 00:41:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688661692151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688661692151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADC_AD9481 -c ADC_AD9481 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADC_AD9481 -c ADC_AD9481" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688661692151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1688661692346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fifo_adc_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fifo_adc_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ADC_DATA " "Found entity 1: FIFO_ADC_DATA" {  } { { "src/FIFO_ADC_DATA.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/FIFO_ADC_DATA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_processing.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Processing " "Found entity 1: Data_Processing" {  } { { "src/Data_Processing.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/Data_Processing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/baud_rate.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/baud_rate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Baud_Rate " "Found entity 1: Baud_Rate" {  } { { "src/uart/Baud_Rate.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/Baud_Rate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "src/uart/UART_TX.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_TX.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "src/uart/UART_RX.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_RX.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692381 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_DATA.v(31) " "Verilog HDL information at UART_DATA.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "src/uart/UART_DATA.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_DATA.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1688661692382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_DATA " "Found entity 1: UART_DATA" {  } { { "src/uart/UART_DATA.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_DATA.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adc_ad9481.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adc_ad9481.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_AD9481 " "Found entity 1: ADC_AD9481" {  } { { "src/ADC_AD9481.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hs_ad9481_in.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hs_ad9481_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 HS_AD9481_IN " "Found entity 1: HS_AD9481_IN" {  } { { "src/HS_AD9481_IN.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/HS_AD9481_IN.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm/fifo_16to8.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm/fifo_16to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_16to8 " "Found entity 1: fifo_16to8" {  } { { "lpm/fifo_16to8.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/fifo_16to8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm/pll_m.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm/pll_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_m " "Found entity 1: pll_m" {  } { { "lpm/pll_m.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/pll_m.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm/fifo_8to8.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm/fifo_8to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_8to8 " "Found entity 1: fifo_8to8" {  } { { "lpm/fifo_8to8.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/fifo_8to8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ADC_AD9481 " "Elaborating entity \"ADC_AD9481\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1688661692524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_m pll_m:pll_m_inst " "Elaborating entity \"pll_m\" for hierarchy \"pll_m:pll_m_inst\"" {  } { { "src/ADC_AD9481.v" "pll_m_inst" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_m:pll_m_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_m:pll_m_inst\|altpll:altpll_component\"" {  } { { "lpm/pll_m.v" "altpll_component" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/pll_m.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_m:pll_m_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_m:pll_m_inst\|altpll:altpll_component\"" {  } { { "lpm/pll_m.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/pll_m.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_m:pll_m_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_m:pll_m_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_m " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_m\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692556 ""}  } { { "lpm/pll_m.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/pll_m.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688661692556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_m_altpll " "Found entity 1: pll_m_altpll" {  } { { "db/pll_m_altpll.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_m_altpll pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated " "Elaborating entity \"pll_m_altpll\" for hierarchy \"pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HS_AD9481_IN HS_AD9481_IN:HS_AD9481_IN_u1 " "Elaborating entity \"HS_AD9481_IN\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\"" {  } { { "src/ADC_AD9481.v" "HS_AD9481_IN_u1" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_16to8 HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst " "Elaborating entity \"fifo_16to8\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\"" {  } { { "src/HS_AD9481_IN.v" "fifo_16to8_inst" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/HS_AD9481_IN.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\"" {  } { { "lpm/fifo_16to8.v" "dcfifo_component" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/fifo_16to8.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\"" {  } { { "lpm/fifo_16to8.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/fifo_16to8.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661692665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692665 ""}  } { { "lpm/fifo_16to8.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/fifo_16to8.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688661692665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_1gj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_1gj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_1gj1 " "Found entity 1: dcfifo_1gj1" {  } { { "db/dcfifo_1gj1.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_1gj1.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_1gj1 HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated " "Elaborating entity \"dcfifo_1gj1\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_q57 " "Found entity 1: a_graycounter_q57" {  } { { "db/a_graycounter_q57.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_q57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_q57 HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|a_graycounter_q57:rdptr_g1p " "Elaborating entity \"a_graycounter_q57\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|a_graycounter_q57:rdptr_g1p\"" {  } { { "db/dcfifo_1gj1.tdf" "rdptr_g1p" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_1gj1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_mjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_mjc " "Found entity 1: a_graycounter_mjc" {  } { { "db/a_graycounter_mjc.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_mjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_mjc HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|a_graycounter_mjc:wrptr_g1p " "Elaborating entity \"a_graycounter_mjc\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|a_graycounter_mjc:wrptr_g1p\"" {  } { { "db/dcfifo_1gj1.tdf" "wrptr_g1p" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_1gj1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mj31 " "Found entity 1: altsyncram_mj31" {  } { { "db/altsyncram_mj31.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/altsyncram_mj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mj31 HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|altsyncram_mj31:fifo_ram " "Elaborating entity \"altsyncram_mj31\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|altsyncram_mj31:fifo_ram\"" {  } { { "db/dcfifo_1gj1.tdf" "fifo_ram" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_1gj1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_fkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_fkd " "Found entity 1: alt_synch_pipe_fkd" {  } { { "db/alt_synch_pipe_fkd.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_fkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_fkd HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_fkd\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\"" {  } { { "db/dcfifo_1gj1.tdf" "rs_dgwp" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_1gj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe12 " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_fkd:rs_dgwp\|dffpipe_ed9:dffpipe12\"" {  } { { "db/alt_synch_pipe_fkd.tdf" "dffpipe12" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_fkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gkd " "Found entity 1: alt_synch_pipe_gkd" {  } { { "db/alt_synch_pipe_gkd.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_gkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gkd HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_gkd\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\"" {  } { { "db/dcfifo_1gj1.tdf" "ws_dgrp" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_1gj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe15 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|alt_synch_pipe_gkd:ws_dgrp\|dffpipe_fd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_gkd.tdf" "dffpipe15" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_gkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c66 " "Found entity 1: cmpr_c66" {  } { { "db/cmpr_c66.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/cmpr_c66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c66 HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|cmpr_c66:rdempty_eq_comp " "Elaborating entity \"cmpr_c66\" for hierarchy \"HS_AD9481_IN:HS_AD9481_IN_u1\|fifo_16to8:fifo_16to8_inst\|dcfifo:dcfifo_component\|dcfifo_1gj1:auto_generated\|cmpr_c66:rdempty_eq_comp\"" {  } { { "db/dcfifo_1gj1.tdf" "rdempty_eq_comp" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_1gj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Processing Data_Processing:U_Data_Processing " "Elaborating entity \"Data_Processing\" for hierarchy \"Data_Processing:U_Data_Processing\"" {  } { { "src/ADC_AD9481.v" "U_Data_Processing" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_ADC_DATA FIFO_ADC_DATA:U_FIFO_ADC_DATA " "Elaborating entity \"FIFO_ADC_DATA\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\"" {  } { { "src/ADC_AD9481.v" "U_FIFO_ADC_DATA" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\"" {  } { { "src/FIFO_ADC_DATA.v" "dcfifo_component" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/FIFO_ADC_DATA.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692952 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\"" {  } { { "src/FIFO_ADC_DATA.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/FIFO_ADC_DATA.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661692953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component " "Instantiated megafunction \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692953 ""}  } { { "src/FIFO_ADC_DATA.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/FIFO_ADC_DATA.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688661692953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_9rf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_9rf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_9rf1 " "Found entity 1: dcfifo_9rf1" {  } { { "db/dcfifo_9rf1.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661692993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661692993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_9rf1 FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated " "Elaborating entity \"dcfifo_9rf1\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661692994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_aib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_aib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_aib " "Found entity 1: a_gray2bin_aib" {  } { { "db/a_gray2bin_aib.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_gray2bin_aib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661693002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661693002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_aib FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|a_gray2bin_aib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_aib\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|a_gray2bin_aib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_9rf1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661693003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7p6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7p6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7p6 " "Found entity 1: a_graycounter_7p6" {  } { { "db/a_graycounter_7p6.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_7p6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661693045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661693045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7p6 FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|a_graycounter_7p6:rdptr_g1p " "Elaborating entity \"a_graycounter_7p6\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|a_graycounter_7p6:rdptr_g1p\"" {  } { { "db/dcfifo_9rf1.tdf" "rdptr_g1p" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661693046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_37c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_37c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_37c " "Found entity 1: a_graycounter_37c" {  } { { "db/a_graycounter_37c.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_37c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661693085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661693085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_37c FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|a_graycounter_37c:wrptr_g1p " "Elaborating entity \"a_graycounter_37c\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|a_graycounter_37c:wrptr_g1p\"" {  } { { "db/dcfifo_9rf1.tdf" "wrptr_g1p" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661693086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nru.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nru.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nru " "Found entity 1: altsyncram_nru" {  } { { "db/altsyncram_nru.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/altsyncram_nru.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661693128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661693128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nru FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|altsyncram_nru:fifo_ram " "Elaborating entity \"altsyncram_nru\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|altsyncram_nru:fifo_ram\"" {  } { { "db/dcfifo_9rf1.tdf" "fifo_ram" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661693130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_f7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_f7d " "Found entity 1: alt_synch_pipe_f7d" {  } { { "db/alt_synch_pipe_f7d.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_f7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661693137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661693137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_f7d FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_f7d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_f7d\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_f7d:rs_dgwp\"" {  } { { "db/dcfifo_9rf1.tdf" "rs_dgwp" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661693138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e09 " "Found entity 1: dffpipe_e09" {  } { { "db/dffpipe_e09.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dffpipe_e09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661693145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661693145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e09 FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_f7d:rs_dgwp\|dffpipe_e09:dffpipe12 " "Elaborating entity \"dffpipe_e09\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_f7d:rs_dgwp\|dffpipe_e09:dffpipe12\"" {  } { { "db/alt_synch_pipe_f7d.tdf" "dffpipe12" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_f7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661693146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d09 " "Found entity 1: dffpipe_d09" {  } { { "db/dffpipe_d09.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dffpipe_d09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661693153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661693153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d09 FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|dffpipe_d09:ws_brp " "Elaborating entity \"dffpipe_d09\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|dffpipe_d09:ws_brp\"" {  } { { "db/dcfifo_9rf1.tdf" "ws_brp" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661693154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g7d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g7d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g7d " "Found entity 1: alt_synch_pipe_g7d" {  } { { "db/alt_synch_pipe_g7d.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_g7d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661693163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661693163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g7d FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_g7d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_g7d\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_g7d:ws_dgrp\"" {  } { { "db/dcfifo_9rf1.tdf" "ws_dgrp" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661693164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f09 " "Found entity 1: dffpipe_f09" {  } { { "db/dffpipe_f09.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dffpipe_f09.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661693170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661693170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f09 FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_g7d:ws_dgrp\|dffpipe_f09:dffpipe16 " "Elaborating entity \"dffpipe_f09\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|alt_synch_pipe_g7d:ws_dgrp\|dffpipe_f09:dffpipe16\"" {  } { { "db/alt_synch_pipe_g7d.tdf" "dffpipe16" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_synch_pipe_g7d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661693171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_r76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r76 " "Found entity 1: cmpr_r76" {  } { { "db/cmpr_r76.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/cmpr_r76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661693211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661693211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r76 FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|cmpr_r76:rdempty_eq_comp " "Elaborating entity \"cmpr_r76\" for hierarchy \"FIFO_ADC_DATA:U_FIFO_ADC_DATA\|dcfifo:dcfifo_component\|dcfifo_9rf1:auto_generated\|cmpr_r76:rdempty_eq_comp\"" {  } { { "db/dcfifo_9rf1.tdf" "rdempty_eq_comp" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/dcfifo_9rf1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661693213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:U_UART " "Elaborating entity \"UART\" for hierarchy \"UART:U_UART\"" {  } { { "src/ADC_AD9481.v" "U_UART" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661693218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(63) " "Verilog HDL assignment warning at UART.v(63): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688661693219 "|ADC_AD9481|UART:U_UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(64) " "Verilog HDL assignment warning at UART.v(64): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688661693219 "|ADC_AD9481|UART:U_UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(65) " "Verilog HDL assignment warning at UART.v(65): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688661693219 "|ADC_AD9481|UART:U_UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(66) " "Verilog HDL assignment warning at UART.v(66): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688661693219 "|ADC_AD9481|UART:U_UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(68) " "Verilog HDL assignment warning at UART.v(68): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688661693219 "|ADC_AD9481|UART:U_UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(69) " "Verilog HDL assignment warning at UART.v(69): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688661693219 "|ADC_AD9481|UART:U_UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(70) " "Verilog HDL assignment warning at UART.v(70): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688661693219 "|ADC_AD9481|UART:U_UART"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 UART.v(71) " "Verilog HDL assignment warning at UART.v(71): truncated value with size 12 to match size of target (8)" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1688661693219 "|ADC_AD9481|UART:U_UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_DATA UART:U_UART\|UART_DATA:UART_DATA_TEXT " "Elaborating entity \"UART_DATA\" for hierarchy \"UART:U_UART\|UART_DATA:UART_DATA_TEXT\"" {  } { { "src/uart/UART.v" "UART_DATA_TEXT" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661693220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud_Rate UART:U_UART\|UART_DATA:UART_DATA_TEXT\|Baud_Rate:UART_Baud_Rate " "Elaborating entity \"Baud_Rate\" for hierarchy \"UART:U_UART\|UART_DATA:UART_DATA_TEXT\|Baud_Rate:UART_Baud_Rate\"" {  } { { "src/uart/UART_DATA.v" "UART_Baud_Rate" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_DATA.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661693222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA " "Elaborating entity \"UART_TX\" for hierarchy \"UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\"" {  } { { "src/uart/UART_DATA.v" "UART_TX_DATA" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_DATA.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661693225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_RX:UART_RX_DATA " "Elaborating entity \"UART_RX\" for hierarchy \"UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_RX:UART_RX_DATA\"" {  } { { "src/uart/UART_DATA.v" "UART_RX_DATA" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_DATA.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661693227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b124 " "Found entity 1: altsyncram_b124" {  } { { "db/altsyncram_b124.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/altsyncram_b124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661693922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661693922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661694016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661694016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661694073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661694073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/cntr_jgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661694149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661694149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661694193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661694193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661694253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661694253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661694317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661694317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661694379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661694379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661694422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661694422 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661694471 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Div2\"" {  } { { "src/uart/UART.v" "Div2" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661695108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Mod2\"" {  } { { "src/uart/UART.v" "Mod2" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661695108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Div1\"" {  } { { "src/uart/UART.v" "Div1" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661695108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Mod1\"" {  } { { "src/uart/UART.v" "Mod1" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661695108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Mod3\"" {  } { { "src/uart/UART.v" "Mod3" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661695108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Div4\"" {  } { { "src/uart/UART.v" "Div4" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661695108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Mod5\"" {  } { { "src/uart/UART.v" "Mod5" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661695108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Mod7\"" {  } { { "src/uart/UART.v" "Mod7" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661695108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Div5\"" {  } { { "src/uart/UART.v" "Div5" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661695108 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UART:U_UART\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UART:U_UART\|Mod6\"" {  } { { "src/uart/UART.v" "Mod6" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661695108 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1688661695108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART:U_UART\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"UART:U_UART\|lpm_divide:Div2\"" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661695133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART:U_UART\|lpm_divide:Div2 " "Instantiated megafunction \"UART:U_UART\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661695133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661695133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661695133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661695133 ""}  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688661695133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661695175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661695175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661695185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661695185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661695196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661695196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661695238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661695238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661695283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661695283 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART:U_UART\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"UART:U_UART\|lpm_divide:Mod2\"" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661695290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART:U_UART\|lpm_divide:Mod2 " "Instantiated megafunction \"UART:U_UART\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661695290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661695290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661695290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661695290 ""}  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688661695290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661695331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661695331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UART:U_UART\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"UART:U_UART\|lpm_divide:Div1\"" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661695342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART:U_UART\|lpm_divide:Div1 " "Instantiated megafunction \"UART:U_UART\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661695342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661695342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661695342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1688661695342 ""}  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1688661695342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661695381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661695381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661695391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661695391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1688661695403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1688661695403 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_q57.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_q57.tdf" 32 2 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_mjc.tdf" 32 2 0 } } { "db/a_graycounter_q57.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_q57.tdf" 41 2 0 } } { "db/a_graycounter_mjc.tdf" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/a_graycounter_mjc.tdf" 41 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1688661695795 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1688661695795 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661696078 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1688661696490 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "UART:U_UART\|lpm_divide:Mod6\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"UART:U_UART\|lpm_divide:Mod6\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661696495 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART:U_UART\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"UART:U_UART\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_u_div_a4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661696495 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART:U_UART\|lpm_divide:Mod6\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"UART:U_UART\|lpm_divide:Mod6\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661696495 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART:U_UART\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"UART:U_UART\|lpm_divide:Mod2\|lpm_divide_m9m:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_a4f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_a4f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/alt_u_div_a4f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661696495 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1688661696495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/output_files/ADC_AD9481.map.smsg " "Generated suppressed messages file C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/output_files/ADC_AD9481.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1688661696612 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 40 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 40 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1688661696928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1688661696954 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1688661696954 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1991 " "Implemented 1991 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1688661697115 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1688661697115 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1909 " "Implemented 1909 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1688661697115 ""} { "Info" "ICUT_CUT_TM_RAMS" "51 " "Implemented 51 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1688661697115 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1688661697115 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1688661697115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688661697140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 00:41:37 2023 " "Processing ended: Fri Jul 07 00:41:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688661697140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688661697140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688661697140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688661697140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688661698165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688661698166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 00:41:37 2023 " "Processing started: Fri Jul 07 00:41:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688661698166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1688661698166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ADC_AD9481 -c ADC_AD9481 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ADC_AD9481 -c ADC_AD9481" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1688661698166 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1688661698215 ""}
{ "Info" "0" "" "Project  = ADC_AD9481" {  } {  } 0 0 "Project  = ADC_AD9481" 0 0 "Fitter" 0 0 1688661698216 ""}
{ "Info" "0" "" "Revision = ADC_AD9481" {  } {  } 0 0 "Revision = ADC_AD9481" 0 0 "Fitter" 0 0 1688661698216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1688661698279 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC_AD9481 EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"ADC_AD9481\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1688661698298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688661698328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688661698328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688661698328 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_m_altpll.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 863 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1688661698367 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[1\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_m_altpll.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 864 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1688661698367 ""}  } { { "db/pll_m_altpll.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 863 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1688661698367 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1688661698402 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1688661698521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1688661698521 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1688661698521 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1688661698521 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5144 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688661698524 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5146 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688661698524 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5148 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688661698524 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5150 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688661698524 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5152 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1688661698524 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1688661698524 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1688661698526 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1688661698528 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "ADC_CLK pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|pll1 2.5 V 8mA 0 250 MHz 181 MHz " "Output pin \"ADC_CLK\" (external output clock of PLL \"pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|pll1\") uses I/O standard 2.5 V, has current strength 8mA, output load 0pF, and output clock frequency of 250 MHz, but target device can support only maximum output clock frequency of 181 MHz for this combination of I/O standard, current strength and load" {  } { { "src/ADC_AD9481.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 49 0 0 } } { "db/pll_m_altpll.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 92 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_m:pll_m_inst|altpll:altpll_component|pll_m_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 863 9224 9983 0} { 0 { 0 ""} 0 94 9224 9983 0}  }  } } { "e:/fpga/quartus ii/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/fpga/quartus ii/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK" } } } } { "src/ADC_AD9481.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 26 0 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_CLK } "NODE_NAME" } } { "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/fpga/quartus ii/quartus/bin64/pin_planner.ppl" { ADC_CLK } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1688661698766 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1gj1 " "Entity dcfifo_1gj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688661698994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688661698994 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1688661698994 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9rf1 " "Entity dcfifo_9rf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688661698994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688661698994 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1688661698994 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688661698994 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688661698994 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1688661698994 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1688661698994 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC_AD9481.sdc " "Synopsys Design Constraints File file not found: 'ADC_AD9481.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1688661699004 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EXT_CLK " "Node: EXT_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688661699007 "|ADC_AD9481|EXT_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_N " "Node: ADC_DCO_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688661699007 "|ADC_AD9481|ADC_DCO_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_P " "Node: ADC_DCO_P was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688661699007 "|ADC_AD9481|ADC_DCO_P"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:U_UART\|FIFO_RD_CLK " "Node: UART:U_UART\|FIFO_RD_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688661699007 "|ADC_AD9481|UART:U_UART|FIFO_RD_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|state.STATE_IDLE " "Node: UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|state.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688661699007 "|ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|state.STATE_IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Data_Processing:U_Data_Processing\|trigger " "Node: Data_Processing:U_Data_Processing\|trigger was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1688661699007 "|ADC_AD9481|Data_Processing:U_Data_Processing|trigger"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1688661699016 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1688661699016 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1688661699016 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1688661699017 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1688661699017 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1688661699017 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1688661699017 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1688661699017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1688661699017 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1688661699017 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1688661699017 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXT_CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node EXT_CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688661699082 ""}  } { { "src/ADC_AD9481.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 15 0 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5107 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688661699082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688661699082 ""}  } { { "db/pll_m_altpll.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 92 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_m:pll_m_inst|altpll:altpll_component|pll_m_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 863 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688661699082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688661699082 ""}  } { { "db/pll_m_altpll.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 92 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_m:pll_m_inst|altpll:altpll_component|pll_m_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 863 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688661699082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688661699082 ""}  } { { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 3087 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688661699082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:U_UART\|FIFO_RD_CLK  " "Automatically promoted node UART:U_UART\|FIFO_RD_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688661699082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[3\]\[0\] " "Destination node UART:U_UART\|arry\[3\]\[0\]" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[3][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 310 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[3\]\[1\] " "Destination node UART:U_UART\|arry\[3\]\[1\]" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[3][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 311 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[4\]\[0\] " "Destination node UART:U_UART\|arry\[4\]\[0\]" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[4][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 313 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[4\]\[1\] " "Destination node UART:U_UART\|arry\[4\]\[1\]" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[4][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 314 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[4\]\[2\] " "Destination node UART:U_UART\|arry\[4\]\[2\]" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[4][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 315 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[4\]\[3\] " "Destination node UART:U_UART\|arry\[4\]\[3\]" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[4][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[5\]\[0\] " "Destination node UART:U_UART\|arry\[5\]\[0\]" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[5][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 318 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[5\]\[1\] " "Destination node UART:U_UART\|arry\[5\]\[1\]" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[5][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 319 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[5\]\[2\] " "Destination node UART:U_UART\|arry\[5\]\[2\]" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[5][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|arry\[5\]\[3\] " "Destination node UART:U_UART\|arry\[5\]\[3\]" {  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 49 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|arry[5][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699082 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1688661699082 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1688661699082 ""}  } { { "src/uart/UART.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART.v" 11 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|FIFO_RD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688661699082 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Data_Processing:U_Data_Processing\|trigger  " "Automatically promoted node Data_Processing:U_Data_Processing\|trigger " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688661699083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Processing:U_Data_Processing\|trigger_reg " "Destination node Data_Processing:U_Data_Processing\|trigger_reg" {  } { { "src/Data_Processing.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/Data_Processing.v" 43 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Processing:U_Data_Processing|trigger_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 704 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Processing:U_Data_Processing\|always3~0 " "Destination node Data_Processing:U_Data_Processing\|always3~0" {  } { { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Processing:U_Data_Processing|always3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 2188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Data_Processing:U_Data_Processing\|trigger~7 " "Destination node Data_Processing:U_Data_Processing\|trigger~7" {  } { { "src/Data_Processing.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/Data_Processing.v" 25 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Processing:U_Data_Processing|trigger~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 2331 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699083 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1688661699083 ""}  } { { "src/Data_Processing.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/Data_Processing.v" 25 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_Processing:U_Data_Processing|trigger } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 701 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688661699083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|state.STATE_IDLE  " "Automatically promoted node UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|state.STATE_IDLE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688661699084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|Selector7~1 " "Destination node UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|Selector7~1" {  } { { "src/uart/UART_TX.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_TX.v" 37 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|Selector7~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 1227 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|data\[7\]~0 " "Destination node UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|data\[7\]~0" {  } { { "src/uart/UART_TX.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_TX.v" 35 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|data[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 1242 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|Selector2~1 " "Destination node UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|Selector2~1" {  } { { "src/uart/UART_TX.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_TX.v" 37 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|Selector2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 1246 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|comb~0 " "Destination node UART:U_UART\|UART_DATA:UART_DATA_TEXT\|comb~0" {  } { { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|UART_DATA:UART_DATA_TEXT|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 1272 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_RX:UART_RX_DATA\|rdy~1 " "Destination node UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_RX:UART_RX_DATA\|rdy~1" {  } { { "src/uart/UART_RX.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_RX.v" 15 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_RX:UART_RX_DATA|rdy~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 1335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699084 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1688661699084 ""}  } { { "src/uart/UART_TX.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/uart/UART_TX.v" 33 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|state.STATE_IDLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688661699084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EXT_RST_N~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node EXT_RST_N~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688661699084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "HS_AD9481_IN:HS_AD9481_IN_u1\|rdreq_sig~0 " "Destination node HS_AD9481_IN:HS_AD9481_IN_u1\|rdreq_sig~0" {  } { { "src/HS_AD9481_IN.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/HS_AD9481_IN.v" 27 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HS_AD9481_IN:HS_AD9481_IN_u1|rdreq_sig~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 1279 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699084 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_PDWN~output " "Destination node ADC_PDWN~output" {  } { { "src/ADC_AD9481.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 28 0 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADC_PDWN~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5105 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699084 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1688661699084 ""}  } { { "src/ADC_AD9481.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 14 0 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_RST_N~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 5106 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688661699084 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1688661699085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 4457 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 3581 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1688661699085 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1688661699085 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/fpga/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 0 { 0 ""} 0 4015 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688661699085 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1688661699398 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688661699400 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688661699401 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688661699403 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688661699406 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1688661699408 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1688661699409 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1688661699411 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1688661699439 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1688661699442 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1688661699442 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|pll1 clk\[1\] ADC_CLK~output " "PLL \"pll_m:pll_m_inst\|altpll:altpll_component\|pll_m_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"ADC_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_m_altpll.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/db/pll_m_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "e:/fpga/quartus ii/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "lpm/pll_m.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/lpm/pll_m.v" 107 0 0 } } { "src/ADC_AD9481.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 49 0 0 } } { "src/ADC_AD9481.v" "" { Text "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/src/ADC_AD9481.v" 26 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1688661699460 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688661699480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1688661699939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688661700208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1688661700220 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1688661700581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688661700581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1688661700950 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1688661701831 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1688661701831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688661701976 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1688661701978 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1688661701978 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1688661701978 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1688661702014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688661702058 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688661702258 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688661702298 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688661702553 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688661702981 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/output_files/ADC_AD9481.fit.smsg " "Generated suppressed messages file C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/output_files/ADC_AD9481.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1688661703371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5444 " "Peak virtual memory: 5444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688661703916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 00:41:43 2023 " "Processing ended: Fri Jul 07 00:41:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688661703916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688661703916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688661703916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688661703916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1688661704784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688661704784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 00:41:44 2023 " "Processing started: Fri Jul 07 00:41:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688661704784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1688661704784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ADC_AD9481 -c ADC_AD9481 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ADC_AD9481 -c ADC_AD9481" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1688661704784 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1688661705253 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1688661705265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4553 " "Peak virtual memory: 4553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688661705412 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 00:41:45 2023 " "Processing ended: Fri Jul 07 00:41:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688661705412 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688661705412 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688661705412 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1688661705412 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1688661706135 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1688661706431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 00:41:46 2023 " "Processing started: Fri Jul 07 00:41:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688661706432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688661706432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADC_AD9481 -c ADC_AD9481 " "Command: quartus_sta ADC_AD9481 -c ADC_AD9481" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688661706432 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1688661706484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1688661706587 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1688661706588 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1688661706620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1688661706620 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_1gj1 " "Entity dcfifo_1gj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_fd9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706848 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706848 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1688661706848 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_9rf1 " "Entity dcfifo_9rf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_f09:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706848 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_e09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706848 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1688661706848 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706848 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706848 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1688661706848 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1688661706848 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC_AD9481.sdc " "Synopsys Design Constraints File file not found: 'ADC_AD9481.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1688661706858 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EXT_CLK " "Node: EXT_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661706861 "|ADC_AD9481|EXT_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_N " "Node: ADC_DCO_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661706862 "|ADC_AD9481|ADC_DCO_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_P " "Node: ADC_DCO_P was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661706862 "|ADC_AD9481|ADC_DCO_P"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:U_UART\|FIFO_RD_CLK " "Node: UART:U_UART\|FIFO_RD_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661706862 "|ADC_AD9481|UART:U_UART|FIFO_RD_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|state.STATE_IDLE " "Node: UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|state.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661706862 "|ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|state.STATE_IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Data_Processing:U_Data_Processing\|trigger " "Node: Data_Processing:U_Data_Processing\|trigger was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661706862 "|ADC_AD9481|Data_Processing:U_Data_Processing|trigger"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706931 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706931 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706931 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1688661706932 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1688661706932 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1688661706932 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1688661706932 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1688661706940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.622 " "Worst-case setup slack is 42.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.622         0.000 altera_reserved_tck  " "   42.622         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688661706953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453         0.000 altera_reserved_tck  " "    0.453         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688661706956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.586 " "Worst-case recovery slack is 47.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.586         0.000 altera_reserved_tck  " "   47.586         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688661706958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.585 " "Worst-case removal slack is 1.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.585         0.000 altera_reserved_tck  " "    1.585         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688661706960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.448 " "Worst-case minimum pulse width slack is 49.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.448         0.000 altera_reserved_tck  " "   49.448         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661706962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688661706962 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1688661707025 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1688661707045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1688661707345 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EXT_CLK " "Node: EXT_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661707453 "|ADC_AD9481|EXT_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_N " "Node: ADC_DCO_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661707453 "|ADC_AD9481|ADC_DCO_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_P " "Node: ADC_DCO_P was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661707453 "|ADC_AD9481|ADC_DCO_P"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:U_UART\|FIFO_RD_CLK " "Node: UART:U_UART\|FIFO_RD_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661707453 "|ADC_AD9481|UART:U_UART|FIFO_RD_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|state.STATE_IDLE " "Node: UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|state.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661707453 "|ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|state.STATE_IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Data_Processing:U_Data_Processing\|trigger " "Node: Data_Processing:U_Data_Processing\|trigger was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661707453 "|ADC_AD9481|Data_Processing:U_Data_Processing|trigger"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707456 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707456 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707456 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1688661707456 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1688661707456 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1688661707456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.189 " "Worst-case setup slack is 43.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.189         0.000 altera_reserved_tck  " "   43.189         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688661707467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 altera_reserved_tck  " "    0.401         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688661707470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.887 " "Worst-case recovery slack is 47.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.887         0.000 altera_reserved_tck  " "   47.887         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688661707473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.416 " "Worst-case removal slack is 1.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707476 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.416         0.000 altera_reserved_tck  " "    1.416         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707476 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688661707476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.301 " "Worst-case minimum pulse width slack is 49.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.301         0.000 altera_reserved_tck  " "   49.301         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688661707479 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1688661707534 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EXT_CLK " "Node: EXT_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661707707 "|ADC_AD9481|EXT_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_N " "Node: ADC_DCO_N was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661707707 "|ADC_AD9481|ADC_DCO_N"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADC_DCO_P " "Node: ADC_DCO_P was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661707707 "|ADC_AD9481|ADC_DCO_P"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:U_UART\|FIFO_RD_CLK " "Node: UART:U_UART\|FIFO_RD_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661707707 "|ADC_AD9481|UART:U_UART|FIFO_RD_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|state.STATE_IDLE " "Node: UART:U_UART\|UART_DATA:UART_DATA_TEXT\|UART_TX:UART_TX_DATA\|state.STATE_IDLE was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661707707 "|ADC_AD9481|UART:U_UART|UART_DATA:UART_DATA_TEXT|UART_TX:UART_TX_DATA|state.STATE_IDLE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Data_Processing:U_Data_Processing\|trigger " "Node: Data_Processing:U_Data_Processing\|trigger was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1688661707707 "|ADC_AD9481|Data_Processing:U_Data_Processing|trigger"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707710 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_m_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707710 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707710 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1688661707710 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1688661707710 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1688661707710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.956 " "Worst-case setup slack is 46.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.956         0.000 altera_reserved_tck  " "   46.956         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688661707716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 altera_reserved_tck  " "    0.187         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688661707721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.136 " "Worst-case recovery slack is 49.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.136         0.000 altera_reserved_tck  " "   49.136         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688661707724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.663 " "Worst-case removal slack is 0.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.663         0.000 altera_reserved_tck  " "    0.663         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688661707728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.449 " "Worst-case minimum pulse width slack is 49.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.449         0.000 altera_reserved_tck  " "   49.449         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1688661707732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1688661707732 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1688661708012 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1688661708012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688661708085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 00:41:48 2023 " "Processing ended: Fri Jul 07 00:41:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688661708085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688661708085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688661708085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688661708085 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1688661709000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1688661709001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 07 00:41:48 2023 " "Processing started: Fri Jul 07 00:41:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1688661709001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1688661709001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ADC_AD9481 -c ADC_AD9481 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ADC_AD9481 -c ADC_AD9481" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1688661709001 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_AD9481_8_1200mv_85c_slow.vo C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/ simulation " "Generated file ADC_AD9481_8_1200mv_85c_slow.vo in folder \"C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688661709474 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_AD9481_8_1200mv_0c_slow.vo C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/ simulation " "Generated file ADC_AD9481_8_1200mv_0c_slow.vo in folder \"C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688661709621 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_AD9481_min_1200mv_0c_fast.vo C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/ simulation " "Generated file ADC_AD9481_min_1200mv_0c_fast.vo in folder \"C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688661709764 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_AD9481.vo C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/ simulation " "Generated file ADC_AD9481.vo in folder \"C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688661709899 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_AD9481_8_1200mv_85c_v_slow.sdo C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/ simulation " "Generated file ADC_AD9481_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688661710046 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_AD9481_8_1200mv_0c_v_slow.sdo C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/ simulation " "Generated file ADC_AD9481_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688661710193 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_AD9481_min_1200mv_0c_v_fast.sdo C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/ simulation " "Generated file ADC_AD9481_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688661710334 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ADC_AD9481_v.sdo C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/ simulation " "Generated file ADC_AD9481_v.sdo in folder \"C:/Users/29036/Desktop/FPGA_CORE_V2_1_0_AD9481_Serial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1688661710475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1688661710574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 07 00:41:50 2023 " "Processing ended: Fri Jul 07 00:41:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1688661710574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1688661710574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1688661710574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688661710574 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 61 s " "Quartus II Full Compilation was successful. 0 errors, 61 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1688661711284 ""}
