if {![file exists "C:/Users/Duncan/git/ForthCPU/register_test/register_test.mpf"]} { 
	project new "C:/Users/Duncan/git/ForthCPU/register_test" register_test
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/register_file_testbench.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/instruction_decode.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/forth_cpu.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/forth_cpu_testbench.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/register_testbench.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/register.v"
	project addfile "C:/Users/Duncan/git/ForthCPU/register_file.v"
	vlib  work
	vdel -lib work -all 
	vlib work
	vlog -sv -mfcu \
	+incdir+C:/Users/Duncan/git/ForthCPU/impl1/source \
	+incdir+C:/Users/Duncan/git/ForthCPU \
 -work work \
	"C:/Users/Duncan/git/ForthCPU/impl1/source/registers.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/source/regs_testbench.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/source/multiplier.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/source/alu.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/source/testbench.v" \
	"C:/Users/Duncan/git/ForthCPU/register_file_testbench.v" \
	"C:/Users/Duncan/git/ForthCPU/instruction_decode.v" \
	"C:/Users/Duncan/git/ForthCPU/instruction_decoder_testbench.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources.v" \
	"C:/Users/Duncan/git/ForthCPU/forth_cpu.v" \
	"C:/Users/Duncan/git/ForthCPU/forth_cpu_testbench.v" \
	"C:/Users/Duncan/git/ForthCPU/register_testbench.v" \
	"C:/Users/Duncan/git/ForthCPU/impl1/source/data_sources_testbench.v" \
	"C:/Users/Duncan/git/ForthCPU/register.v" \
	"C:/Users/Duncan/git/ForthCPU/register_file.v"
} else {
	project open "C:/Users/Duncan/git/ForthCPU/register_test/register_test"
	project compileoutofdate
}
vsim -L work -L pmi_work -L ovi_machxo3l  regs_testbench
view wave
add wave /*
run 1000ns
