
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: /usr/local/diamond/3.11_x64/synpbase
OS: CentOS Linux 7 (Core)
Hostname: 632e0673d208

Implementation : LEDtest

# Written on Sun Jan 24 17:22:22 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                           Requested     Requested     Clock        Clock                     Clock
Level     Clock                           Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------------------------------
0 -       System                          516.1 MHz     1.938         system       system_clkgroup           29   
                                                                                                                  
0 -       my_pll|CLKOK_inferred_clock     270.6 MHz     3.696         inferred     Autoconstr_clkgroup_0     57   
                                                                                                                  
0 -       topcount|clk                    835.1 MHz     1.198         inferred     Autoconstr_clkgroup_2     12   
                                                                                                                  
0 -       topcount|direction              1.0 MHz       1000.000      inferred     Autoconstr_clkgroup_1     9    
==================================================================================================================


Clock Load Summary
******************

                                Clock     Source                                   Clock Pin                   Non-clock Pin       Non-clock Pin                     
Clock                           Load      Pin                                      Seq Example                 Seq Example         Comb Example                      
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                          29        -                                        directionR.C                -                   -                                 
                                                                                                                                                                     
my_pll|CLKOK_inferred_clock     57        my_pll_inst.PLLInst_0.CLKOK(EHXPLLF)     counter1.countbi[7:0].C     -                   -                                 
                                                                                                                                                                     
topcount|clk                    12        clk(port)                                counter2.count[3:0].C       -                   -                                 
                                                                                                                                                                     
topcount|direction              9         direction(port)                          my_LEDtest.seg_9.C          directionR.D[0]     my_LEDtest.un1_direction.I[0](inv)
=====================================================================================================================================================================
