

================================================================
== Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_29_2'
================================================================
* Date:           Sun Sep 15 03:51:54 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_unsw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.120 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_2  |       15|       15|         7|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    273|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   3|      0|    137|    -|
|Memory           |        0|   -|     61|     32|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|    577|    160|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   3|    638|    647|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   3|      1|      3|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_25ns_18ns_43_1_1_U402  |mul_25ns_18ns_43_1_1  |        0|   1|  0|  48|    0|
    |mul_25ns_25ns_50_1_1_U400  |mul_25ns_25ns_50_1_1  |        0|   2|  0|  48|    0|
    |mux_10_4_16_1_1_U401       |mux_10_4_16_1_1       |        0|   0|  0|  41|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   3|  0| 137|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                                   Module                                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_U      |neural_network_Pipeline_VITIS_LOOP_29_2_exp_x_msb_1_table_ROM_AUTO_1R      |        0|  25|  13|    0|    32|   25|     1|          800|
    |exp_x_msb_2_m_1_table_U  |neural_network_Pipeline_VITIS_LOOP_29_2_exp_x_msb_2_m_1_table_ROM_AUTO_1R  |        0|  25|  13|    0|    32|   25|     1|          800|
    |f_x_lsb_table_U          |neural_network_Pipeline_VITIS_LOOP_29_2_f_x_lsb_table_ROM_AUTO_1R          |        0|  11|   6|    0|    32|   11|     1|          352|
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                                                           |        0|  61|  32|    0|    96|   61|     3|         1952|
    +-------------------------+---------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln249_fu_695_p2            |         +|   0|  0|  27|          20|          20|
    |add_ln29_fu_399_p2             |         +|   0|  0|  13|           4|           1|
    |exp_x_msb_2_lsb_m_1_fu_705_p2  |         +|   0|  0|  32|          25|          25|
    |sum_4_fu_823_p2                |         +|   0|  0|  23|          16|          16|
    |y_l_fu_741_p2                  |         +|   0|  0|  32|          25|          25|
    |x_fu_435_p2                    |         -|   0|  0|  24|          17|          17|
    |and_ln202_fu_553_p2            |       and|   0|  0|   2|           1|           1|
    |icmp_ln202_1_fu_547_p2         |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln202_fu_541_p2           |      icmp|   0|  0|  13|           4|           3|
    |icmp_ln29_fu_393_p2            |      icmp|   0|  0|  13|           4|           4|
    |overf_1_fu_772_p2              |      icmp|   0|  0|  10|           2|           1|
    |or_ln202_1_fu_607_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_2_fu_613_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_3_fu_619_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_4_fu_625_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln202_fu_601_p2             |        or|   0|  0|   2|           1|           1|
    |overf_2_fu_786_p2              |        or|   0|  0|   2|           1|           1|
    |select_ln190_fu_733_p3         |    select|   0|  0|   2|           1|           2|
    |select_ln274_fu_802_p3         |    select|   0|  0|  16|           1|           2|
    |y_2_fu_755_p3                  |    select|   0|  0|  22|           1|          22|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    |overf_fu_479_p2                |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_1_fu_507_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_2_fu_521_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_3_fu_535_p2          |       xor|   0|  0|   2|           1|           1|
    |xor_ln198_fu_493_p2            |       xor|   0|  0|   2|           1|           1|
    |y_fu_728_p2                    |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 273|         145|         165|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_3_fu_186               |   9|          2|    4|          8|
    |sum_fu_182               |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   26|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |exp_x_msb_1_reg_919                    |  25|   0|   25|          0|
    |exp_x_msb_1_reg_919_pp0_iter4_reg      |  25|   0|   25|          0|
    |exp_x_msb_2_lsb_m_1_reg_914            |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_reg_898                |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_reg_898_pp0_iter2_reg  |  25|   0|   25|          0|
    |f_x_lsb_reg_892                        |  11|   0|   11|          0|
    |f_x_lsb_reg_892_pp0_iter2_reg          |  11|   0|   11|          0|
    |i_3_fu_186                             |   4|   0|    4|          0|
    |i_reg_852                              |   4|   0|    4|          0|
    |icmp_ln29_reg_856                      |   1|   0|    1|          0|
    |or_ln202_4_reg_887                     |   1|   0|    1|          0|
    |select_ln274_reg_930                   |  16|   0|   16|          0|
    |sum_fu_182                             |  16|   0|   16|          0|
    |tmp_5_reg_866                          |   4|   0|    4|          0|
    |tmp_5_reg_866_pp0_iter1_reg            |   4|   0|    4|          0|
    |tmp_reg_860                            |   1|   0|    1|          0|
    |trunc_ln217_reg_871                    |   2|   0|    2|          0|
    |trunc_ln3_reg_904                      |  19|   0|   19|          0|
    |y_lo_s_reg_925                         |  25|   0|   25|          0|
    |i_reg_852                              |  64|  32|    4|          0|
    |icmp_ln29_reg_856                      |  64|  32|    1|          0|
    |or_ln202_4_reg_887                     |  64|  32|    1|          0|
    |tmp_reg_860                            |  64|  32|    1|          0|
    |trunc_ln217_reg_871                    |  64|  32|    2|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 577| 160|  266|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  neural_network_Pipeline_VITIS_LOOP_29_2|  return value|
|output_0                |  out|   16|      ap_vld|                                 output_0|       pointer|
|output_0_ap_vld         |  out|    1|      ap_vld|                                 output_0|       pointer|
|output_9                |  out|   16|      ap_vld|                                 output_9|       pointer|
|output_9_ap_vld         |  out|    1|      ap_vld|                                 output_9|       pointer|
|output_8                |  out|   16|      ap_vld|                                 output_8|       pointer|
|output_8_ap_vld         |  out|    1|      ap_vld|                                 output_8|       pointer|
|output_7                |  out|   16|      ap_vld|                                 output_7|       pointer|
|output_7_ap_vld         |  out|    1|      ap_vld|                                 output_7|       pointer|
|output_6                |  out|   16|      ap_vld|                                 output_6|       pointer|
|output_6_ap_vld         |  out|    1|      ap_vld|                                 output_6|       pointer|
|output_5                |  out|   16|      ap_vld|                                 output_5|       pointer|
|output_5_ap_vld         |  out|    1|      ap_vld|                                 output_5|       pointer|
|output_4                |  out|   16|      ap_vld|                                 output_4|       pointer|
|output_4_ap_vld         |  out|    1|      ap_vld|                                 output_4|       pointer|
|output_3                |  out|   16|      ap_vld|                                 output_3|       pointer|
|output_3_ap_vld         |  out|    1|      ap_vld|                                 output_3|       pointer|
|output_2                |  out|   16|      ap_vld|                                 output_2|       pointer|
|output_2_ap_vld         |  out|    1|      ap_vld|                                 output_2|       pointer|
|output_1                |  out|   16|      ap_vld|                                 output_1|       pointer|
|output_1_ap_vld         |  out|    1|      ap_vld|                                 output_1|       pointer|
|layer2_output_reload    |   in|   16|     ap_none|                     layer2_output_reload|        scalar|
|layer2_output_1_reload  |   in|   16|     ap_none|                   layer2_output_1_reload|        scalar|
|layer2_output_2_reload  |   in|   16|     ap_none|                   layer2_output_2_reload|        scalar|
|layer2_output_3_reload  |   in|   16|     ap_none|                   layer2_output_3_reload|        scalar|
|layer2_output_4_reload  |   in|   16|     ap_none|                   layer2_output_4_reload|        scalar|
|layer2_output_5_reload  |   in|   16|     ap_none|                   layer2_output_5_reload|        scalar|
|layer2_output_6_reload  |   in|   16|     ap_none|                   layer2_output_6_reload|        scalar|
|layer2_output_7_reload  |   in|   16|     ap_none|                   layer2_output_7_reload|        scalar|
|layer2_output_8_reload  |   in|   16|     ap_none|                   layer2_output_8_reload|        scalar|
|layer2_output_9_reload  |   in|   16|     ap_none|                   layer2_output_9_reload|        scalar|
|conv_i_i13_i_i8         |   in|   16|     ap_none|                          conv_i_i13_i_i8|        scalar|
|sum_4_out               |  out|   16|      ap_vld|                                sum_4_out|       pointer|
|sum_4_out_ap_vld        |  out|    1|      ap_vld|                                sum_4_out|       pointer|
+------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.12>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 10 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 11 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i13_i_i8"   --->   Operation 12 'read' 'conv_i_i13_i_i8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_output_9_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_9_reload"   --->   Operation 13 'read' 'layer2_output_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_output_8_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_8_reload"   --->   Operation 14 'read' 'layer2_output_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_output_7_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_7_reload"   --->   Operation 15 'read' 'layer2_output_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_output_6_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_6_reload"   --->   Operation 16 'read' 'layer2_output_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_output_5_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_5_reload"   --->   Operation 17 'read' 'layer2_output_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%layer2_output_4_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_4_reload"   --->   Operation 18 'read' 'layer2_output_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_output_3_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_3_reload"   --->   Operation 19 'read' 'layer2_output_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer2_output_2_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_2_reload"   --->   Operation 20 'read' 'layer2_output_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_output_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_1_reload"   --->   Operation 21 'read' 'layer2_output_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_output_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer2_output_reload"   --->   Operation 22 'read' 'layer2_output_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_i_i13_i_i8_cast = sext i16 %conv_i_i13_i_i8_read"   --->   Operation 23 'sext' 'conv_i_i13_i_i8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %i_3"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln0 = store i16 0, i16 %sum"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = load i4 %i_3" [nn.cpp:29->nn.cpp:82]   --->   Operation 27 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.77ns)   --->   "%icmp_ln29 = icmp_eq  i4 %i, i4 10" [nn.cpp:29->nn.cpp:82]   --->   Operation 28 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.77ns)   --->   "%add_ln29 = add i4 %i, i4 1" [nn.cpp:29->nn.cpp:82]   --->   Operation 29 'add' 'add_ln29' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.body8.i.split_ifconv, void %for.body24.i.preheader.exitStub" [nn.cpp:29->nn.cpp:82]   --->   Operation 30 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.86ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.10i16.i4, i16 %layer2_output_reload_read, i16 %layer2_output_1_reload_read, i16 %layer2_output_2_reload_read, i16 %layer2_output_3_reload_read, i16 %layer2_output_4_reload_read, i16 %layer2_output_5_reload_read, i16 %layer2_output_6_reload_read, i16 %layer2_output_7_reload_read, i16 %layer2_output_8_reload_read, i16 %layer2_output_9_reload_read, i4 %i" [nn.cpp:31->nn.cpp:82]   --->   Operation 31 'mux' 'tmp_1' <Predicate = (!icmp_ln29)> <Delay = 1.86> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i16 %tmp_1" [nn.cpp:31->nn.cpp:82]   --->   Operation 32 'sext' 'sext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.14ns)   --->   "%x = sub i17 %sext_ln31, i17 %conv_i_i13_i_i8_cast" [nn.cpp:31->nn.cpp:82]   --->   Operation 33 'sub' 'x' <Predicate = (!icmp_ln29)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_l_int = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 8, i32 11" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:192->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 34 'partselect' 'x_l_int' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i17 %x" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:194->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 35 'trunc' 'trunc_ln194' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_l_fract = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln194, i3 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:194->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 36 'bitconcatenate' 'x_l_fract' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 16" [nn.cpp:31->nn.cpp:82]   --->   Operation 37 'bitselect' 'tmp' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 11" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 38 'bitselect' 'tmp_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%overf = xor i1 %tmp, i1 %tmp_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 39 'xor' 'overf' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 12" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 40 'bitselect' 'tmp_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln202)   --->   "%xor_ln198 = xor i1 %tmp, i1 %tmp_3" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 41 'xor' 'xor_ln198' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 13" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 42 'bitselect' 'tmp_4' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln198_1 = xor i1 %tmp, i1 %tmp_4" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 43 'xor' 'xor_ln198_1' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 14" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 44 'bitselect' 'tmp_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%xor_ln198_2 = xor i1 %tmp, i1 %tmp_6" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 45 'xor' 'xor_ln198_2' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %x, i32 15" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 46 'bitselect' 'tmp_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%xor_ln198_3 = xor i1 %tmp, i1 %tmp_7" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:198->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 47 'xor' 'xor_ln198_3' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.77ns)   --->   "%icmp_ln202 = icmp_eq  i4 %x_l_int, i4 7" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 48 'icmp' 'icmp_ln202' <Predicate = (!icmp_ln29)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.12ns)   --->   "%icmp_ln202_1 = icmp_ugt  i11 %x_l_fract, i11 1280" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 49 'icmp' 'icmp_ln202_1' <Predicate = (!icmp_ln29)> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%and_ln202 = and i1 %icmp_ln202, i1 %icmp_ln202_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 50 'and' 'and_ln202' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %x, i32 7, i32 10" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:212->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 51 'partselect' 'tmp_5' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%x_msb_ind_2 = partselect i5 @_ssdm_op_PartSelect.i5.i17.i32.i32, i17 %x, i32 2, i32 6" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:214->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 52 'partselect' 'x_msb_ind_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln217 = trunc i17 %x" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:217->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 53 'trunc' 'trunc_ln217' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%x_lsb_ind = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln217, i3 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:217->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 54 'bitconcatenate' 'x_lsb_ind' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i5 %x_lsb_ind" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 55 'zext' 'zext_ln230' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%f_x_lsb_table_addr = getelementptr i11 %f_x_lsb_table, i64 0, i64 %zext_ln230" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 56 'getelementptr' 'f_x_lsb_table_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (2.15ns)   --->   "%f_x_lsb = load i5 %f_x_lsb_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 57 'load' 'f_x_lsb' <Predicate = (!icmp_ln29)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i5 %x_msb_ind_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 58 'zext' 'zext_ln245' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_table_addr = getelementptr i25 %exp_x_msb_2_m_1_table, i64 0, i64 %zext_ln245" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 59 'getelementptr' 'exp_x_msb_2_m_1_table_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (2.15ns)   --->   "%exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 60 'load' 'exp_x_msb_2_m_1' <Predicate = (!icmp_ln29)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202 = or i1 %xor_ln198, i1 %overf" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 61 'or' 'or_ln202' <Predicate = (!icmp_ln29)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_2)   --->   "%or_ln202_1 = or i1 %xor_ln198_1, i1 %xor_ln198_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 62 'or' 'or_ln202_1' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_2 = or i1 %or_ln202_1, i1 %or_ln202" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 63 'or' 'or_ln202_2' <Predicate = (!icmp_ln29)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_4)   --->   "%or_ln202_3 = or i1 %and_ln202, i1 %xor_ln198_3" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 64 'or' 'or_ln202_3' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_4 = or i1 %or_ln202_3, i1 %or_ln202_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 65 'or' 'or_ln202_4' <Predicate = (!icmp_ln29)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.86ns)   --->   "%switch_ln31 = switch i4 %i, void %arrayidx13.i52.case.9, i4 0, void %arrayidx13.i52.case.0, i4 1, void %arrayidx13.i52.case.1, i4 2, void %arrayidx13.i52.case.2, i4 3, void %arrayidx13.i52.case.3, i4 4, void %arrayidx13.i52.case.4, i4 5, void %arrayidx13.i52.case.5, i4 6, void %arrayidx13.i52.case.6, i4 7, void %arrayidx13.i52.case.7, i4 8, void %arrayidx13.i52.case.8" [nn.cpp:31->nn.cpp:82]   --->   Operation 66 'switch' 'switch_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.86>
ST_1 : Operation 67 [1/1] (1.61ns)   --->   "%store_ln29 = store i4 %add_ln29, i4 %i_3" [nn.cpp:29->nn.cpp:82]   --->   Operation 67 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 68 [1/2] (2.15ns)   --->   "%f_x_lsb = load i5 %f_x_lsb_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:230->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 68 'load' 'f_x_lsb' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_2 : Operation 69 [1/2] (2.15ns)   --->   "%exp_x_msb_2_m_1 = load i5 %exp_x_msb_2_m_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:245->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 69 'load' 'exp_x_msb_2_m_1' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%x_msb_ind_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 %tmp_5" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:212->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 70 'bitconcatenate' 'x_msb_ind_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%exp_x_lsb_m_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i2.i5.i11, i2 %trunc_ln217, i5 0, i11 %f_x_lsb" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:233->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 71 'bitconcatenate' 'exp_x_lsb_m_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i25 %exp_x_msb_2_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 72 'zext' 'zext_ln247' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i18 %exp_x_lsb_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 73 'zext' 'zext_ln247_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (6.77ns)   --->   "%f_x_msb_2_lsb = mul i43 %zext_ln247, i43 %zext_ln247_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:247->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 74 'mul' 'f_x_msb_2_lsb' <Predicate = (!or_ln202_4)> <Delay = 6.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %f_x_msb_2_lsb, i32 24, i32 42" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 75 'partselect' 'trunc_ln3' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i5 %x_msb_ind_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 76 'zext' 'zext_ln261' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_addr = getelementptr i25 %exp_x_msb_1_table, i64 0, i64 %zext_ln261" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 77 'getelementptr' 'exp_x_msb_1_table_addr' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (2.15ns)   --->   "%exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 78 'load' 'exp_x_msb_1' <Predicate = (!or_ln202_4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 4.70>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i19 %trunc_ln3" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 79 'zext' 'zext_ln249' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1, i2 %trunc_ln217, i5 0, i11 %f_x_lsb, i1 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 80 'bitconcatenate' 'shl_ln2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln249_1 = zext i19 %shl_ln2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 81 'zext' 'zext_ln249_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (2.25ns)   --->   "%add_ln249 = add i20 %zext_ln249_1, i20 %zext_ln249" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 82 'add' 'add_ln249' <Predicate = (!or_ln202_4)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln249_2 = zext i20 %add_ln249" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 83 'zext' 'zext_ln249_2' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (2.45ns)   --->   "%exp_x_msb_2_lsb_m_1 = add i25 %exp_x_msb_2_m_1, i25 %zext_ln249_2" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:249->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 84 'add' 'exp_x_msb_2_lsb_m_1' <Predicate = (!or_ln202_4)> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/2] (2.15ns)   --->   "%exp_x_msb_1 = load i5 %exp_x_msb_1_table_addr" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:261->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 85 'load' 'exp_x_msb_1' <Predicate = (!or_ln202_4)> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i25 %exp_x_msb_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 86 'zext' 'zext_ln262' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln262_1 = zext i25 %exp_x_msb_2_lsb_m_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 87 'zext' 'zext_ln262_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (6.77ns)   --->   "%y_lo = mul i50 %zext_ln262_1, i50 %zext_ln262" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:262->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 88 'mul' 'y_lo' <Predicate = (!or_ln202_4)> <Delay = 6.77> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%y_lo_s = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %y_lo, i32 25, i32 49" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:263->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 89 'partselect' 'y_lo_s' <Predicate = (!or_ln202_4)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.45>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [nn.cpp:30->nn.cpp:82]   --->   Operation 90 'specpipeline' 'specpipeline_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [nn.cpp:31->nn.cpp:82]   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [nn.cpp:29->nn.cpp:82]   --->   Operation 92 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y = xor i1 %tmp, i1 1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:203->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 93 'xor' 'y' <Predicate = (or_ln202_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%select_ln190 = select i1 %y, i22 4194303, i22 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:190->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 94 'select' 'select_ln190' <Predicate = (or_ln202_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (2.45ns)   --->   "%y_l = add i25 %exp_x_msb_1, i25 %y_lo_s" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:264->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 95 'add' 'y_l' <Predicate = (!or_ln202_4)> <Delay = 2.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node y_2)   --->   "%y_1 = partselect i22 @_ssdm_op_PartSelect.i22.i25.i32.i32, i25 %y_l, i32 3, i32 24" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:265->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 96 'partselect' 'y_1' <Predicate = (!or_ln202_4)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.11ns) (out node of the LUT)   --->   "%y_2 = select i1 %or_ln202_4, i22 %select_ln190, i22 %y_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:202->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 97 'select' 'y_2' <Predicate = true> <Delay = 1.11> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i2 @_ssdm_op_PartSelect.i2.i22.i32.i32, i22 %y_2, i32 20, i32 21" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 98 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.58ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_8, i2 0" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 99 'icmp' 'overf_1' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %y_2, i32 19" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 100 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%overf_2 = or i1 %tmp_9, i1 %overf_1" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:271->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 101 'or' 'overf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %y_2, i32 3, i32 18" [nn.cpp:31->nn.cpp:82]   --->   Operation 102 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.29ns) (out node of the LUT)   --->   "%select_ln274 = select i1 %overf_2, i16 65535, i16 %tmp_s" [/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/etc/hls_exp_apfixed.h:274->/eda/xilinx/Vitis_HLS/2023.1/common/technology/autopilot/hls_math.h:1190->nn.cpp:31->nn.cpp:82]   --->   Operation 103 'select' 'select_ln274' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_8, i16 %select_ln274" [nn.cpp:31->nn.cpp:82]   --->   Operation 104 'write' 'write_ln31' <Predicate = (i == 8)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.i52.exit" [nn.cpp:31->nn.cpp:82]   --->   Operation 105 'br' 'br_ln31' <Predicate = (i == 8)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_7, i16 %select_ln274" [nn.cpp:31->nn.cpp:82]   --->   Operation 106 'write' 'write_ln31' <Predicate = (i == 7)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.i52.exit" [nn.cpp:31->nn.cpp:82]   --->   Operation 107 'br' 'br_ln31' <Predicate = (i == 7)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_6, i16 %select_ln274" [nn.cpp:31->nn.cpp:82]   --->   Operation 108 'write' 'write_ln31' <Predicate = (i == 6)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.i52.exit" [nn.cpp:31->nn.cpp:82]   --->   Operation 109 'br' 'br_ln31' <Predicate = (i == 6)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_5, i16 %select_ln274" [nn.cpp:31->nn.cpp:82]   --->   Operation 110 'write' 'write_ln31' <Predicate = (i == 5)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.i52.exit" [nn.cpp:31->nn.cpp:82]   --->   Operation 111 'br' 'br_ln31' <Predicate = (i == 5)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_4, i16 %select_ln274" [nn.cpp:31->nn.cpp:82]   --->   Operation 112 'write' 'write_ln31' <Predicate = (i == 4)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.i52.exit" [nn.cpp:31->nn.cpp:82]   --->   Operation 113 'br' 'br_ln31' <Predicate = (i == 4)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_3, i16 %select_ln274" [nn.cpp:31->nn.cpp:82]   --->   Operation 114 'write' 'write_ln31' <Predicate = (i == 3)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.i52.exit" [nn.cpp:31->nn.cpp:82]   --->   Operation 115 'br' 'br_ln31' <Predicate = (i == 3)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_2, i16 %select_ln274" [nn.cpp:31->nn.cpp:82]   --->   Operation 116 'write' 'write_ln31' <Predicate = (i == 2)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.i52.exit" [nn.cpp:31->nn.cpp:82]   --->   Operation 117 'br' 'br_ln31' <Predicate = (i == 2)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_1, i16 %select_ln274" [nn.cpp:31->nn.cpp:82]   --->   Operation 118 'write' 'write_ln31' <Predicate = (i == 1)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.i52.exit" [nn.cpp:31->nn.cpp:82]   --->   Operation 119 'br' 'br_ln31' <Predicate = (i == 1)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_0, i16 %select_ln274" [nn.cpp:31->nn.cpp:82]   --->   Operation 120 'write' 'write_ln31' <Predicate = (i == 0)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.i52.exit" [nn.cpp:31->nn.cpp:82]   --->   Operation 121 'br' 'br_ln31' <Predicate = (i == 0)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %output_9, i16 %select_ln274" [nn.cpp:31->nn.cpp:82]   --->   Operation 122 'write' 'write_ln31' <Predicate = (i == 15) | (i == 14) | (i == 13) | (i == 12) | (i == 11) | (i == 10) | (i == 9)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln31 = br void %arrayidx13.i52.exit" [nn.cpp:31->nn.cpp:82]   --->   Operation 123 'br' 'br_ln31' <Predicate = (i == 15) | (i == 14) | (i == 13) | (i == 12) | (i == 11) | (i == 10) | (i == 9)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%sum_load = load i16 %sum"   --->   Operation 128 'load' 'sum_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_4_out, i16 %sum_load"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 130 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.75>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%sum_load_1 = load i16 %sum" [nn.cpp:32->nn.cpp:82]   --->   Operation 124 'load' 'sum_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (2.14ns)   --->   "%sum_4 = add i16 %select_ln274, i16 %sum_load_1" [nn.cpp:32->nn.cpp:82]   --->   Operation 125 'add' 'sum_4' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (1.61ns)   --->   "%store_ln29 = store i16 %sum_4, i16 %sum" [nn.cpp:29->nn.cpp:82]   --->   Operation 126 'store' 'store_ln29' <Predicate = true> <Delay = 1.61>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body8.i" [nn.cpp:29->nn.cpp:82]   --->   Operation 127 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer2_output_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer2_output_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_i_i13_i_i8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ f_x_lsb_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                         (alloca           ) [ 01111111]
i_3                         (alloca           ) [ 01000000]
conv_i_i13_i_i8_read        (read             ) [ 00000000]
layer2_output_9_reload_read (read             ) [ 00000000]
layer2_output_8_reload_read (read             ) [ 00000000]
layer2_output_7_reload_read (read             ) [ 00000000]
layer2_output_6_reload_read (read             ) [ 00000000]
layer2_output_5_reload_read (read             ) [ 00000000]
layer2_output_4_reload_read (read             ) [ 00000000]
layer2_output_3_reload_read (read             ) [ 00000000]
layer2_output_2_reload_read (read             ) [ 00000000]
layer2_output_1_reload_read (read             ) [ 00000000]
layer2_output_reload_read   (read             ) [ 00000000]
conv_i_i13_i_i8_cast        (sext             ) [ 00000000]
store_ln0                   (store            ) [ 00000000]
store_ln0                   (store            ) [ 00000000]
br_ln0                      (br               ) [ 00000000]
i                           (load             ) [ 01111110]
icmp_ln29                   (icmp             ) [ 01111110]
add_ln29                    (add              ) [ 00000000]
br_ln29                     (br               ) [ 00000000]
tmp_1                       (mux              ) [ 00000000]
sext_ln31                   (sext             ) [ 00000000]
x                           (sub              ) [ 00000000]
x_l_int                     (partselect       ) [ 00000000]
trunc_ln194                 (trunc            ) [ 00000000]
x_l_fract                   (bitconcatenate   ) [ 00000000]
tmp                         (bitselect        ) [ 01111110]
tmp_2                       (bitselect        ) [ 00000000]
overf                       (xor              ) [ 00000000]
tmp_3                       (bitselect        ) [ 00000000]
xor_ln198                   (xor              ) [ 00000000]
tmp_4                       (bitselect        ) [ 00000000]
xor_ln198_1                 (xor              ) [ 00000000]
tmp_6                       (bitselect        ) [ 00000000]
xor_ln198_2                 (xor              ) [ 00000000]
tmp_7                       (bitselect        ) [ 00000000]
xor_ln198_3                 (xor              ) [ 00000000]
icmp_ln202                  (icmp             ) [ 00000000]
icmp_ln202_1                (icmp             ) [ 00000000]
and_ln202                   (and              ) [ 00000000]
tmp_5                       (partselect       ) [ 01110000]
x_msb_ind_2                 (partselect       ) [ 00000000]
trunc_ln217                 (trunc            ) [ 01111000]
x_lsb_ind                   (bitconcatenate   ) [ 00000000]
zext_ln230                  (zext             ) [ 00000000]
f_x_lsb_table_addr          (getelementptr    ) [ 01100000]
zext_ln245                  (zext             ) [ 00000000]
exp_x_msb_2_m_1_table_addr  (getelementptr    ) [ 01100000]
or_ln202                    (or               ) [ 00000000]
or_ln202_1                  (or               ) [ 00000000]
or_ln202_2                  (or               ) [ 00000000]
or_ln202_3                  (or               ) [ 00000000]
or_ln202_4                  (or               ) [ 01111110]
switch_ln31                 (switch           ) [ 00000000]
store_ln29                  (store            ) [ 00000000]
f_x_lsb                     (load             ) [ 01011000]
exp_x_msb_2_m_1             (load             ) [ 01011000]
x_msb_ind_1                 (bitconcatenate   ) [ 00000000]
exp_x_lsb_m_1               (bitconcatenate   ) [ 00000000]
zext_ln247                  (zext             ) [ 00000000]
zext_ln247_1                (zext             ) [ 00000000]
f_x_msb_2_lsb               (mul              ) [ 00000000]
trunc_ln3                   (partselect       ) [ 01001000]
zext_ln261                  (zext             ) [ 00000000]
exp_x_msb_1_table_addr      (getelementptr    ) [ 01001000]
zext_ln249                  (zext             ) [ 00000000]
shl_ln2                     (bitconcatenate   ) [ 00000000]
zext_ln249_1                (zext             ) [ 00000000]
add_ln249                   (add              ) [ 00000000]
zext_ln249_2                (zext             ) [ 00000000]
exp_x_msb_2_lsb_m_1         (add              ) [ 01000100]
exp_x_msb_1                 (load             ) [ 01000110]
zext_ln262                  (zext             ) [ 00000000]
zext_ln262_1                (zext             ) [ 00000000]
y_lo                        (mul              ) [ 00000000]
y_lo_s                      (partselect       ) [ 01000010]
specpipeline_ln30           (specpipeline     ) [ 00000000]
speclooptripcount_ln31      (speclooptripcount) [ 00000000]
specloopname_ln29           (specloopname     ) [ 00000000]
y                           (xor              ) [ 00000000]
select_ln190                (select           ) [ 00000000]
y_l                         (add              ) [ 00000000]
y_1                         (partselect       ) [ 00000000]
y_2                         (select           ) [ 00000000]
tmp_8                       (partselect       ) [ 00000000]
overf_1                     (icmp             ) [ 00000000]
tmp_9                       (bitselect        ) [ 00000000]
overf_2                     (or               ) [ 00000000]
tmp_s                       (partselect       ) [ 00000000]
select_ln274                (select           ) [ 01000001]
write_ln31                  (write            ) [ 00000000]
br_ln31                     (br               ) [ 00000000]
write_ln31                  (write            ) [ 00000000]
br_ln31                     (br               ) [ 00000000]
write_ln31                  (write            ) [ 00000000]
br_ln31                     (br               ) [ 00000000]
write_ln31                  (write            ) [ 00000000]
br_ln31                     (br               ) [ 00000000]
write_ln31                  (write            ) [ 00000000]
br_ln31                     (br               ) [ 00000000]
write_ln31                  (write            ) [ 00000000]
br_ln31                     (br               ) [ 00000000]
write_ln31                  (write            ) [ 00000000]
br_ln31                     (br               ) [ 00000000]
write_ln31                  (write            ) [ 00000000]
br_ln31                     (br               ) [ 00000000]
write_ln31                  (write            ) [ 00000000]
br_ln31                     (br               ) [ 00000000]
write_ln31                  (write            ) [ 00000000]
br_ln31                     (br               ) [ 00000000]
sum_load_1                  (load             ) [ 00000000]
sum_4                       (add              ) [ 00000000]
store_ln29                  (store            ) [ 00000000]
br_ln29                     (br               ) [ 00000000]
sum_load                    (load             ) [ 00000000]
write_ln0                   (write            ) [ 00000000]
ret_ln0                     (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_9">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_9"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer2_output_reload">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_reload"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer2_output_1_reload">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_1_reload"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer2_output_2_reload">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_2_reload"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer2_output_3_reload">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_3_reload"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer2_output_4_reload">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_4_reload"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer2_output_5_reload">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_5_reload"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer2_output_6_reload">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_6_reload"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer2_output_7_reload">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_7_reload"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="layer2_output_8_reload">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_8_reload"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="layer2_output_9_reload">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_9_reload"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="conv_i_i13_i_i8">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i13_i_i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sum_4_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_4_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="f_x_lsb_table">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="exp_x_msb_2_m_1_table">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="exp_x_msb_1_table">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i16.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i2.i5.i11"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i2.i5.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="sum_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="conv_i_i13_i_i8_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i13_i_i8_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="layer2_output_9_reload_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_9_reload_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="layer2_output_8_reload_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_8_reload_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="layer2_output_7_reload_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="0"/>
<pin id="211" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_7_reload_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="layer2_output_6_reload_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_6_reload_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="layer2_output_5_reload_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="16" slack="0"/>
<pin id="223" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_5_reload_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="layer2_output_4_reload_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_4_reload_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="layer2_output_3_reload_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_3_reload_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="layer2_output_2_reload_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="16" slack="0"/>
<pin id="241" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_2_reload_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="layer2_output_1_reload_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_1_reload_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="layer2_output_reload_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer2_output_reload_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln31_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="0" index="2" bw="16" slack="0"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="write_ln31_write_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="0" index="2" bw="16" slack="0"/>
<pin id="267" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="write_ln31_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="16" slack="0"/>
<pin id="273" dir="0" index="2" bw="16" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="write_ln31_write_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="16" slack="0"/>
<pin id="280" dir="0" index="2" bw="16" slack="0"/>
<pin id="281" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="write_ln31_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="0" index="2" bw="16" slack="0"/>
<pin id="288" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="write_ln31_write_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="16" slack="0"/>
<pin id="294" dir="0" index="2" bw="16" slack="0"/>
<pin id="295" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="write_ln31_write_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="0" index="2" bw="16" slack="0"/>
<pin id="302" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="write_ln31_write_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="0" slack="0"/>
<pin id="307" dir="0" index="1" bw="16" slack="0"/>
<pin id="308" dir="0" index="2" bw="16" slack="0"/>
<pin id="309" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="write_ln31_write_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="0" index="2" bw="16" slack="0"/>
<pin id="316" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="write_ln31_write_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="0" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="0" index="2" bw="16" slack="0"/>
<pin id="323" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="write_ln0_write_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="0" index="2" bw="16" slack="0"/>
<pin id="330" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="f_x_lsb_table_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="5" slack="0"/>
<pin id="337" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_lsb_table_addr/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_lsb/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="exp_x_msb_2_m_1_table_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="25" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="0"/>
<pin id="350" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_2_m_1_table_addr/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="0"/>
<pin id="355" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_2_m_1/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="exp_x_msb_1_table_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="25" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_addr/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="y_lo_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="25" slack="0"/>
<pin id="374" dir="0" index="1" bw="25" slack="0"/>
<pin id="375" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="y_lo/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="conv_i_i13_i_i8_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_i13_i_i8_cast/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln0_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln0_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="0"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="i_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln29_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="0" index="1" bw="4" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln29_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="16" slack="0"/>
<pin id="408" dir="0" index="2" bw="16" slack="0"/>
<pin id="409" dir="0" index="3" bw="16" slack="0"/>
<pin id="410" dir="0" index="4" bw="16" slack="0"/>
<pin id="411" dir="0" index="5" bw="16" slack="0"/>
<pin id="412" dir="0" index="6" bw="16" slack="0"/>
<pin id="413" dir="0" index="7" bw="16" slack="0"/>
<pin id="414" dir="0" index="8" bw="16" slack="0"/>
<pin id="415" dir="0" index="9" bw="16" slack="0"/>
<pin id="416" dir="0" index="10" bw="16" slack="0"/>
<pin id="417" dir="0" index="11" bw="4" slack="0"/>
<pin id="418" dir="1" index="12" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln31_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="x_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="0" index="1" bw="16" slack="0"/>
<pin id="438" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="x_l_int_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="0"/>
<pin id="443" dir="0" index="1" bw="17" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="0" index="3" bw="5" slack="0"/>
<pin id="446" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_l_int/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="trunc_ln194_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="17" slack="0"/>
<pin id="453" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln194/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="x_l_fract_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="11" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_l_fract/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="17" slack="0"/>
<pin id="466" dir="0" index="2" bw="6" slack="0"/>
<pin id="467" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="17" slack="0"/>
<pin id="474" dir="0" index="2" bw="5" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="overf_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overf/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="17" slack="0"/>
<pin id="488" dir="0" index="2" bw="5" slack="0"/>
<pin id="489" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="xor_ln198_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_4_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="17" slack="0"/>
<pin id="502" dir="0" index="2" bw="5" slack="0"/>
<pin id="503" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="xor_ln198_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_1/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_6_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="17" slack="0"/>
<pin id="516" dir="0" index="2" bw="5" slack="0"/>
<pin id="517" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="xor_ln198_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_2/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_7_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="17" slack="0"/>
<pin id="530" dir="0" index="2" bw="5" slack="0"/>
<pin id="531" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="xor_ln198_3_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln198_3/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="icmp_ln202_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="4" slack="0"/>
<pin id="543" dir="0" index="1" bw="4" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln202_1_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="11" slack="0"/>
<pin id="549" dir="0" index="1" bw="11" slack="0"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202_1/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="and_ln202_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_5_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="4" slack="0"/>
<pin id="561" dir="0" index="1" bw="17" slack="0"/>
<pin id="562" dir="0" index="2" bw="4" slack="0"/>
<pin id="563" dir="0" index="3" bw="5" slack="0"/>
<pin id="564" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="x_msb_ind_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="17" slack="0"/>
<pin id="572" dir="0" index="2" bw="3" slack="0"/>
<pin id="573" dir="0" index="3" bw="4" slack="0"/>
<pin id="574" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="x_msb_ind_2/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln217_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="17" slack="0"/>
<pin id="581" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln217/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="x_lsb_ind_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="0"/>
<pin id="585" dir="0" index="1" bw="2" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_lsb_ind/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln230_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="0"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln230/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln245_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="5" slack="0"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln245/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="or_ln202_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="or_ln202_1_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_1/1 "/>
</bind>
</comp>

<comp id="613" class="1004" name="or_ln202_2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_2/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="or_ln202_3_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="1" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_3/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="or_ln202_4_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="0"/>
<pin id="627" dir="0" index="1" bw="1" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_4/1 "/>
</bind>
</comp>

<comp id="631" class="1004" name="store_ln29_store_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="0"/>
<pin id="633" dir="0" index="1" bw="4" slack="0"/>
<pin id="634" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="x_msb_ind_1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="2"/>
<pin id="639" dir="0" index="2" bw="4" slack="2"/>
<pin id="640" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_msb_ind_1/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="exp_x_lsb_m_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="18" slack="0"/>
<pin id="644" dir="0" index="1" bw="2" slack="2"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="0" index="3" bw="11" slack="1"/>
<pin id="647" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="exp_x_lsb_m_1/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln247_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="25" slack="1"/>
<pin id="652" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln247_1_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="18" slack="0"/>
<pin id="655" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln247_1/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="f_x_msb_2_lsb_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="25" slack="0"/>
<pin id="659" dir="0" index="1" bw="18" slack="0"/>
<pin id="660" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="f_x_msb_2_lsb/3 "/>
</bind>
</comp>

<comp id="663" class="1004" name="trunc_ln3_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="19" slack="0"/>
<pin id="665" dir="0" index="1" bw="43" slack="0"/>
<pin id="666" dir="0" index="2" bw="6" slack="0"/>
<pin id="667" dir="0" index="3" bw="7" slack="0"/>
<pin id="668" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln261_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="0"/>
<pin id="675" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln261/3 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln249_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="19" slack="1"/>
<pin id="680" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="shl_ln2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="19" slack="0"/>
<pin id="683" dir="0" index="1" bw="2" slack="3"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="0" index="3" bw="11" slack="2"/>
<pin id="686" dir="0" index="4" bw="1" slack="0"/>
<pin id="687" dir="1" index="5" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln249_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="19" slack="0"/>
<pin id="693" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_1/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln249_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="19" slack="0"/>
<pin id="697" dir="0" index="1" bw="19" slack="0"/>
<pin id="698" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln249/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="zext_ln249_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="20" slack="0"/>
<pin id="703" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln249_2/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="exp_x_msb_2_lsb_m_1_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="25" slack="2"/>
<pin id="707" dir="0" index="1" bw="20" slack="0"/>
<pin id="708" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_2_lsb_m_1/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln262_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="25" slack="1"/>
<pin id="712" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="zext_ln262_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="25" slack="1"/>
<pin id="716" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln262_1/5 "/>
</bind>
</comp>

<comp id="718" class="1004" name="y_lo_s_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="25" slack="0"/>
<pin id="720" dir="0" index="1" bw="50" slack="0"/>
<pin id="721" dir="0" index="2" bw="6" slack="0"/>
<pin id="722" dir="0" index="3" bw="7" slack="0"/>
<pin id="723" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="y_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="5"/>
<pin id="730" dir="0" index="1" bw="1" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/6 "/>
</bind>
</comp>

<comp id="733" class="1004" name="select_ln190_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="22" slack="0"/>
<pin id="736" dir="0" index="2" bw="22" slack="0"/>
<pin id="737" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln190/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="y_l_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="25" slack="2"/>
<pin id="743" dir="0" index="1" bw="25" slack="1"/>
<pin id="744" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l/6 "/>
</bind>
</comp>

<comp id="745" class="1004" name="y_1_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="22" slack="0"/>
<pin id="747" dir="0" index="1" bw="25" slack="0"/>
<pin id="748" dir="0" index="2" bw="3" slack="0"/>
<pin id="749" dir="0" index="3" bw="6" slack="0"/>
<pin id="750" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_1/6 "/>
</bind>
</comp>

<comp id="755" class="1004" name="y_2_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="5"/>
<pin id="757" dir="0" index="1" bw="22" slack="0"/>
<pin id="758" dir="0" index="2" bw="22" slack="0"/>
<pin id="759" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_2/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_8_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="0"/>
<pin id="764" dir="0" index="1" bw="22" slack="0"/>
<pin id="765" dir="0" index="2" bw="6" slack="0"/>
<pin id="766" dir="0" index="3" bw="6" slack="0"/>
<pin id="767" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="overf_1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="2" slack="0"/>
<pin id="774" dir="0" index="1" bw="2" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="overf_1/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_9_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="0"/>
<pin id="780" dir="0" index="1" bw="22" slack="0"/>
<pin id="781" dir="0" index="2" bw="6" slack="0"/>
<pin id="782" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="786" class="1004" name="overf_2_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overf_2/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_s_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="16" slack="0"/>
<pin id="794" dir="0" index="1" bw="22" slack="0"/>
<pin id="795" dir="0" index="2" bw="3" slack="0"/>
<pin id="796" dir="0" index="3" bw="6" slack="0"/>
<pin id="797" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="802" class="1004" name="select_ln274_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="1" slack="0"/>
<pin id="804" dir="0" index="1" bw="16" slack="0"/>
<pin id="805" dir="0" index="2" bw="16" slack="0"/>
<pin id="806" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274/6 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sum_load_1_load_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="16" slack="6"/>
<pin id="822" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/7 "/>
</bind>
</comp>

<comp id="823" class="1004" name="sum_4_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="1"/>
<pin id="825" dir="0" index="1" bw="16" slack="0"/>
<pin id="826" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_4/7 "/>
</bind>
</comp>

<comp id="828" class="1004" name="store_ln29_store_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="16" slack="0"/>
<pin id="830" dir="0" index="1" bw="16" slack="6"/>
<pin id="831" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/7 "/>
</bind>
</comp>

<comp id="833" class="1004" name="sum_load_load_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="16" slack="5"/>
<pin id="835" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/6 "/>
</bind>
</comp>

<comp id="837" class="1005" name="sum_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="16" slack="0"/>
<pin id="839" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="845" class="1005" name="i_3_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="4" slack="0"/>
<pin id="847" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="852" class="1005" name="i_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="4" slack="5"/>
<pin id="854" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="856" class="1005" name="icmp_ln29_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="1" slack="5"/>
<pin id="858" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="860" class="1005" name="tmp_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="2"/>
<pin id="862" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="866" class="1005" name="tmp_5_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="4" slack="2"/>
<pin id="868" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="871" class="1005" name="trunc_ln217_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="2" slack="2"/>
<pin id="873" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln217 "/>
</bind>
</comp>

<comp id="877" class="1005" name="f_x_lsb_table_addr_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="5" slack="1"/>
<pin id="879" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_table_addr "/>
</bind>
</comp>

<comp id="882" class="1005" name="exp_x_msb_2_m_1_table_addr_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="5" slack="1"/>
<pin id="884" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_table_addr "/>
</bind>
</comp>

<comp id="887" class="1005" name="or_ln202_4_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="2"/>
<pin id="889" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln202_4 "/>
</bind>
</comp>

<comp id="892" class="1005" name="f_x_lsb_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="11" slack="1"/>
<pin id="894" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb "/>
</bind>
</comp>

<comp id="898" class="1005" name="exp_x_msb_2_m_1_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="25" slack="1"/>
<pin id="900" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1 "/>
</bind>
</comp>

<comp id="904" class="1005" name="trunc_ln3_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="19" slack="1"/>
<pin id="906" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="909" class="1005" name="exp_x_msb_1_table_addr_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="5" slack="1"/>
<pin id="911" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_addr "/>
</bind>
</comp>

<comp id="914" class="1005" name="exp_x_msb_2_lsb_m_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="25" slack="1"/>
<pin id="916" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_lsb_m_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="exp_x_msb_1_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="25" slack="1"/>
<pin id="921" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1 "/>
</bind>
</comp>

<comp id="925" class="1005" name="y_lo_s_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="25" slack="1"/>
<pin id="927" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s "/>
</bind>
</comp>

<comp id="930" class="1005" name="select_ln274_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="16" slack="1"/>
<pin id="932" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln274 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="50" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="52" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="22" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="180" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="4" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="180" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="180" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="8" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="180" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="10" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="180" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="180" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="180" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="180" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="18" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="180" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="0" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="180" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="2" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="180" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="44" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="102" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="333" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="102" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="346" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="48" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="102" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="359" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="379"><net_src comp="190" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="54" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="56" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="58" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="390" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="419"><net_src comp="62" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="420"><net_src comp="250" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="421"><net_src comp="244" pin="2"/><net_sink comp="405" pin=2"/></net>

<net id="422"><net_src comp="238" pin="2"/><net_sink comp="405" pin=3"/></net>

<net id="423"><net_src comp="232" pin="2"/><net_sink comp="405" pin=4"/></net>

<net id="424"><net_src comp="226" pin="2"/><net_sink comp="405" pin=5"/></net>

<net id="425"><net_src comp="220" pin="2"/><net_sink comp="405" pin=6"/></net>

<net id="426"><net_src comp="214" pin="2"/><net_sink comp="405" pin=7"/></net>

<net id="427"><net_src comp="208" pin="2"/><net_sink comp="405" pin=8"/></net>

<net id="428"><net_src comp="202" pin="2"/><net_sink comp="405" pin=9"/></net>

<net id="429"><net_src comp="196" pin="2"/><net_sink comp="405" pin=10"/></net>

<net id="430"><net_src comp="390" pin="1"/><net_sink comp="405" pin=11"/></net>

<net id="434"><net_src comp="405" pin="12"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="376" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="64" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="435" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="66" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="68" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="454"><net_src comp="435" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="70" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="72" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="468"><net_src comp="74" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="435" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="76" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="476"><net_src comp="74" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="435" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="68" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="463" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="471" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="74" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="435" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="78" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="497"><net_src comp="463" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="485" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="504"><net_src comp="74" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="435" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="80" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="463" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="499" pin="3"/><net_sink comp="507" pin=1"/></net>

<net id="518"><net_src comp="74" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="435" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="82" pin="0"/><net_sink comp="513" pin=2"/></net>

<net id="525"><net_src comp="463" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="513" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="74" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="435" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="84" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="539"><net_src comp="463" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="527" pin="3"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="441" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="86" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="455" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="88" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="541" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="565"><net_src comp="64" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="435" pin="2"/><net_sink comp="559" pin=1"/></net>

<net id="567"><net_src comp="90" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="568"><net_src comp="92" pin="0"/><net_sink comp="559" pin=3"/></net>

<net id="575"><net_src comp="94" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="435" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="96" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="578"><net_src comp="98" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="582"><net_src comp="435" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="100" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="72" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="599"><net_src comp="569" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="605"><net_src comp="493" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="479" pin="2"/><net_sink comp="601" pin=1"/></net>

<net id="611"><net_src comp="507" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="521" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="607" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="601" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="553" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="535" pin="2"/><net_sink comp="619" pin=1"/></net>

<net id="629"><net_src comp="619" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="613" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="399" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="641"><net_src comp="116" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="648"><net_src comp="118" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="120" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="656"><net_src comp="642" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="650" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="653" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="669"><net_src comp="122" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="657" pin="2"/><net_sink comp="663" pin=1"/></net>

<net id="671"><net_src comp="124" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="672"><net_src comp="126" pin="0"/><net_sink comp="663" pin=3"/></net>

<net id="676"><net_src comp="636" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="688"><net_src comp="128" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="120" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="690"><net_src comp="130" pin="0"/><net_sink comp="681" pin=4"/></net>

<net id="694"><net_src comp="681" pin="5"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="691" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="678" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="704"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="709"><net_src comp="701" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="710" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="717"><net_src comp="714" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="724"><net_src comp="132" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="372" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="134" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="727"><net_src comp="136" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="732"><net_src comp="152" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="728" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="154" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="156" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="751"><net_src comp="158" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="741" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="753"><net_src comp="160" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="754"><net_src comp="124" pin="0"/><net_sink comp="745" pin=3"/></net>

<net id="760"><net_src comp="733" pin="3"/><net_sink comp="755" pin=1"/></net>

<net id="761"><net_src comp="745" pin="4"/><net_sink comp="755" pin=2"/></net>

<net id="768"><net_src comp="162" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="769"><net_src comp="755" pin="3"/><net_sink comp="762" pin=1"/></net>

<net id="770"><net_src comp="164" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="771"><net_src comp="166" pin="0"/><net_sink comp="762" pin=3"/></net>

<net id="776"><net_src comp="762" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="168" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="783"><net_src comp="170" pin="0"/><net_sink comp="778" pin=0"/></net>

<net id="784"><net_src comp="755" pin="3"/><net_sink comp="778" pin=1"/></net>

<net id="785"><net_src comp="172" pin="0"/><net_sink comp="778" pin=2"/></net>

<net id="790"><net_src comp="778" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="772" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="798"><net_src comp="174" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="755" pin="3"/><net_sink comp="792" pin=1"/></net>

<net id="800"><net_src comp="160" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="801"><net_src comp="176" pin="0"/><net_sink comp="792" pin=3"/></net>

<net id="807"><net_src comp="786" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="808"><net_src comp="178" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="809"><net_src comp="792" pin="4"/><net_sink comp="802" pin=2"/></net>

<net id="810"><net_src comp="802" pin="3"/><net_sink comp="256" pin=2"/></net>

<net id="811"><net_src comp="802" pin="3"/><net_sink comp="263" pin=2"/></net>

<net id="812"><net_src comp="802" pin="3"/><net_sink comp="270" pin=2"/></net>

<net id="813"><net_src comp="802" pin="3"/><net_sink comp="277" pin=2"/></net>

<net id="814"><net_src comp="802" pin="3"/><net_sink comp="284" pin=2"/></net>

<net id="815"><net_src comp="802" pin="3"/><net_sink comp="291" pin=2"/></net>

<net id="816"><net_src comp="802" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="817"><net_src comp="802" pin="3"/><net_sink comp="305" pin=2"/></net>

<net id="818"><net_src comp="802" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="819"><net_src comp="802" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="827"><net_src comp="820" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="832"><net_src comp="823" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="833" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="840"><net_src comp="182" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="844"><net_src comp="837" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="848"><net_src comp="186" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="855"><net_src comp="390" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="859"><net_src comp="393" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="463" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="869"><net_src comp="559" pin="4"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="874"><net_src comp="579" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="880"><net_src comp="333" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="885"><net_src comp="346" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="890"><net_src comp="625" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="895"><net_src comp="340" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="642" pin=3"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="681" pin=3"/></net>

<net id="901"><net_src comp="353" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="907"><net_src comp="663" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="912"><net_src comp="359" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="917"><net_src comp="705" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="922"><net_src comp="366" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="928"><net_src comp="718" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="933"><net_src comp="802" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="823" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {6 }
	Port: output_9 | {6 }
	Port: output_8 | {6 }
	Port: output_7 | {6 }
	Port: output_6 | {6 }
	Port: output_5 | {6 }
	Port: output_4 | {6 }
	Port: output_3 | {6 }
	Port: output_2 | {6 }
	Port: output_1 | {6 }
	Port: sum_4_out | {6 }
	Port: f_x_lsb_table | {}
	Port: exp_x_msb_2_m_1_table | {}
	Port: exp_x_msb_1_table | {}
 - Input state : 
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : output_0 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : output_9 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : output_8 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : output_7 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : output_6 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : output_5 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : output_4 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : output_3 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : output_2 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : output_1 | {}
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : layer2_output_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : layer2_output_1_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : layer2_output_2_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : layer2_output_3_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : layer2_output_4_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : layer2_output_5_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : layer2_output_6_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : layer2_output_7_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : layer2_output_8_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : layer2_output_9_reload | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : conv_i_i13_i_i8 | {1 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : f_x_lsb_table | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : exp_x_msb_2_m_1_table | {1 2 }
	Port: neural_network_Pipeline_VITIS_LOOP_29_2 : exp_x_msb_1_table | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i : 1
		icmp_ln29 : 2
		add_ln29 : 2
		br_ln29 : 3
		tmp_1 : 2
		sext_ln31 : 3
		x : 4
		x_l_int : 5
		trunc_ln194 : 5
		x_l_fract : 6
		tmp : 5
		tmp_2 : 5
		overf : 6
		tmp_3 : 5
		xor_ln198 : 6
		tmp_4 : 5
		xor_ln198_1 : 6
		tmp_6 : 5
		xor_ln198_2 : 6
		tmp_7 : 5
		xor_ln198_3 : 6
		icmp_ln202 : 6
		icmp_ln202_1 : 7
		and_ln202 : 8
		tmp_5 : 5
		x_msb_ind_2 : 5
		trunc_ln217 : 5
		x_lsb_ind : 6
		zext_ln230 : 7
		f_x_lsb_table_addr : 8
		f_x_lsb : 9
		zext_ln245 : 6
		exp_x_msb_2_m_1_table_addr : 7
		exp_x_msb_2_m_1 : 8
		or_ln202 : 6
		or_ln202_1 : 6
		or_ln202_2 : 6
		or_ln202_3 : 8
		or_ln202_4 : 8
		switch_ln31 : 2
		store_ln29 : 3
	State 2
	State 3
		zext_ln247_1 : 1
		f_x_msb_2_lsb : 2
		trunc_ln3 : 3
		zext_ln261 : 1
		exp_x_msb_1_table_addr : 2
		exp_x_msb_1 : 3
	State 4
		zext_ln249_1 : 1
		add_ln249 : 2
		zext_ln249_2 : 3
		exp_x_msb_2_lsb_m_1 : 4
	State 5
		y_lo : 1
		y_lo_s : 2
	State 6
		y_1 : 1
		y_2 : 2
		tmp_8 : 3
		overf_1 : 4
		tmp_9 : 3
		overf_2 : 5
		tmp_s : 3
		select_ln274 : 5
		write_ln31 : 6
		write_ln31 : 6
		write_ln31 : 6
		write_ln31 : 6
		write_ln31 : 6
		write_ln31 : 6
		write_ln31 : 6
		write_ln31 : 6
		write_ln31 : 6
		write_ln31 : 6
		write_ln0 : 1
	State 7
		sum_4 : 1
		store_ln29 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             add_ln29_fu_399             |    0    |    0    |    13   |
|          |             add_ln249_fu_695            |    0    |    0    |    26   |
|    add   |        exp_x_msb_2_lsb_m_1_fu_705       |    0    |    0    |    32   |
|          |                y_l_fu_741               |    0    |    0    |    32   |
|          |               sum_4_fu_823              |    0    |    0    |    23   |
|----------|-----------------------------------------|---------|---------|---------|
|    mul   |               y_lo_fu_372               |    2    |    0    |    48   |
|          |           f_x_msb_2_lsb_fu_657          |    1    |    0    |    48   |
|----------|-----------------------------------------|---------|---------|---------|
|          |           select_ln190_fu_733           |    0    |    0    |    22   |
|  select  |                y_2_fu_755               |    0    |    0    |    22   |
|          |           select_ln274_fu_802           |    0    |    0    |    16   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             icmp_ln29_fu_393            |    0    |    0    |    13   |
|   icmp   |            icmp_ln202_fu_541            |    0    |    0    |    13   |
|          |           icmp_ln202_1_fu_547           |    0    |    0    |    18   |
|          |              overf_1_fu_772             |    0    |    0    |    10   |
|----------|-----------------------------------------|---------|---------|---------|
|    mux   |               tmp_1_fu_405              |    0    |    0    |    41   |
|----------|-----------------------------------------|---------|---------|---------|
|    sub   |                 x_fu_435                |    0    |    0    |    23   |
|----------|-----------------------------------------|---------|---------|---------|
|          |               overf_fu_479              |    0    |    0    |    2    |
|          |             xor_ln198_fu_493            |    0    |    0    |    2    |
|    xor   |            xor_ln198_1_fu_507           |    0    |    0    |    2    |
|          |            xor_ln198_2_fu_521           |    0    |    0    |    2    |
|          |            xor_ln198_3_fu_535           |    0    |    0    |    2    |
|          |                 y_fu_728                |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             or_ln202_fu_601             |    0    |    0    |    2    |
|          |            or_ln202_1_fu_607            |    0    |    0    |    2    |
|    or    |            or_ln202_2_fu_613            |    0    |    0    |    2    |
|          |            or_ln202_3_fu_619            |    0    |    0    |    2    |
|          |            or_ln202_4_fu_625            |    0    |    0    |    2    |
|          |              overf_2_fu_786             |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|    and   |             and_ln202_fu_553            |    0    |    0    |    2    |
|----------|-----------------------------------------|---------|---------|---------|
|          |     conv_i_i13_i_i8_read_read_fu_190    |    0    |    0    |    0    |
|          | layer2_output_9_reload_read_read_fu_196 |    0    |    0    |    0    |
|          | layer2_output_8_reload_read_read_fu_202 |    0    |    0    |    0    |
|          | layer2_output_7_reload_read_read_fu_208 |    0    |    0    |    0    |
|          | layer2_output_6_reload_read_read_fu_214 |    0    |    0    |    0    |
|   read   | layer2_output_5_reload_read_read_fu_220 |    0    |    0    |    0    |
|          | layer2_output_4_reload_read_read_fu_226 |    0    |    0    |    0    |
|          | layer2_output_3_reload_read_read_fu_232 |    0    |    0    |    0    |
|          | layer2_output_2_reload_read_read_fu_238 |    0    |    0    |    0    |
|          | layer2_output_1_reload_read_read_fu_244 |    0    |    0    |    0    |
|          |  layer2_output_reload_read_read_fu_250  |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |         write_ln31_write_fu_256         |    0    |    0    |    0    |
|          |         write_ln31_write_fu_263         |    0    |    0    |    0    |
|          |         write_ln31_write_fu_270         |    0    |    0    |    0    |
|          |         write_ln31_write_fu_277         |    0    |    0    |    0    |
|          |         write_ln31_write_fu_284         |    0    |    0    |    0    |
|   write  |         write_ln31_write_fu_291         |    0    |    0    |    0    |
|          |         write_ln31_write_fu_298         |    0    |    0    |    0    |
|          |         write_ln31_write_fu_305         |    0    |    0    |    0    |
|          |         write_ln31_write_fu_312         |    0    |    0    |    0    |
|          |         write_ln31_write_fu_319         |    0    |    0    |    0    |
|          |          write_ln0_write_fu_326         |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   sext   |       conv_i_i13_i_i8_cast_fu_376       |    0    |    0    |    0    |
|          |             sext_ln31_fu_431            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |              x_l_int_fu_441             |    0    |    0    |    0    |
|          |               tmp_5_fu_559              |    0    |    0    |    0    |
|          |            x_msb_ind_2_fu_569           |    0    |    0    |    0    |
|partselect|             trunc_ln3_fu_663            |    0    |    0    |    0    |
|          |              y_lo_s_fu_718              |    0    |    0    |    0    |
|          |                y_1_fu_745               |    0    |    0    |    0    |
|          |               tmp_8_fu_762              |    0    |    0    |    0    |
|          |               tmp_s_fu_792              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln194_fu_451           |    0    |    0    |    0    |
|          |            trunc_ln217_fu_579           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |             x_l_fract_fu_455            |    0    |    0    |    0    |
|          |             x_lsb_ind_fu_583            |    0    |    0    |    0    |
|bitconcatenate|            x_msb_ind_1_fu_636           |    0    |    0    |    0    |
|          |           exp_x_lsb_m_1_fu_642          |    0    |    0    |    0    |
|          |              shl_ln2_fu_681             |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |                tmp_fu_463               |    0    |    0    |    0    |
|          |               tmp_2_fu_471              |    0    |    0    |    0    |
|          |               tmp_3_fu_485              |    0    |    0    |    0    |
| bitselect|               tmp_4_fu_499              |    0    |    0    |    0    |
|          |               tmp_6_fu_513              |    0    |    0    |    0    |
|          |               tmp_7_fu_527              |    0    |    0    |    0    |
|          |               tmp_9_fu_778              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |            zext_ln230_fu_591            |    0    |    0    |    0    |
|          |            zext_ln245_fu_596            |    0    |    0    |    0    |
|          |            zext_ln247_fu_650            |    0    |    0    |    0    |
|          |           zext_ln247_1_fu_653           |    0    |    0    |    0    |
|   zext   |            zext_ln261_fu_673            |    0    |    0    |    0    |
|          |            zext_ln249_fu_678            |    0    |    0    |    0    |
|          |           zext_ln249_1_fu_691           |    0    |    0    |    0    |
|          |           zext_ln249_2_fu_701           |    0    |    0    |    0    |
|          |            zext_ln262_fu_710            |    0    |    0    |    0    |
|          |           zext_ln262_1_fu_714           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    3    |    0    |   426   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        exp_x_msb_1_reg_919       |   25   |
|  exp_x_msb_1_table_addr_reg_909  |    5   |
|    exp_x_msb_2_lsb_m_1_reg_914   |   25   |
|      exp_x_msb_2_m_1_reg_898     |   25   |
|exp_x_msb_2_m_1_table_addr_reg_882|    5   |
|          f_x_lsb_reg_892         |   11   |
|    f_x_lsb_table_addr_reg_877    |    5   |
|            i_3_reg_845           |    4   |
|             i_reg_852            |    4   |
|         icmp_ln29_reg_856        |    1   |
|        or_ln202_4_reg_887        |    1   |
|       select_ln274_reg_930       |   16   |
|            sum_reg_837           |   16   |
|           tmp_5_reg_866          |    4   |
|            tmp_reg_860           |    1   |
|        trunc_ln217_reg_871       |    2   |
|         trunc_ln3_reg_904        |   19   |
|          y_lo_s_reg_925          |   25   |
+----------------------------------+--------+
|               Total              |   194  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_340 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_353 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_366 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||   4.83  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   426  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   194  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    4   |   194  |   453  |
+-----------+--------+--------+--------+--------+
