0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/decoder_38/decoder_38.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/decoder_38/decoder_38.srcs/sim_1/imports/decoder_38_origin_sources/testbench.v,1635942751,verilog,,,,testbench,,,,,,,,
C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/decoder_38/decoder_38.srcs/sources_1/imports/decoder_38_origin_sources/decoder_38.v,1635944930,verilog,,C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab1/decoder_38/decoder_38.srcs/sim_1/imports/decoder_38_origin_sources/testbench.v,,decoder_38,,,,,,,,
