library verilog;
use verilog.vl_types.all;
entity FSMProperties is
end FSMProperties;
