Original cmd-> /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/bin/perceptron-no-multi-no-ship-1core --warmup_instructions=1000000 --simulation_instructions=10000000 --config=/cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/config/nopref.ini --mail-type=BEGIN,END  -traces /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/traces/429.mcf-184B.champsimtrace.xz
*************************************************
   ChampSim Multicore Out-of-Order Simulator
   Last compiled: Nov 19 2024 20:10:11
*************************************************
parsing config file: /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/config/nopref.ini
unable to parse section: , name: mail-type, value: BEGIN,END

trace_0 /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/traces/429.mcf-184B.champsimtrace.xz
adding L2C_PREFETCHER: NONE
Initialize SHIP state
warmup_instructions 1000000
simulation_instructions 10000000
champsim_seed 223
measure_ipc 0
measure_ipc_epoch 1000
measure_dram_bw 1
measure_dram_bw_epoch 256
measure_cache_acc 1
measure_cache_acc_epoch 1024
l1d_perfect 0
l2c_perfect 0
llc_perfect 0
l1d_semi_perfect 0
l2c_semi_perfect 0
llc_semi_perfect 0
semi_perfect_cache_page_buffer_size 64

num_cpus 1
cpu_freq 4000
dram_io_freq 2400
page_size 4096
block_size 64
max_read_per_cycle 8
max_fill_per_cycle 1
dram_channels 1
log2_dram_channels 0
dram_ranks 1
dram_banks 8
dram_rows 65536
dram_columns 128
dram_row_size 8
dram_size 4096
dram_pages 1048576

fetch_width 6
decode_width 6
exec_width 4
lq_width 2
sq_width 2
retire_width 4
scheduler_size 128
branch_mispredict_penalty 20
rob_size 256
lq_size 72
sq_size 56
num_instr_destinations_sparc 4
num_instr_destinations 2
num_instr_sources 4

itlb_set 16
itlb_way 8
itlb_rq_size 16
itlb_wq_size 16
itlb_pq_size 0
itlb_mshr_size 8
itlb_latency 1

dtlb_set 16
dtlb_way 4
dtlb_rq_size 16
dtlb_wq_size 16
dtlb_pq_size 0
dtlb_mshr_size 8
dtlb_latency 1

stlb_set 128
stlb_way 12
stlb_rq_size 32
stlb_wq_size 32
stlb_pq_size 0
stlb_mshr_size 16
stlb_latency 8

l1i_size 32
l1i_set 64
l1i_way 8
l1i_rq_size 64
l1i_wq_size 64
l1i_pq_size 8
l1i_mshr_size 8
l1i_latency 1

l1d_size 32
l1d_set 64
l1d_way 8
l1d_rq_size 64
l1d_wq_size 64
l1d_pq_size 8
l1d_mshr_size 16
l1d_latency 4

l2c_size 256
l2c_set 512
l2c_way 8
l2c_rq_size 32
l2c_wq_size 32
l2c_pq_size 32
l2c_mshr_size 32
l2c_latency 10

llc_size 2048
llc_set 2048
llc_way 16
llc_rq_size 32
llc_wq_size 32
llc_pq_size 32
llc_mshr_size 64
llc_latency 20

dram_channel_width 8
dram_wq_size 64
dram_rq_size 64
tRP 15
tRCD 15
tCAS 12.5
dram_dbus_turn_around_time 30
dram_write_high_wm 56
dram_write_low_wm 48
min_dram_writes_per_switch 16
dram_mtps 2400
dram_dbus_return_time 13


Heartbeat CPU  0 instructions:    1000000 cycles:    1115492 heartbeat IPC: 0.89647 cumulative IPC: 0.89647 (Simulation time: 0 hr 0 min 1 sec) 

Warmup complete CPU  0 instructions:    1000004 cycles:    1115493 (Simulation time: 0 hr 0 min 1 sec) 

Heartbeat CPU  0 instructions:    2000000 cycles:   13959478 heartbeat IPC: 0.07786 cumulative IPC: 0.07786 (Simulation time: 0 hr 0 min 4 sec) 
Heartbeat CPU  0 instructions:    3000000 cycles:   26178539 heartbeat IPC: 0.08184 cumulative IPC: 0.07980 (Simulation time: 0 hr 0 min 8 sec) 
Heartbeat CPU  0 instructions:    4000000 cycles:   40153267 heartbeat IPC: 0.07156 cumulative IPC: 0.07685 (Simulation time: 0 hr 0 min 11 sec) 
Heartbeat CPU  0 instructions:    5000001 cycles:   57122578 heartbeat IPC: 0.05893 cumulative IPC: 0.07142 (Simulation time: 0 hr 0 min 16 sec) 
Heartbeat CPU  0 instructions:    6000000 cycles:   71546027 heartbeat IPC: 0.06933 cumulative IPC: 0.07099 (Simulation time: 0 hr 0 min 19 sec) 
Heartbeat CPU  0 instructions:    7000001 cycles:   85536501 heartbeat IPC: 0.07148 cumulative IPC: 0.07107 (Simulation time: 0 hr 0 min 22 sec) 
Heartbeat CPU  0 instructions:    8000000 cycles:   99099208 heartbeat IPC: 0.07373 cumulative IPC: 0.07144 (Simulation time: 0 hr 0 min 26 sec) 
Heartbeat CPU  0 instructions:    9000001 cycles:  113039816 heartbeat IPC: 0.07173 cumulative IPC: 0.07148 (Simulation time: 0 hr 0 min 29 sec) 
Heartbeat CPU  0 instructions:   10000002 cycles:  126188927 heartbeat IPC: 0.07605 cumulative IPC: 0.07196 (Simulation time: 0 hr 0 min 32 sec) 
Heartbeat CPU  0 instructions:   11000000 cycles:  139584440 heartbeat IPC: 0.07465 cumulative IPC: 0.07222 (Simulation time: 0 hr 0 min 35 sec) 
Finished CPU 0 instructions: 10000000 cycles: 138468967 cumulative IPC: 0.07222 (Simulation time: 0 hr 0 min 35 sec) 

ChampSim completed all CPUs

[ROI Statistics]
Core_0_instructions 10000000
Core_0_cycles 138468967
Core_0_IPC 0.07222

Core_0_branch_prediction_accuracy 92.00938
Core_0_branch_MPKI 19.09479
Core_0_average_ROB_occupancy_at_mispredict 49.72951

Core_0_L1D_total_access 2265918
Core_0_L1D_total_hit 879896
Core_0_L1D_total_miss 1386022
Core_0_L1D_loads 2097691
Core_0_L1D_load_hit 720662
Core_0_L1D_load_miss 1377029
Core_0_L1D_RFOs 168227
Core_0_L1D_RFO_hit 159234
Core_0_L1D_RFO_miss 8993
Core_0_L1D_prefetches 0
Core_0_L1D_prefetch_hit 0
Core_0_L1D_prefetch_miss 0
Core_0_L1D_writebacks 0
Core_0_L1D_writeback_hit 0
Core_0_L1D_writeback_miss 0
Core_0_L1D_prefetch_requested 0
Core_0_L1D_prefetch_dropped 0
Core_0_L1D_prefetch_issued 0
Core_0_L1D_prefetch_filled 0
Core_0_L1D_prefetch_useful 0
Core_0_L1D_prefetch_useless 0
Core_0_L1D_prefetch_late 0
Core_0_L1D_average_miss_latency 170.57128

Core_0_L1D_rq_access 3168555
Core_0_L1D_rq_forward 0
Core_0_L1D_rq_merged 1066229
Core_0_L1D_rq_to_cache 2102326
Core_0_L1D_rq_full 0

Core_0_L1D_wq_access 179737
Core_0_L1D_wq_forward 0
Core_0_L1D_wq_merged 10573
Core_0_L1D_wq_to_cache 169164
Core_0_L1D_wq_full 0

Core_0_L1D_pq_access 0
Core_0_L1D_pq_forward 0
Core_0_L1D_pq_merged 0
Core_0_L1D_pq_to_cache 0
Core_0_L1D_pq_full 0

Core_0_L1D_acc_epochs 130167
Core_0_L1D_acc_level_0 130167
Core_0_L1D_acc_level_1 0
Core_0_L1D_acc_level_2 0
Core_0_L1D_acc_level_3 0
Core_0_L1D_acc_level_4 0
Core_0_L1D_acc_level_5 0
Core_0_L1D_acc_level_6 0
Core_0_L1D_acc_level_7 0
Core_0_L1D_acc_level_8 0
Core_0_L1D_acc_level_9 0

Core_0_L1I_total_access 1926759
Core_0_L1I_total_hit 1926756
Core_0_L1I_total_miss 3
Core_0_L1I_loads 1926759
Core_0_L1I_load_hit 1926756
Core_0_L1I_load_miss 3
Core_0_L1I_RFOs 0
Core_0_L1I_RFO_hit 0
Core_0_L1I_RFO_miss 0
Core_0_L1I_prefetches 0
Core_0_L1I_prefetch_hit 0
Core_0_L1I_prefetch_miss 0
Core_0_L1I_writebacks 0
Core_0_L1I_writeback_hit 0
Core_0_L1I_writeback_miss 0
Core_0_L1I_prefetch_requested 0
Core_0_L1I_prefetch_dropped 0
Core_0_L1I_prefetch_issued 0
Core_0_L1I_prefetch_filled 0
Core_0_L1I_prefetch_useful 0
Core_0_L1I_prefetch_useless 0
Core_0_L1I_prefetch_late 0
Core_0_L1I_average_miss_latency 203.66667

Core_0_L1I_rq_access 10000002
Core_0_L1I_rq_forward 0
Core_0_L1I_rq_merged 8073242
Core_0_L1I_rq_to_cache 1926760
Core_0_L1I_rq_full 0

Core_0_L1I_wq_access 0
Core_0_L1I_wq_forward 0
Core_0_L1I_wq_merged 0
Core_0_L1I_wq_to_cache 0
Core_0_L1I_wq_full 0

Core_0_L1I_pq_access 0
Core_0_L1I_pq_forward 0
Core_0_L1I_pq_merged 0
Core_0_L1I_pq_to_cache 0
Core_0_L1I_pq_full 0

Core_0_L1I_acc_epochs 130167
Core_0_L1I_acc_level_0 130167
Core_0_L1I_acc_level_1 0
Core_0_L1I_acc_level_2 0
Core_0_L1I_acc_level_3 0
Core_0_L1I_acc_level_4 0
Core_0_L1I_acc_level_5 0
Core_0_L1I_acc_level_6 0
Core_0_L1I_acc_level_7 0
Core_0_L1I_acc_level_8 0
Core_0_L1I_acc_level_9 0

Core_0_L2C_total_access 1474117
Core_0_L2C_total_hit 360370
Core_0_L2C_total_miss 1113747
Core_0_L2C_loads 1377031
Core_0_L2C_load_hit 269626
Core_0_L2C_load_miss 1107405
Core_0_L2C_RFOs 8993
Core_0_L2C_RFO_hit 2652
Core_0_L2C_RFO_miss 6341
Core_0_L2C_prefetches 0
Core_0_L2C_prefetch_hit 0
Core_0_L2C_prefetch_miss 0
Core_0_L2C_writebacks 88093
Core_0_L2C_writeback_hit 88092
Core_0_L2C_writeback_miss 1
Core_0_L2C_prefetch_requested 0
Core_0_L2C_prefetch_dropped 0
Core_0_L2C_prefetch_issued 0
Core_0_L2C_prefetch_filled 0
Core_0_L2C_prefetch_useful 0
Core_0_L2C_prefetch_useless 0
Core_0_L2C_prefetch_late 0
Core_0_L2C_average_miss_latency 193.29206

Core_0_L2C_rq_access 1386025
Core_0_L2C_rq_forward 0
Core_0_L2C_rq_merged 0
Core_0_L2C_rq_to_cache 1386024
Core_0_L2C_rq_full 0

Core_0_L2C_wq_access 88093
Core_0_L2C_wq_forward 1
Core_0_L2C_wq_merged 0
Core_0_L2C_wq_to_cache 88093
Core_0_L2C_wq_full 0

Core_0_L2C_pq_access 0
Core_0_L2C_pq_forward 0
Core_0_L2C_pq_merged 0
Core_0_L2C_pq_to_cache 0
Core_0_L2C_pq_full 0

Core_0_L2C_acc_epochs 130167
Core_0_L2C_acc_level_0 130167
Core_0_L2C_acc_level_1 0
Core_0_L2C_acc_level_2 0
Core_0_L2C_acc_level_3 0
Core_0_L2C_acc_level_4 0
Core_0_L2C_acc_level_5 0
Core_0_L2C_acc_level_6 0
Core_0_L2C_acc_level_7 0
Core_0_L2C_acc_level_8 0
Core_0_L2C_acc_level_9 0

Core_0_LLC_total_access 1189642
Core_0_LLC_total_hit 613048
Core_0_LLC_total_miss 576594
Core_0_LLC_loads 1107404
Core_0_LLC_load_hit 562840
Core_0_LLC_load_miss 544564
Core_0_LLC_RFOs 6341
Core_0_LLC_RFO_hit 2522
Core_0_LLC_RFO_miss 3819
Core_0_LLC_prefetches 0
Core_0_LLC_prefetch_hit 0
Core_0_LLC_prefetch_miss 0
Core_0_LLC_writebacks 75897
Core_0_LLC_writeback_hit 47686
Core_0_LLC_writeback_miss 28211
Core_0_LLC_prefetch_requested 0
Core_0_LLC_prefetch_dropped 0
Core_0_LLC_prefetch_issued 0
Core_0_LLC_prefetch_filled 0
Core_0_LLC_prefetch_useful 0
Core_0_LLC_prefetch_useless 0
Core_0_LLC_prefetch_late 0
Core_0_LLC_average_miss_latency 313.96259

Core_0_LLC_rq_access 1113746
Core_0_LLC_rq_forward 0
Core_0_LLC_rq_merged 0
Core_0_LLC_rq_to_cache 1113745
Core_0_LLC_rq_full 0

Core_0_LLC_wq_access 75897
Core_0_LLC_wq_forward 1
Core_0_LLC_wq_merged 0
Core_0_LLC_wq_to_cache 75897
Core_0_LLC_wq_full 0

Core_0_LLC_pq_access 0
Core_0_LLC_pq_forward 0
Core_0_LLC_pq_merged 0
Core_0_LLC_pq_to_cache 0
Core_0_LLC_pq_full 0

Core_0_LLC_acc_epochs 136313
Core_0_LLC_acc_level_0 136313
Core_0_LLC_acc_level_1 0
Core_0_LLC_acc_level_2 0
Core_0_LLC_acc_level_3 0
Core_0_LLC_acc_level_4 0
Core_0_LLC_acc_level_5 0
Core_0_LLC_acc_level_6 0
Core_0_LLC_acc_level_7 0
Core_0_LLC_acc_level_8 0
Core_0_LLC_acc_level_9 0

Core_0_major_page_fault 0
Core_0_minor_page_fault 31919

Channel_0_RQ_row_buffer_hit 7167
Channel_0_RQ_row_buffer_miss 541215
Channel_0_WQ_row_buffer_hit 9433
Channel_0_WQ_row_buffer_miss 25680
Channel_0_WQ_full 0
Channel_0_dbus_congested 41330

avg_congested_cycle 10

DRAM_bw_pochs 545252
DRAM_bw_level_0 520629
DRAM_bw_level_1 24623
DRAM_bw_level_2 0
DRAM_bw_level_3 0
