// Seed: 2522904746
module module_0 ();
  logic id_1;
  logic id_2;
  ;
  logic [7:0][1] id_3;
  logic id_4;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1,
    output supply0 id_2,
    output wand id_3,
    input wire id_4,
    input tri0 id_5
);
  xor primCall (id_0, id_4, id_5);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout reg id_1;
  assign id_1 = id_1;
  assign id_1 = -1'b0;
  wire id_3;
  localparam id_4 = 1'b0 == 1;
  initial
    if (1) begin : LABEL_0
      id_1 <= id_3;
    end
  module_0 modCall_1 ();
  wire id_5;
endmodule
