Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4ac75963b91a479aafd12117888a69d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot syn_fifo_tb_func_synth xil_defaultlib.syn_fifo_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <fifo_sync> not found while processing module instance <fifo_inst> [E:/Project/Doing/ProgrammingExercise/HDLBits/00-MyPractice/syn_FIFO/syn_FIFO.srcs/sim_1/new/syn_fifo_tb.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
