Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 15:35:30 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.738        0.000                      0                 1063        0.146        0.000                      0                 1063        3.000        0.000                       0                   378  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.738        0.000                      0                 1063        0.146        0.000                      0                 1063        3.000        0.000                       0                   378  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.738ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/otmp0__0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.383ns (25.159%)  route 4.114ns (74.841%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.973     0.973    fsm6/clk
    SLICE_X42Y61         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm6/out_reg[0]/Q
                         net (fo=9, routed)           0.625     2.116    fsm6/fsm6_out[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.150     2.266 f  fsm6/out[31]_i_6__1/O
                         net (fo=7, routed)           0.504     2.770    fsm5/out_reg[1]_3
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.348     3.118 f  fsm5/C_addr0[3]_INST_0_i_4/O
                         net (fo=3, routed)           0.735     3.853    fsm1/out_reg[0]_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.977 r  fsm1/C_addr0[3]_INST_0_i_1/O
                         net (fo=76, routed)          0.671     4.647    fsm0/out_reg[0]_2
    SLICE_X36Y61         LUT4 (Prop_lut4_I3_O)        0.124     4.771 r  fsm0/C_write_data[31]_INST_0_i_1/O
                         net (fo=97, routed)          0.856     5.627    fsm0/beta_addr01
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.119     5.746 r  fsm0/otmp0_i_28/O
                         net (fo=2, routed)           0.724     6.470    mult0/mult0_right[4]
    DSP48_X2Y22          DSP48E1                                      r  mult0/otmp0__0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=380, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y22          DSP48E1                                      r  mult0/otmp0__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.681     7.208    mult0/otmp0__0
  -------------------------------------------------------------------
                         required time                          7.208    
                         arrival time                          -6.470    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/otmp0__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.381ns (25.170%)  route 4.106ns (74.830%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.973     0.973    fsm6/clk
    SLICE_X42Y61         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm6/out_reg[0]/Q
                         net (fo=9, routed)           0.625     2.116    fsm6/fsm6_out[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.150     2.266 f  fsm6/out[31]_i_6__1/O
                         net (fo=7, routed)           0.504     2.770    fsm5/out_reg[1]_3
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.348     3.118 f  fsm5/C_addr0[3]_INST_0_i_4/O
                         net (fo=3, routed)           0.735     3.853    fsm1/out_reg[0]_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.977 r  fsm1/C_addr0[3]_INST_0_i_1/O
                         net (fo=76, routed)          0.671     4.647    fsm0/out_reg[0]_2
    SLICE_X36Y61         LUT4 (Prop_lut4_I3_O)        0.124     4.771 r  fsm0/C_write_data[31]_INST_0_i_1/O
                         net (fo=97, routed)          0.852     5.623    fsm0/beta_addr01
    SLICE_X36Y60         LUT2 (Prop_lut2_I1_O)        0.117     5.740 r  fsm0/otmp0_i_27/O
                         net (fo=2, routed)           0.719     6.460    mult0/mult0_right[5]
    DSP48_X2Y22          DSP48E1                                      r  mult0/otmp0__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=380, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y22          DSP48E1                                      r  mult0/otmp0__0/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y22          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.657     7.232    mult0/otmp0__0
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -6.460    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 fsm6/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/otmp_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.455ns  (logic 1.381ns (25.318%)  route 4.074ns (74.682%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.973     0.973    fsm6/clk
    SLICE_X42Y61         FDRE                                         r  fsm6/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm6/out_reg[0]/Q
                         net (fo=9, routed)           0.625     2.116    fsm6/fsm6_out[0]
    SLICE_X42Y62         LUT3 (Prop_lut3_I2_O)        0.150     2.266 f  fsm6/out[31]_i_6__1/O
                         net (fo=7, routed)           0.504     2.770    fsm5/out_reg[1]_3
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.348     3.118 f  fsm5/C_addr0[3]_INST_0_i_4/O
                         net (fo=3, routed)           0.735     3.853    fsm1/out_reg[0]_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I0_O)        0.124     3.977 r  fsm1/C_addr0[3]_INST_0_i_1/O
                         net (fo=76, routed)          0.671     4.647    fsm0/out_reg[0]_2
    SLICE_X36Y61         LUT4 (Prop_lut4_I3_O)        0.124     4.771 r  fsm0/C_write_data[31]_INST_0_i_1/O
                         net (fo=97, routed)          1.133     5.905    fsm0/beta_addr01
    SLICE_X36Y56         LUT2 (Prop_lut2_I1_O)        0.117     6.022 r  fsm0/otmp_reg_i_10/O
                         net (fo=1, routed)           0.406     6.428    mult0/mult0_right[22]
    DSP48_X2Y23          DSP48E1                                      r  mult0/otmp_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=380, unset)          0.924     7.924    mult0/clk
    DSP48_X2Y23          DSP48E1                                      r  mult0/otmp_reg/CLK
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    DSP48_X2Y23          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.657     7.232    mult0/otmp_reg
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 fsm1/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 1.071ns (19.790%)  route 4.341ns (80.210%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y67         FDRE                                         r  fsm1/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[17]/Q
                         net (fo=3, routed)           0.813     2.242    fsm1/fsm1_out[17]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.366 r  fsm1/C_addr0[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.648     3.014    fsm1/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.124     3.138 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.755     3.893    fsm1/C_addr0[3]_INST_0_i_5_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.017 f  fsm1/out[31]_i_8__1/O
                         net (fo=65, routed)          0.717     4.734    fsm1/out[31]_i_8__1_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.858 r  fsm1/out[31]_i_2__0/O
                         net (fo=33, routed)          0.624     5.482    fsm1/fsm1_write_en
    SLICE_X42Y64         LUT2 (Prop_lut2_I1_O)        0.119     5.601 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.784     6.385    fsm1/out[31]_i_1_n_0
    SLICE_X43Y70         FDRE                                         r  fsm1/out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=380, unset)          0.924     7.924    fsm1/clk
    SLICE_X43Y70         FDRE                                         r  fsm1/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y70         FDRE (Setup_fdre_C_R)       -0.660     7.229    fsm1/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.229    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 fsm1/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 1.071ns (19.790%)  route 4.341ns (80.210%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y67         FDRE                                         r  fsm1/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[17]/Q
                         net (fo=3, routed)           0.813     2.242    fsm1/fsm1_out[17]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.366 r  fsm1/C_addr0[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.648     3.014    fsm1/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.124     3.138 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.755     3.893    fsm1/C_addr0[3]_INST_0_i_5_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.017 f  fsm1/out[31]_i_8__1/O
                         net (fo=65, routed)          0.717     4.734    fsm1/out[31]_i_8__1_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.858 r  fsm1/out[31]_i_2__0/O
                         net (fo=33, routed)          0.624     5.482    fsm1/fsm1_write_en
    SLICE_X42Y64         LUT2 (Prop_lut2_I1_O)        0.119     5.601 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.784     6.385    fsm1/out[31]_i_1_n_0
    SLICE_X43Y70         FDRE                                         r  fsm1/out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=380, unset)          0.924     7.924    fsm1/clk
    SLICE_X43Y70         FDRE                                         r  fsm1/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y70         FDRE (Setup_fdre_C_R)       -0.660     7.229    fsm1/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.229    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 fsm1/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 1.071ns (19.790%)  route 4.341ns (80.210%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y67         FDRE                                         r  fsm1/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[17]/Q
                         net (fo=3, routed)           0.813     2.242    fsm1/fsm1_out[17]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.366 r  fsm1/C_addr0[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.648     3.014    fsm1/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.124     3.138 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.755     3.893    fsm1/C_addr0[3]_INST_0_i_5_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.017 f  fsm1/out[31]_i_8__1/O
                         net (fo=65, routed)          0.717     4.734    fsm1/out[31]_i_8__1_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.858 r  fsm1/out[31]_i_2__0/O
                         net (fo=33, routed)          0.624     5.482    fsm1/fsm1_write_en
    SLICE_X42Y64         LUT2 (Prop_lut2_I1_O)        0.119     5.601 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.784     6.385    fsm1/out[31]_i_1_n_0
    SLICE_X43Y70         FDRE                                         r  fsm1/out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=380, unset)          0.924     7.924    fsm1/clk
    SLICE_X43Y70         FDRE                                         r  fsm1/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y70         FDRE (Setup_fdre_C_R)       -0.660     7.229    fsm1/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.229    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 fsm1/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.412ns  (logic 1.071ns (19.790%)  route 4.341ns (80.210%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y67         FDRE                                         r  fsm1/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[17]/Q
                         net (fo=3, routed)           0.813     2.242    fsm1/fsm1_out[17]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.366 r  fsm1/C_addr0[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.648     3.014    fsm1/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.124     3.138 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.755     3.893    fsm1/C_addr0[3]_INST_0_i_5_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.017 f  fsm1/out[31]_i_8__1/O
                         net (fo=65, routed)          0.717     4.734    fsm1/out[31]_i_8__1_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.858 r  fsm1/out[31]_i_2__0/O
                         net (fo=33, routed)          0.624     5.482    fsm1/fsm1_write_en
    SLICE_X42Y64         LUT2 (Prop_lut2_I1_O)        0.119     5.601 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.784     6.385    fsm1/out[31]_i_1_n_0
    SLICE_X43Y70         FDRE                                         r  fsm1/out_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=380, unset)          0.924     7.924    fsm1/clk
    SLICE_X43Y70         FDRE                                         r  fsm1/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y70         FDRE (Setup_fdre_C_R)       -0.660     7.229    fsm1/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.229    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 fsm1/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 1.071ns (19.844%)  route 4.326ns (80.156%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y67         FDRE                                         r  fsm1/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[17]/Q
                         net (fo=3, routed)           0.813     2.242    fsm1/fsm1_out[17]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.366 r  fsm1/C_addr0[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.648     3.014    fsm1/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.124     3.138 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.755     3.893    fsm1/C_addr0[3]_INST_0_i_5_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.017 f  fsm1/out[31]_i_8__1/O
                         net (fo=65, routed)          0.717     4.734    fsm1/out[31]_i_8__1_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.858 r  fsm1/out[31]_i_2__0/O
                         net (fo=33, routed)          0.624     5.482    fsm1/fsm1_write_en
    SLICE_X42Y64         LUT2 (Prop_lut2_I1_O)        0.119     5.601 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.769     6.370    fsm1/out[31]_i_1_n_0
    SLICE_X43Y69         FDRE                                         r  fsm1/out_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=380, unset)          0.924     7.924    fsm1/clk
    SLICE_X43Y69         FDRE                                         r  fsm1/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y69         FDRE (Setup_fdre_C_R)       -0.660     7.229    fsm1/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.229    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 fsm1/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 1.071ns (19.844%)  route 4.326ns (80.156%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y67         FDRE                                         r  fsm1/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[17]/Q
                         net (fo=3, routed)           0.813     2.242    fsm1/fsm1_out[17]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.366 r  fsm1/C_addr0[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.648     3.014    fsm1/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.124     3.138 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.755     3.893    fsm1/C_addr0[3]_INST_0_i_5_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.017 f  fsm1/out[31]_i_8__1/O
                         net (fo=65, routed)          0.717     4.734    fsm1/out[31]_i_8__1_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.858 r  fsm1/out[31]_i_2__0/O
                         net (fo=33, routed)          0.624     5.482    fsm1/fsm1_write_en
    SLICE_X42Y64         LUT2 (Prop_lut2_I1_O)        0.119     5.601 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.769     6.370    fsm1/out[31]_i_1_n_0
    SLICE_X43Y69         FDRE                                         r  fsm1/out_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=380, unset)          0.924     7.924    fsm1/clk
    SLICE_X43Y69         FDRE                                         r  fsm1/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y69         FDRE (Setup_fdre_C_R)       -0.660     7.229    fsm1/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.229    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 fsm1/out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 1.071ns (19.844%)  route 4.326ns (80.156%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.973     0.973    fsm1/clk
    SLICE_X43Y67         FDRE                                         r  fsm1/out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[17]/Q
                         net (fo=3, routed)           0.813     2.242    fsm1/fsm1_out[17]
    SLICE_X42Y68         LUT4 (Prop_lut4_I0_O)        0.124     2.366 r  fsm1/C_addr0[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.648     3.014    fsm1/C_addr0[3]_INST_0_i_14_n_0
    SLICE_X41Y68         LUT4 (Prop_lut4_I0_O)        0.124     3.138 r  fsm1/C_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.755     3.893    fsm1/C_addr0[3]_INST_0_i_5_n_0
    SLICE_X41Y64         LUT6 (Prop_lut6_I3_O)        0.124     4.017 f  fsm1/out[31]_i_8__1/O
                         net (fo=65, routed)          0.717     4.734    fsm1/out[31]_i_8__1_n_0
    SLICE_X42Y63         LUT5 (Prop_lut5_I3_O)        0.124     4.858 r  fsm1/out[31]_i_2__0/O
                         net (fo=33, routed)          0.624     5.482    fsm1/fsm1_write_en
    SLICE_X42Y64         LUT2 (Prop_lut2_I1_O)        0.119     5.601 r  fsm1/out[31]_i_1/O
                         net (fo=30, routed)          0.769     6.370    fsm1/out[31]_i_1_n_0
    SLICE_X43Y69         FDRE                                         r  fsm1/out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=380, unset)          0.924     7.924    fsm1/clk
    SLICE_X43Y69         FDRE                                         r  fsm1/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y69         FDRE (Setup_fdre_C_R)       -0.660     7.229    fsm1/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.229    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                  0.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.410     0.410    j0/clk
    SLICE_X47Y61         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[0]/Q
                         net (fo=5, routed)           0.109     0.660    j0/j0_out[0]
    SLICE_X46Y61         LUT4 (Prop_lut4_I3_O)        0.048     0.708 r  j0/out[3]_i_3__5/O
                         net (fo=1, routed)           0.000     0.708    j0/out[3]_i_3__5_n_0
    SLICE_X46Y61         FDRE                                         r  j0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.432     0.432    j0/clk
    SLICE_X46Y61         FDRE                                         r  j0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y61         FDRE (Hold_fdre_C_D)         0.131     0.563    j0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 j0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            j0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.410     0.410    j0/clk
    SLICE_X47Y61         FDRE                                         r  j0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  j0/out_reg[0]/Q
                         net (fo=5, routed)           0.109     0.660    j0/j0_out[0]
    SLICE_X46Y61         LUT3 (Prop_lut3_I1_O)        0.045     0.705 r  j0/out[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.705    j0/out[2]_i_1__2_n_0
    SLICE_X46Y61         FDRE                                         r  j0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.432     0.432    j0/clk
    SLICE_X46Y61         FDRE                                         r  j0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y61         FDRE (Hold_fdre_C_D)         0.120     0.552    j0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mult1/otmp_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult1/out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.410     0.410    mult1/clk
    SLICE_X35Y50         FDRE                                         r  mult1/otmp_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult1/otmp_reg[14]__0/Q
                         net (fo=1, routed)           0.110     0.661    mult1/otmp_reg[14]__0_n_0
    SLICE_X35Y50         FDRE                                         r  mult1/out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.432     0.432    mult1/clk
    SLICE_X35Y50         FDRE                                         r  mult1/out_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.072     0.504    mult1/out_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 mult2/otmp_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.410     0.410    mult2/clk
    SLICE_X33Y53         FDRE                                         r  mult2/otmp_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/otmp_reg[7]__0/Q
                         net (fo=1, routed)           0.110     0.661    mult2/otmp_reg[7]__0_n_0
    SLICE_X33Y53         FDRE                                         r  mult2/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.432     0.432    mult2/clk
    SLICE_X33Y53         FDRE                                         r  mult2/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.072     0.504    mult2/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mult2/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.205%)  route 0.114ns (44.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.410     0.410    mult2/clk
    SLICE_X35Y52         FDRE                                         r  mult2/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_reg[22]/Q
                         net (fo=1, routed)           0.114     0.666    v0/Q[22]
    SLICE_X34Y54         FDRE                                         r  v0/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.432     0.432    v0/clk
    SLICE_X34Y54         FDRE                                         r  v0/out_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.076     0.508    v0/out_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult2/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.410     0.410    mult2/clk
    SLICE_X35Y53         FDRE                                         r  mult2/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_reg[26]/Q
                         net (fo=1, routed)           0.112     0.663    v0/Q[26]
    SLICE_X34Y54         FDRE                                         r  v0/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.432     0.432    v0/clk
    SLICE_X34Y54         FDRE                                         r  v0/out_reg[26]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.064     0.496    v0/out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult2/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.410     0.410    mult2/clk
    SLICE_X35Y53         FDRE                                         r  mult2/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_reg[27]/Q
                         net (fo=1, routed)           0.112     0.663    v0/Q[27]
    SLICE_X34Y54         FDRE                                         r  v0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.432     0.432    v0/clk
    SLICE_X34Y54         FDRE                                         r  v0/out_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.064     0.496    v0/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult2/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.410     0.410    mult2/clk
    SLICE_X33Y52         FDRE                                         r  mult2/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_reg[9]/Q
                         net (fo=1, routed)           0.112     0.663    v0/Q[9]
    SLICE_X32Y53         FDRE                                         r  v0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.432     0.432    v0/clk
    SLICE_X32Y53         FDRE                                         r  v0/out_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y53         FDRE (Hold_fdre_C_D)         0.064     0.496    v0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mult2/out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.410     0.410    mult2/clk
    SLICE_X35Y53         FDRE                                         r  mult2/out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_reg[24]/Q
                         net (fo=1, routed)           0.112     0.663    v0/Q[24]
    SLICE_X34Y54         FDRE                                         r  v0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.432     0.432    v0/clk
    SLICE_X34Y54         FDRE                                         r  v0/out_reg[24]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y54         FDRE (Hold_fdre_C_D)         0.060     0.492    v0/out_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mult2/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.410     0.410    mult2/clk
    SLICE_X33Y51         FDRE                                         r  mult2/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_reg[5]/Q
                         net (fo=1, routed)           0.112     0.663    v0/Q[5]
    SLICE_X32Y51         FDRE                                         r  v0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=380, unset)          0.432     0.432    v0/clk
    SLICE_X32Y51         FDRE                                         r  v0/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.060     0.492    v0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.492    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y16   mult1/otmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y19   mult2/otmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y24   mult0/otmp0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y23   mult0/otmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y21   mult2/otmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y18   mult1/otmp_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y56  C_i_j0/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X34Y52  mult0/otmp_reg[0]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X35Y54  mult0/otmp_reg[10]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X33Y56  mult0/otmp_reg[11]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y56  C_i_j0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y52  mult0/otmp_reg[0]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y54  mult0/otmp_reg[10]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y56  mult0/otmp_reg[11]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y57  mult0/otmp_reg[12]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y55  mult0/otmp_reg[13]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y56  mult0/otmp_reg[14]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y56  mult0/otmp_reg[15]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y59  mult0/otmp_reg[16]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y51  mult0/otmp_reg[1]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y56  C_i_j0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y52  mult0/otmp_reg[0]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X35Y54  mult0/otmp_reg[10]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y56  mult0/otmp_reg[11]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X33Y57  mult0/otmp_reg[12]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y55  mult0/otmp_reg[13]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y56  mult0/otmp_reg[14]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X32Y56  mult0/otmp_reg[15]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y59  mult0/otmp_reg[16]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X34Y51  mult0/otmp_reg[1]__0/C



