<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › iio › frequency › ad9832.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>ad9832.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * AD9832 SPI DDS driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2011 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/sysfs.h&gt;</span>
<span class="cp">#include &lt;linux/spi/spi.h&gt;</span>
<span class="cp">#include &lt;linux/regulator/consumer.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;asm/div64.h&gt;</span>

<span class="cp">#include &lt;linux/iio/iio.h&gt;</span>
<span class="cp">#include &lt;linux/iio/sysfs.h&gt;</span>
<span class="cp">#include &quot;dds.h&quot;</span>

<span class="cp">#include &quot;ad9832.h&quot;</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">ad9832_calc_freqreg</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mclk</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fout</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">freqreg</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span> <span class="n">fout</span> <span class="o">*</span>
				     <span class="p">(</span><span class="n">u64</span><span class="p">)</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span> <span class="mi">1L</span> <span class="o">&lt;&lt;</span> <span class="n">AD9832_FREQ_BITS</span><span class="p">);</span>
	<span class="n">do_div</span><span class="p">(</span><span class="n">freqreg</span><span class="p">,</span> <span class="n">mclk</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">freqreg</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad9832_write_frequency</span><span class="p">(</span><span class="k">struct</span> <span class="n">ad9832_state</span> <span class="o">*</span><span class="n">st</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fout</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">regval</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fout</span> <span class="o">&gt;</span> <span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">mclk</span> <span class="o">/</span> <span class="mi">2</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">regval</span> <span class="o">=</span> <span class="n">ad9832_calc_freqreg</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">mclk</span><span class="p">,</span> <span class="n">fout</span><span class="p">);</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_be16</span><span class="p">((</span><span class="n">AD9832_CMD_FRE8BITSW</span> <span class="o">&lt;&lt;</span> <span class="n">CMD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="p">(</span><span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="n">ADD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="p">((</span><span class="n">regval</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">));</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_be16</span><span class="p">((</span><span class="n">AD9832_CMD_FRE16BITSW</span> <span class="o">&lt;&lt;</span> <span class="n">CMD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="p">((</span><span class="n">addr</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">ADD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="p">((</span><span class="n">regval</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">));</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_be16</span><span class="p">((</span><span class="n">AD9832_CMD_FRE8BITSW</span> <span class="o">&lt;&lt;</span> <span class="n">CMD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="p">((</span><span class="n">addr</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">ADD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="p">((</span><span class="n">regval</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">));</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_data</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_be16</span><span class="p">((</span><span class="n">AD9832_CMD_FRE16BITSW</span> <span class="o">&lt;&lt;</span> <span class="n">CMD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="p">((</span><span class="n">addr</span> <span class="o">-</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">ADD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="p">((</span><span class="n">regval</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">spi_sync</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_msg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ad9832_write_phase</span><span class="p">(</span><span class="k">struct</span> <span class="n">ad9832_state</span> <span class="o">*</span><span class="n">st</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phase</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">phase</span> <span class="o">&gt;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AD9832_PHASE_BITS</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">phase_data</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_be16</span><span class="p">((</span><span class="n">AD9832_CMD_PHA8BITSW</span> <span class="o">&lt;&lt;</span> <span class="n">CMD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="p">(</span><span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="n">ADD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="p">((</span><span class="n">phase</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">));</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">phase_data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_be16</span><span class="p">((</span><span class="n">AD9832_CMD_PHA16BITSW</span> <span class="o">&lt;&lt;</span> <span class="n">CMD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="p">((</span><span class="n">addr</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">ADD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="p">(</span><span class="n">phase</span> <span class="o">&amp;</span> <span class="mh">0xFF</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">spi_sync</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">phase_msg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">ad9832_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
		<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
		<span class="kt">size_t</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span> <span class="o">=</span> <span class="n">dev_to_iio_dev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ad9832_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">iio_dev_attr</span> <span class="o">*</span><span class="n">this_attr</span> <span class="o">=</span> <span class="n">to_iio_dev_attr</span><span class="p">(</span><span class="n">attr</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">long</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">strict_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_ret</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">mlock</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="n">this_attr</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">AD9832_FREQ0HM</span>:
	<span class="k">case</span> <span class="n">AD9832_FREQ1HM</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">ad9832_write_frequency</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">this_attr</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AD9832_PHASE0H</span>:
	<span class="k">case</span> <span class="n">AD9832_PHASE1H</span>:
	<span class="k">case</span> <span class="n">AD9832_PHASE2H</span>:
	<span class="k">case</span> <span class="n">AD9832_PHASE3H</span>:
		<span class="n">ret</span> <span class="o">=</span> <span class="n">ad9832_write_phase</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">this_attr</span><span class="o">-&gt;</span><span class="n">address</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AD9832_PINCTRL_EN</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span>
			<span class="n">st</span><span class="o">-&gt;</span><span class="n">ctrl_ss</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AD9832_SELSRC</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">st</span><span class="o">-&gt;</span><span class="n">ctrl_ss</span> <span class="o">|=</span> <span class="n">AD9832_SELSRC</span><span class="p">;</span>
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="n">cpu_to_be16</span><span class="p">((</span><span class="n">AD9832_CMD_SYNCSELSRC</span> <span class="o">&lt;&lt;</span> <span class="n">CMD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">st</span><span class="o">-&gt;</span><span class="n">ctrl_ss</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_sync</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">msg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AD9832_FREQ_SYM</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
			<span class="n">st</span><span class="o">-&gt;</span><span class="n">ctrl_fp</span> <span class="o">|=</span> <span class="n">AD9832_FREQ</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">st</span><span class="o">-&gt;</span><span class="n">ctrl_fp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AD9832_FREQ</span><span class="p">;</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="n">cpu_to_be16</span><span class="p">((</span><span class="n">AD9832_CMD_FPSELECT</span> <span class="o">&lt;&lt;</span> <span class="n">CMD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">st</span><span class="o">-&gt;</span><span class="n">ctrl_fp</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_sync</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">msg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AD9832_PHASE_SYM</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">val</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">st</span><span class="o">-&gt;</span><span class="n">ctrl_fp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">AD9832_PHASE</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
		<span class="n">st</span><span class="o">-&gt;</span><span class="n">ctrl_fp</span> <span class="o">|=</span> <span class="n">AD9832_PHASE</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>

		<span class="n">st</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="n">cpu_to_be16</span><span class="p">((</span><span class="n">AD9832_CMD_FPSELECT</span> <span class="o">&lt;&lt;</span> <span class="n">CMD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">st</span><span class="o">-&gt;</span><span class="n">ctrl_fp</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_sync</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">msg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">AD9832_OUTPUT_EN</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span>
			<span class="n">st</span><span class="o">-&gt;</span><span class="n">ctrl_src</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">AD9832_RESET</span> <span class="o">|</span> <span class="n">AD9832_SLEEP</span> <span class="o">|</span>
					<span class="n">AD9832_CLR</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">st</span><span class="o">-&gt;</span><span class="n">ctrl_src</span> <span class="o">|=</span> <span class="n">AD9832_RESET</span><span class="p">;</span>

		<span class="n">st</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="n">cpu_to_be16</span><span class="p">((</span><span class="n">AD9832_CMD_SLEEPRESCLR</span> <span class="o">&lt;&lt;</span> <span class="n">CMD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">st</span><span class="o">-&gt;</span><span class="n">ctrl_src</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_sync</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">msg</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">mlock</span><span class="p">);</span>

<span class="nl">error_ret:</span>
	<span class="k">return</span> <span class="n">ret</span> <span class="o">?</span> <span class="n">ret</span> <span class="o">:</span> <span class="n">len</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * see dds.h for further information</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">IIO_DEV_ATTR_FREQ</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">S_IWUSR</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">ad9832_write</span><span class="p">,</span> <span class="n">AD9832_FREQ0HM</span><span class="p">);</span>
<span class="k">static</span> <span class="n">IIO_DEV_ATTR_FREQ</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">S_IWUSR</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">ad9832_write</span><span class="p">,</span> <span class="n">AD9832_FREQ1HM</span><span class="p">);</span>
<span class="k">static</span> <span class="n">IIO_DEV_ATTR_FREQSYMBOL</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">S_IWUSR</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">ad9832_write</span><span class="p">,</span> <span class="n">AD9832_FREQ_SYM</span><span class="p">);</span>
<span class="k">static</span> <span class="n">IIO_CONST_ATTR_FREQ_SCALE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;1&quot;</span><span class="p">);</span> <span class="cm">/* 1Hz */</span>

<span class="k">static</span> <span class="n">IIO_DEV_ATTR_PHASE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">S_IWUSR</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">ad9832_write</span><span class="p">,</span> <span class="n">AD9832_PHASE0H</span><span class="p">);</span>
<span class="k">static</span> <span class="n">IIO_DEV_ATTR_PHASE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">S_IWUSR</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">ad9832_write</span><span class="p">,</span> <span class="n">AD9832_PHASE1H</span><span class="p">);</span>
<span class="k">static</span> <span class="n">IIO_DEV_ATTR_PHASE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">S_IWUSR</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">ad9832_write</span><span class="p">,</span> <span class="n">AD9832_PHASE2H</span><span class="p">);</span>
<span class="k">static</span> <span class="n">IIO_DEV_ATTR_PHASE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">S_IWUSR</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">ad9832_write</span><span class="p">,</span> <span class="n">AD9832_PHASE3H</span><span class="p">);</span>
<span class="k">static</span> <span class="n">IIO_DEV_ATTR_PHASESYMBOL</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">S_IWUSR</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
				<span class="n">ad9832_write</span><span class="p">,</span> <span class="n">AD9832_PHASE_SYM</span><span class="p">);</span>
<span class="k">static</span> <span class="n">IIO_CONST_ATTR_PHASE_SCALE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="s">&quot;0.0015339808&quot;</span><span class="p">);</span> <span class="cm">/* 2PI/2^12 rad*/</span>

<span class="k">static</span> <span class="n">IIO_DEV_ATTR_PINCONTROL_EN</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">S_IWUSR</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
				<span class="n">ad9832_write</span><span class="p">,</span> <span class="n">AD9832_PINCTRL_EN</span><span class="p">);</span>
<span class="k">static</span> <span class="n">IIO_DEV_ATTR_OUT_ENABLE</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">S_IWUSR</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
				<span class="n">ad9832_write</span><span class="p">,</span> <span class="n">AD9832_OUTPUT_EN</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="n">ad9832_attributes</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_out_altvoltage0_frequency0</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_out_altvoltage0_frequency1</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_const_attr_out_altvoltage0_frequency_scale</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_out_altvoltage0_phase0</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_out_altvoltage0_phase1</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_out_altvoltage0_phase2</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_out_altvoltage0_phase3</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_const_attr_out_altvoltage0_phase_scale</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_out_altvoltage0_pincontrol_en</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_out_altvoltage0_frequencysymbol</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_out_altvoltage0_phasesymbol</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iio_dev_attr_out_altvoltage0_out_enable</span><span class="p">.</span><span class="n">dev_attr</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">attribute_group</span> <span class="n">ad9832_attribute_group</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">attrs</span> <span class="o">=</span> <span class="n">ad9832_attributes</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">iio_info</span> <span class="n">ad9832_info</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">attrs</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad9832_attribute_group</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver_module</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">ad9832_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ad9832_platform_data</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ad9832_state</span> <span class="o">*</span><span class="n">st</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">regulator</span> <span class="o">*</span><span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdata</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no platform data?</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">regulator_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;vcc&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">reg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">regulator_enable</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">error_put_reg</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">indio_dev</span> <span class="o">=</span> <span class="n">iio_device_alloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">st</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">indio_dev</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">error_disable_reg</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spi_set_drvdata</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span> <span class="n">indio_dev</span><span class="p">);</span>
	<span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">=</span> <span class="n">reg</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">mclk</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">mclk</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span> <span class="o">=</span> <span class="n">spi</span><span class="p">;</span>

	<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">name</span> <span class="o">=</span> <span class="n">spi_get_device_id</span><span class="p">(</span><span class="n">spi</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">;</span>
	<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ad9832_info</span><span class="p">;</span>
	<span class="n">indio_dev</span><span class="o">-&gt;</span><span class="n">modes</span> <span class="o">=</span> <span class="n">INDIO_DIRECT_MODE</span><span class="p">;</span>

	<span class="cm">/* Setup default messages */</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">xfer</span><span class="p">.</span><span class="n">tx_buf</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">xfer</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">spi_message_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">msg</span><span class="p">);</span>
	<span class="n">spi_message_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">xfer</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">msg</span><span class="p">);</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_xfer</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">tx_buf</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_data</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_xfer</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_xfer</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cs_change</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_xfer</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">tx_buf</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_data</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_xfer</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_xfer</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">cs_change</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_xfer</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">tx_buf</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_data</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_xfer</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_xfer</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">cs_change</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_xfer</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">tx_buf</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_data</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_xfer</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">spi_message_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_msg</span><span class="p">);</span>
	<span class="n">spi_message_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_xfer</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_msg</span><span class="p">);</span>
	<span class="n">spi_message_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_xfer</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_msg</span><span class="p">);</span>
	<span class="n">spi_message_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_xfer</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_msg</span><span class="p">);</span>
	<span class="n">spi_message_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_xfer</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">freq_msg</span><span class="p">);</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">phase_xfer</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">tx_buf</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">phase_data</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">phase_xfer</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">phase_xfer</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cs_change</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">phase_xfer</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">tx_buf</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">phase_data</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">phase_xfer</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">spi_message_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">phase_msg</span><span class="p">);</span>
	<span class="n">spi_message_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">phase_xfer</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">phase_msg</span><span class="p">);</span>
	<span class="n">spi_message_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">phase_xfer</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">phase_msg</span><span class="p">);</span>

	<span class="n">st</span><span class="o">-&gt;</span><span class="n">ctrl_src</span> <span class="o">=</span> <span class="n">AD9832_SLEEP</span> <span class="o">|</span> <span class="n">AD9832_RESET</span> <span class="o">|</span> <span class="n">AD9832_CLR</span><span class="p">;</span>
	<span class="n">st</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="n">cpu_to_be16</span><span class="p">((</span><span class="n">AD9832_CMD_SLEEPRESCLR</span> <span class="o">&lt;&lt;</span> <span class="n">CMD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">st</span><span class="o">-&gt;</span><span class="n">ctrl_src</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_sync</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">msg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;device init failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error_free_device</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ad9832_write_frequency</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD9832_FREQ0HM</span><span class="p">,</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">freq0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_free_device</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ad9832_write_frequency</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD9832_FREQ1HM</span><span class="p">,</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">freq1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_free_device</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ad9832_write_phase</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD9832_PHASE0H</span><span class="p">,</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">phase0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_free_device</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ad9832_write_phase</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD9832_PHASE1H</span><span class="p">,</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">phase1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_free_device</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ad9832_write_phase</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD9832_PHASE2H</span><span class="p">,</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">phase2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_free_device</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ad9832_write_phase</span><span class="p">(</span><span class="n">st</span><span class="p">,</span> <span class="n">AD9832_PHASE3H</span><span class="p">,</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">phase3</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_free_device</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">iio_device_register</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error_free_device</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">error_free_device:</span>
	<span class="n">iio_device_free</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
<span class="nl">error_disable_reg:</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">reg</span><span class="p">))</span>
		<span class="n">regulator_disable</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
<span class="nl">error_put_reg:</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">reg</span><span class="p">))</span>
		<span class="n">regulator_put</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">ad9832_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iio_dev</span> <span class="o">*</span><span class="n">indio_dev</span> <span class="o">=</span> <span class="n">spi_get_drvdata</span><span class="p">(</span><span class="n">spi</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ad9832_state</span> <span class="o">*</span><span class="n">st</span> <span class="o">=</span> <span class="n">iio_priv</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>

	<span class="n">iio_device_unregister</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">regulator_disable</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>
		<span class="n">regulator_put</span><span class="p">(</span><span class="n">st</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">iio_device_free</span><span class="p">(</span><span class="n">indio_dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">spi_device_id</span> <span class="n">ad9832_id</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="s">&quot;ad9832&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;ad9835&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span> <span class="n">ad9832_id</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spi_driver</span> <span class="n">ad9832_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;ad9832&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">ad9832_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">ad9832_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">ad9832_id</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">module_spi_driver</span><span class="p">(</span><span class="n">ad9832_driver</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Michael Hennerich &lt;hennerich@blackfin.uclinux.org&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Analog Devices AD9832/AD9835 DDS&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
