###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        73708   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        56438   # Number of read row buffer hits
num_read_cmds                  =        73708   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        17293   # Number of ACT commands
num_pre_cmds                   =        17274   # Number of PRE commands
num_ondemand_pres              =         4211   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6590696   # Cyles of rank active rank.0
rank_active_cycles.1           =      5938987   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3409304   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4061013   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        66373   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          213   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           47   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           22   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           18   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           13   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           13   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           13   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6984   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        37375   # Read request latency (cycles)
read_latency[40-59]            =        17314   # Read request latency (cycles)
read_latency[60-79]            =         7254   # Read request latency (cycles)
read_latency[80-99]            =         2071   # Read request latency (cycles)
read_latency[100-119]          =         1502   # Read request latency (cycles)
read_latency[120-139]          =         1052   # Read request latency (cycles)
read_latency[140-159]          =          637   # Read request latency (cycles)
read_latency[160-179]          =          556   # Read request latency (cycles)
read_latency[180-199]          =          473   # Read request latency (cycles)
read_latency[200-]             =         5474   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.97191e+08   # Read energy
act_energy                     =  4.73136e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.63647e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.94929e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.11259e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.70593e+09   # Active standby energy rank.1
average_read_latency           =      77.8432   # Average read request latency (cycles)
average_interarrival           =      135.657   # Average request interarrival latency (cycles)
total_energy                   =  1.24534e+10   # Total energy (pJ)
average_power                  =      1245.34   # Average power (mW)
average_bandwidth              =     0.628975   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        67937   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        51949   # Number of read row buffer hits
num_read_cmds                  =        67937   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        16014   # Number of ACT commands
num_pre_cmds                   =        15997   # Number of PRE commands
num_ondemand_pres              =         3795   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6270191   # Cyles of rank active rank.0
rank_active_cycles.1           =      6238780   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3729809   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3761220   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        60597   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          238   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           70   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           28   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           17   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           17   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            9   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            8   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            9   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         6937   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        36541   # Read request latency (cycles)
read_latency[40-59]            =        15800   # Read request latency (cycles)
read_latency[60-79]            =         6587   # Read request latency (cycles)
read_latency[80-99]            =         1709   # Read request latency (cycles)
read_latency[100-119]          =         1336   # Read request latency (cycles)
read_latency[120-139]          =          853   # Read request latency (cycles)
read_latency[140-159]          =          537   # Read request latency (cycles)
read_latency[160-179]          =          430   # Read request latency (cycles)
read_latency[180-199]          =          404   # Read request latency (cycles)
read_latency[200-]             =         3740   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.73922e+08   # Read energy
act_energy                     =  4.38143e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.79031e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.80539e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   3.9126e+09   # Active standby energy rank.0
act_stb_energy.1               =    3.893e+09   # Active standby energy rank.1
average_read_latency           =      62.9538   # Average read request latency (cycles)
average_interarrival           =      147.181   # Average request interarrival latency (cycles)
total_energy                   =  1.24237e+10   # Total energy (pJ)
average_power                  =      1242.37   # Average power (mW)
average_bandwidth              =     0.579729   # Average bandwidth
