xpm_memory.sv,systemverilog,xpm,../ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
xpm_VCOMP.vhd,vhdl,xpm,../ip/xpm/xpm_VCOMP.vhd,incdir="../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_11,../../ipstatic/simulation/blk_mem_gen_v8_4.v,incdir="../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
blk_mem_gen_0.v,verilog,xil_defaultlib,../../../ECE351 Final Proj.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,incdir="../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
animations.v,verilog,xil_defaultlib,../../../../../Users/Stan/Desktop/Labs/ECE351/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/animations.v,incdir="../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
dependencies.v,verilog,xil_defaultlib,../../../../../Users/Stan/Desktop/Labs/ECE351/ece_351_final/ECE351 Final Proj.srcs/sources_1/new/dependencies.v,incdir="../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
testbench.v,verilog,xil_defaultlib,../../../../../Users/Stan/Desktop/Labs/ECE351/ece_351_final/ECE351 Final Proj.srcs/sim_1/new/testbench.v,incdir="../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
