<ENTRY>
{
 "thisFile": "/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/kernel.xo.compile_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Mon Oct 25 14:20:01 2021",
 "timestampMillis": "1635171601999",
 "buildStep": {
  "cmdId": "a2d07564-e457-452b-8d02-e5c98124b48f",
  "name": "v++",
  "logFile": "/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/kernel/kernel.steps.log",
  "commandLine": "/tools/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++  --vivado.prop \"run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" -g --target sw_emu --platform /home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm --save-temps --temp_dir temp_dir --config design.cfg -o kernel.xo kernel/kernel.cpp -c -k wide_krnl -I./include ",
  "args": [
   "-g",
   "--target",
   "sw_emu",
   "--platform",
   "/home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2/xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm",
   "--save-temps",
   "--temp_dir",
   "temp_dir",
   "--config",
   "design.cfg",
   "-o",
   "kernel.xo",
   "kernel/kernel.cpp",
   "-c",
   "-k",
   "wide_krnl",
   "-I./include"
  ],
  "iniFiles": [
   {
    "path": "/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/design.cfg",
    "content": "debug=1\nprofile_kernel=data:all:all:all\n\n[connectivity]\nnk=wide_krnl:1:wide_krnl"
   }
  ],
  "cwd": "/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Oct 25 14:20:02 2021",
 "timestampMillis": "1635171602000",
 "status": {
  "cmdId": "a2d07564-e457-452b-8d02-e5c98124b48f",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Mon Oct 25 14:20:08 2021",
 "timestampMillis": "1635171608701",
 "buildSummary": {
  "hardwarePlatform": "xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xpfm",
  "hardwareDsa": "xilinx_aws-vu9p-f1_shell-v04261818_201920_2.xsa",
  "platformDirectory": "/home/ec2-user/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_2",
  "runtime": "OpenCL",
  "systemConfig": "Linux",
  "flow": "BF_COMPILE",
  "target": "TT_SW_EMU",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "wide_krnl",
     "file": "/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/kernel.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/kernel/kernel.cpp"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "Vitis V++ Compiler Release 2021.1. SW Build 3246112 on 2021-06-09-14:19:56"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Oct 25 14:20:08 2021",
 "timestampMillis": "1635171608705",
 "buildStep": {
  "cmdId": "2addf3e0-7310-4cc8-8272-f29a77ddbca7",
  "name": "vitis_hls",
  "logFile": "/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/kernel/wide_krnl/vitis_hls.log",
  "commandLine": "vitis_hls -f /home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/kernel/wide_krnl/wide_krnl.tcl -messageDb vitis_hls.pb",
  "args": [
   "vitis_hls",
   "-f",
   "/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/kernel/wide_krnl/wide_krnl.tcl",
   "-messageDb",
   "vitis_hls.pb"
  ],
  "iniFiles": [],
  "cwd": "/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Oct 25 14:20:08 2021",
 "timestampMillis": "1635171608705",
 "status": {
  "cmdId": "2addf3e0-7310-4cc8-8272-f29a77ddbca7",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Oct 25 14:20:17 2021",
 "timestampMillis": "1635171617057",
 "status": {
  "cmdId": "2addf3e0-7310-4cc8-8272-f29a77ddbca7",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Oct 25 14:20:17 2021",
 "timestampMillis": "1635171617117",
 "report": {
  "path": "/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/reports/kernel/v++_compile_kernel_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Oct 25 14:20:17 2021",
 "timestampMillis": "1635171617118",
 "report": {
  "path": "/home/ec2-user/FPGA_go_brrrr/practice/wide_vmult/temp_dir/v++_compile_kernel_guidance.pb",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Oct 25 14:20:17 2021",
 "timestampMillis": "1635171617118",
 "status": {
  "cmdId": "a2d07564-e457-452b-8d02-e5c98124b48f",
  "state": "CS_PASSED"
 }
}
</ENTRY>
