{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739410126257 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739410126269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 22:28:46 2025 " "Processing started: Wed Feb 12 22:28:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739410126269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410126269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcessadorPipeline -c ProcessadorPipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessadorPipeline -c ProcessadorPipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410126269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739410127398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739410127398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "ID_STAGE/SignExtend.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410142208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410142208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "ID_STAGE/RegisterFile.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410142220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410142220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "ID_STAGE/InstructionDecoder.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/InstructionDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410142229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410142229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/id_ex_register.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/id_ex_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Register " "Found entity 1: ID_EX_Register" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410142242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410142242 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.v(72) " "Verilog HDL warning at Control.v(72): extended using \"x\" or \"z\"" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/Control.v" 72 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739410142251 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.v(74) " "Verilog HDL warning at Control.v(74): extended using \"x\" or \"z\"" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/Control.v" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739410142252 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.v(82) " "Verilog HDL warning at Control.v(82): extended using \"x\" or \"z\"" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/Control.v" 82 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739410142252 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Control.v(84) " "Verilog HDL warning at Control.v(84): extended using \"x\" or \"z\"" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/Control.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1739410142252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage/control.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410142257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410142257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage/programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage/programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "IF_STAGE/ProgramCounter.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410142270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410142270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage/pcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage/pcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCAdder " "Found entity 1: PCAdder" {  } { { "IF_STAGE/PCAdder.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/PCAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410142283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410142283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "IF_STAGE/Mux2to1.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410142293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410142293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage/if_id_register.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage/if_id_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Register " "Found entity 1: IF_ID_Register" {  } { { "IF_STAGE/IF_ID_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/IF_ID_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410142306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410142306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processadorpipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processadorpipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorPipeline " "Found entity 1: ProcessadorPipeline" {  } { { "ProcessadorPipeline.bdf" "" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ProcessadorPipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410142315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410142315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.bdf 1 1 " "Found 1 design units, including 1 entities, in source file if_stage.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IF_STAGE " "Found entity 1: IF_STAGE" {  } { { "IF_STAGE.bdf" "" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410142323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410142323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143038 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410143038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/somador.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "EX_STAGE/Somador.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/Somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410143050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/shiftleft2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "EX_STAGE/ShiftLeft2.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ShiftLeft2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410143061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/mux2to1_32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/mux2to1_32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_32bits " "Found entity 1: Mux2to1_32bits" {  } { { "EX_STAGE/Mux2to1_32bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/Mux2to1_32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410143073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/mux2to1_5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/mux2to1_5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_5bits " "Found entity 1: Mux2to1_5bits" {  } { { "EX_STAGE/Mux2to1_5bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/Mux2to1_5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410143083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/ex_mem_register.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/ex_mem_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_REGISTER " "Found entity 1: EX_MEM_REGISTER" {  } { { "EX_STAGE/EX_MEM_REGISTER.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/EX_MEM_REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410143096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "EX_STAGE/ALUControl.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410143109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage/alu32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage/alu32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32Bits " "Found entity 1: ALU32Bits" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410143121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage/mem_wb_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage/mem_wb_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Register " "Found entity 1: MEM_WB_Register" {  } { { "MEM_STAGE/MEM_WB_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/MEM_STAGE/MEM_WB_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410143139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage/extractmsb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage/extractmsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtractMSB " "Found entity 1: ExtractMSB" {  } { { "MEM_STAGE/ExtractMSB.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/MEM_STAGE/ExtractMSB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410143150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage/wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage/wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Stage " "Found entity 1: WB_Stage" {  } { { "WB_STAGE/WB_Stage.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/WB_STAGE/WB_Stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410143163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143172 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410143172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage.bdf 1 1 " "Found 1 design units, including 1 entities, in source file id_stage.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ID_STAGE " "Found entity 1: ID_STAGE" {  } { { "ID_STAGE.bdf" "" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410143179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProcessadorPipeline " "Elaborating entity \"ProcessadorPipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739410143298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_STAGE IF_STAGE:inst " "Elaborating entity \"IF_STAGE\" for hierarchy \"IF_STAGE:inst\"" {  } { { "ProcessadorPipeline.bdf" "inst" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 304 608 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410143327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Register IF_STAGE:inst\|IF_ID_Register:inst " "Elaborating entity \"IF_ID_Register\" for hierarchy \"IF_STAGE:inst\|IF_ID_Register:inst\"" {  } { { "IF_STAGE.bdf" "inst" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE.bdf" { { 120 1440 1688 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410143342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 IF_ID_Register.v(17) " "Verilog HDL assignment warning at IF_ID_Register.v(17): truncated value with size 32 to match size of target (8)" {  } { { "IF_STAGE/IF_ID_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/IF_ID_Register.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739410143343 "|ProcessadorPipeline|IF_STAGE:inst|IF_ID_Register:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM IF_STAGE:inst\|ROM:inst3 " "Elaborating entity \"ROM\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\"" {  } { { "IF_STAGE.bdf" "inst3" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE.bdf" { { 264 1072 1288 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410143370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "altsyncram_component" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ROM.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410143550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\"" {  } { { "ROM.vhd" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ROM.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410143578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./IF_STAGE/instruction_memory.mif " "Parameter \"init_file\" = \"./IF_STAGE/instruction_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410143579 ""}  } { { "ROM.vhd" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ROM.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739410143579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l404.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l404.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l404 " "Found entity 1: altsyncram_l404" {  } { { "db/altsyncram_l404.tdf" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_l404.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410143680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l404 IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated " "Elaborating entity \"altsyncram_l404\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410143683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pm03.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pm03.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pm03 " "Found entity 1: altsyncram_pm03" {  } { { "db/altsyncram_pm03.tdf" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_pm03.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410143782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410143782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pm03 IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|altsyncram_pm03:altsyncram1 " "Elaborating entity \"altsyncram_pm03\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|altsyncram_pm03:altsyncram1\"" {  } { { "db/altsyncram_l404.tdf" "altsyncram1" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_l404.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410143788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_l404.tdf" "mgl_prim2" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_l404.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410144286 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_l404.tdf" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_l404.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410144318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928768 " "Parameter \"NODE_NAME\" = \"1380928768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410144318 ""}  } { { "db/altsyncram_l404.tdf" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_l404.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739410144318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410144522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410144729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410144947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter IF_STAGE:inst\|ProgramCounter:inst1 " "Elaborating entity \"ProgramCounter\" for hierarchy \"IF_STAGE:inst\|ProgramCounter:inst1\"" {  } { { "IF_STAGE.bdf" "inst1" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE.bdf" { { 264 704 920 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 IF_STAGE:inst\|Mux2to1:inst4 " "Elaborating entity \"Mux2to1\" for hierarchy \"IF_STAGE:inst\|Mux2to1:inst4\"" {  } { { "IF_STAGE.bdf" "inst4" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE.bdf" { { 264 344 504 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCAdder IF_STAGE:inst\|PCAdder:inst2 " "Elaborating entity \"PCAdder\" for hierarchy \"IF_STAGE:inst\|PCAdder:inst2\"" {  } { { "IF_STAGE.bdf" "inst2" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE.bdf" { { 40 928 1112 120 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145060 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 PCAdder.v(7) " "Verilog HDL assignment warning at PCAdder.v(7): truncated value with size 32 to match size of target (8)" {  } { { "IF_STAGE/PCAdder.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/PCAdder.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739410145061 "|ProcessadorPipeline|IF_STAGE:inst|PCAdder:inst2"}
{ "Warning" "WSGN_SEARCH_FILE" "ex_stage.v 1 1 " "Using design file ex_stage.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EX_STAGE " "Found entity 1: EX_STAGE" {  } { { "ex_stage.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ex_stage.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410145118 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739410145118 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "EX_STAGE " "Found the following files while searching for definition of entity \"EX_STAGE\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "EX_STAGE.bdf " "File: EX_STAGE.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1739410145118 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1739410145118 "|ProcessadorPipeline|EX_STAGE:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_STAGE EX_STAGE:inst3 " "Elaborating entity \"EX_STAGE\" for hierarchy \"EX_STAGE:inst3\"" {  } { { "ProcessadorPipeline.bdf" "inst3" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 1240 1616 392 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32Bits EX_STAGE:inst3\|ALU32Bits:b2v_inst " "Elaborating entity \"ALU32Bits\" for hierarchy \"EX_STAGE:inst3\|ALU32Bits:b2v_inst\"" {  } { { "ex_stage.v" "b2v_inst" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ex_stage.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145142 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUControl ALU32Bits.v(43) " "Verilog HDL Always Construct warning at ALU32Bits.v(43): variable \"ALUControl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1739410145143 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU32Bits.v(143) " "Verilog HDL warning at ALU32Bits.v(143): converting signed shift amount to unsigned" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 143 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1739410145146 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU32Bits.v(147) " "Verilog HDL warning at ALU32Bits.v(147): converting signed shift amount to unsigned" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 147 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1739410145146 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC ALU32Bits.v(172) " "Verilog HDL Always Construct warning at ALU32Bits.v(172): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1739410145147 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RFlagsStored ALU32Bits.v(178) " "Verilog HDL Always Construct warning at ALU32Bits.v(178): variable \"RFlagsStored\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1739410145147 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BranchTarget ALU32Bits.v(38) " "Verilog HDL Always Construct warning at ALU32Bits.v(38): inferring latch(es) for variable \"BranchTarget\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739410145149 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUResult ALU32Bits.v(38) " "Verilog HDL Always Construct warning at ALU32Bits.v(38): inferring latch(es) for variable \"ALUResult\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739410145149 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MUL_Result ALU32Bits.v(38) " "Verilog HDL Always Construct warning at ALU32Bits.v(38): inferring latch(es) for variable \"MUL_Result\", which holds its previous value in one or more paths through the always construct" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739410145149 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[0\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[0\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145152 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[1\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[1\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145152 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[2\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[2\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145153 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[3\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[3\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145153 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[4\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[4\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145153 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[5\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[5\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145153 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[6\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[6\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145153 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[7\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[7\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145153 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[8\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[8\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145153 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[9\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[9\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145154 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[10\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[10\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145154 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[11\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[11\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145154 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[12\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[12\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145154 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[13\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[13\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145154 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[14\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[14\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145154 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[15\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[15\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145154 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[16\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[16\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145154 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[17\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[17\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145156 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[18\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[18\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145156 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[19\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[19\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145156 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[20\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[20\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145157 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[21\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[21\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145157 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[22\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[22\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145157 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[23\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[23\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145157 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[24\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[24\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145157 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[25\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[25\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145158 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[26\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[26\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145158 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[27\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[27\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145158 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[28\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[28\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145158 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[29\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[29\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145158 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[30\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[30\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145159 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[31\] ALU32Bits.v(38) " "Inferred latch for \"ALUResult\[31\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145159 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[0\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[0\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145159 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[1\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[1\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145159 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[2\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[2\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145160 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[3\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[3\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145160 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[4\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[4\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145160 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[5\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[5\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145160 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[6\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[6\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145160 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[7\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[7\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145160 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[8\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[8\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145161 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[9\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[9\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145161 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[10\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[10\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145161 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[11\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[11\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145161 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[12\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[12\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145162 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[13\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[13\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145162 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[14\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[14\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145162 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[15\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[15\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145162 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[16\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[16\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145162 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[17\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[17\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145163 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[18\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[18\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145163 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[19\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[19\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145163 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[20\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[20\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145163 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[21\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[21\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145163 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[22\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[22\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145163 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[23\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[23\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145163 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[24\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[24\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145163 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[25\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[25\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145163 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[26\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[26\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145163 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[27\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[27\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145165 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[28\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[28\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145165 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[29\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[29\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145165 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[30\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[30\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145165 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchTarget\[31\] ALU32Bits.v(38) " "Inferred latch for \"BranchTarget\[31\]\" at ALU32Bits.v(38)" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145165 "|ProcessadorPipeline|EX_STAGE:inst3|ALU32Bits:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_REGISTER EX_STAGE:inst3\|EX_MEM_REGISTER:b2v_inst12 " "Elaborating entity \"EX_MEM_REGISTER\" for hierarchy \"EX_STAGE:inst3\|EX_MEM_REGISTER:b2v_inst12\"" {  } { { "ex_stage.v" "b2v_inst12" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ex_stage.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_32bits EX_STAGE:inst3\|Mux2to1_32bits:b2v_inst8 " "Elaborating entity \"Mux2to1_32bits\" for hierarchy \"EX_STAGE:inst3\|Mux2to1_32bits:b2v_inst8\"" {  } { { "ex_stage.v" "b2v_inst8" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ex_stage.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_STAGE ID_STAGE:inst1 " "Elaborating entity \"ID_STAGE\" for hierarchy \"ID_STAGE:inst1\"" {  } { { "ProcessadorPipeline.bdf" "inst1" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 704 1048 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Register ID_STAGE:inst1\|ID_EX_Register:inst5 " "Elaborating entity \"ID_EX_Register\" for hierarchy \"ID_STAGE:inst1\|ID_EX_Register:inst5\"" {  } { { "ID_STAGE.bdf" "inst5" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE.bdf" { { -32 1296 1560 272 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control ID_STAGE:inst1\|Control:inst8 " "Elaborating entity \"Control\" for hierarchy \"ID_STAGE:inst1\|Control:inst8\"" {  } { { "ID_STAGE.bdf" "inst8" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE.bdf" { { -408 720 928 -232 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145277 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(72) " "Verilog HDL assignment warning at Control.v(72): truncated value with size 32 to match size of target (1)" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/Control.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739410145279 "|ProcessadorPipeline|ID_STAGE:inst1|Control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(74) " "Verilog HDL assignment warning at Control.v(74): truncated value with size 32 to match size of target (1)" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/Control.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739410145279 "|ProcessadorPipeline|ID_STAGE:inst1|Control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(82) " "Verilog HDL assignment warning at Control.v(82): truncated value with size 32 to match size of target (1)" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/Control.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739410145279 "|ProcessadorPipeline|ID_STAGE:inst1|Control:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Control.v(84) " "Verilog HDL assignment warning at Control.v(84): truncated value with size 32 to match size of target (1)" {  } { { "ID_STAGE/Control.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/Control.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739410145280 "|ProcessadorPipeline|ID_STAGE:inst1|Control:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder ID_STAGE:inst1\|InstructionDecoder:inst9 " "Elaborating entity \"InstructionDecoder\" for hierarchy \"ID_STAGE:inst1\|InstructionDecoder:inst9\"" {  } { { "ID_STAGE.bdf" "inst9" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE.bdf" { { -144 168 424 -32 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ID_STAGE:inst1\|RegisterFile:inst7 " "Elaborating entity \"RegisterFile\" for hierarchy \"ID_STAGE:inst1\|RegisterFile:inst7\"" {  } { { "ID_STAGE.bdf" "inst7" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE.bdf" { { -184 704 928 -8 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend ID_STAGE:inst1\|SignExtend:inst6 " "Elaborating entity \"SignExtend\" for hierarchy \"ID_STAGE:inst1\|SignExtend:inst6\"" {  } { { "ID_STAGE.bdf" "inst6" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE.bdf" { { 176 656 896 256 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Stage WB_Stage:inst5 " "Elaborating entity \"WB_Stage\" for hierarchy \"WB_Stage:inst5\"" {  } { { "ProcessadorPipeline.bdf" "inst5" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 2224 2472 248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145477 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mem_stage.v 1 1 " "Using design file mem_stage.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Stage " "Found entity 1: Mem_Stage" {  } { { "mem_stage.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/mem_stage.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410145525 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739410145525 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "Mem_Stage " "Found the following files while searching for definition of entity \"Mem_Stage\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "Mem_Stage.bdf " "File: Mem_Stage.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1739410145526 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1739410145526 "|ProcessadorPipeline|Mem_Stage:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Stage Mem_Stage:inst4 " "Elaborating entity \"Mem_Stage\" for hierarchy \"Mem_Stage:inst4\"" {  } { { "ProcessadorPipeline.bdf" "inst4" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ProcessadorPipeline.bdf" { { 104 1768 2144 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Register Mem_Stage:inst4\|MEM_WB_Register:b2v_inst " "Elaborating entity \"MEM_WB_Register\" for hierarchy \"Mem_Stage:inst4\|MEM_WB_Register:b2v_inst\"" {  } { { "mem_stage.v" "b2v_inst" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/mem_stage.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Mem_Stage:inst4\|RAM:b2v_inst1 " "Elaborating entity \"RAM\" for hierarchy \"Mem_Stage:inst4\|RAM:b2v_inst1\"" {  } { { "mem_stage.v" "b2v_inst1" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/mem_stage.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/RAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/RAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_memory.mif " "Parameter \"init_file\" = \"data_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410145636 ""}  } { { "RAM.vhd" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/RAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739410145636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g4v3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g4v3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g4v3 " "Found entity 1: altsyncram_g4v3" {  } { { "db/altsyncram_g4v3.tdf" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_g4v3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410145734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g4v3 Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated " "Elaborating entity \"altsyncram_g4v3\" for hierarchy \"Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eks2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eks2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eks2 " "Found entity 1: altsyncram_eks2" {  } { { "db/altsyncram_eks2.tdf" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_eks2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410145846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410145846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eks2 Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|altsyncram_eks2:altsyncram1 " "Elaborating entity \"altsyncram_eks2\" for hierarchy \"Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|altsyncram_eks2:altsyncram1\"" {  } { { "db/altsyncram_g4v3.tdf" "altsyncram1" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_g4v3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410145850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_g4v3.tdf" "mgl_prim2" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_g4v3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410146099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_g4v3.tdf" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_g4v3.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410146121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410146122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410146122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410146122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410146122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410146122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410146122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410146122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410146122 ""}  } { { "db/altsyncram_g4v3.tdf" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/altsyncram_g4v3.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739410146122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtractMSB Mem_Stage:inst4\|ExtractMSB:b2v_inst2 " "Elaborating entity \"ExtractMSB\" for hierarchy \"Mem_Stage:inst4\|ExtractMSB:b2v_inst2\"" {  } { { "mem_stage.v" "b2v_inst2" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/mem_stage.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410146177 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1739410146652 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.02.12.23:29:12 Progress: Loading sld8469f618/alt_sld_fab_wrapper_hw.tcl " "2025.02.12.23:29:12 Progress: Loading sld8469f618/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410152995 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410159660 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410159900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410174089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410174312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410174544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410174809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410174820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410174822 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1739410175577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8469f618/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8469f618/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8469f618/alt_sld_fab.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410176053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410176053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410176241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410176241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410176265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410176265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410176393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410176393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410176560 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410176560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410176560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/ip/sld8469f618/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410176707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410176707 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"EX_STAGE:inst3\|ALU32Bits:b2v_inst\|Div0\"" {  } { { "EX_STAGE/ALU32Bits.v" "Div0" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 121 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739410182953 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"EX_STAGE:inst3\|ALU32Bits:b2v_inst\|Mult0\"" {  } { { "EX_STAGE/ALU32Bits.v" "Mult0" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1739410182953 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1739410182953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_divide:Div0\"" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 121 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410183132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_divide:Div0 " "Instantiated megafunction \"EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410183132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410183132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410183132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410183132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410183132 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 121 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739410183132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_92p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_92p " "Found entity 1: lpm_divide_92p" {  } { { "db/lpm_divide_92p.tdf" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/lpm_divide_92p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410183252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410183252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410183343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410183343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410183567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410183567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410183911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410183911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410184043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410184043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410184120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410184120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_mult:Mult0\"" {  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410184325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"EX_STAGE:inst3\|ALU32Bits:b2v_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410184326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410184326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410184326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410184326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410184326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410184326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410184326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410184326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739410184326 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739410184326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/db/mult_46t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739410184419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410184419 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "310 " "Ignored 310 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1739410185599 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "248 " "Ignored 248 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1739410185599 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1739410185599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[0\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185631 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[1\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185631 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[2\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185632 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[3\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185632 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[4\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185632 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[5\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185632 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[6\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185632 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[7\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185633 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[0\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185633 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[1\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185633 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[2\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185633 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[3\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185634 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[4\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185634 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[5\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185634 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[6\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185635 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[7\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[3\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185635 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[8\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185635 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[9\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185635 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[10\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185635 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[11\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185635 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[12\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185636 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[13\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185636 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[14\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185636 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[15\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185636 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[16\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185636 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[17\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185636 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[18\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185637 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[19\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185637 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[20\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185637 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[21\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185637 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[22\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185637 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[23\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185638 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[24\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185638 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[25\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185638 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[26\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185639 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[27\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185639 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[28\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185639 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[29\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185640 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[30\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185640 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[31\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[4\]" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1739410185640 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1739410185640 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410188207 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Heverton Reis/Downloads/Processador/Quartus/output_files/ProcessadorPipeline.map.smsg " "Generated suppressed messages file C:/Users/Heverton Reis/Downloads/Processador/Quartus/output_files/ProcessadorPipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410201690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739410203234 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739410203234 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5423 " "Implemented 5423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739410203681 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739410203681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5341 " "Implemented 5341 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739410203681 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1739410203681 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1739410203681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739410203681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4911 " "Peak virtual memory: 4911 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739410203726 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 12 22:30:03 2025 " "Processing ended: Wed Feb 12 22:30:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739410203726 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739410203726 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739410203726 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410203726 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 101 s " "Quartus Prime Flow was successful. 0 errors, 101 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739410204471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1739410205609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739410205620 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 22:30:04 2025 " "Processing started: Wed Feb 12 22:30:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739410205620 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1739410205620 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProcessadorPipeline -c ProcessadorPipeline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProcessadorPipeline -c ProcessadorPipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1739410205621 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1739410205914 ""}
{ "Info" "0" "" "Project  = ProcessadorPipeline" {  } {  } 0 0 "Project  = ProcessadorPipeline" 0 0 "Fitter" 0 0 1739410205915 ""}
{ "Info" "0" "" "Revision = ProcessadorPipeline" {  } {  } 0 0 "Revision = ProcessadorPipeline" 0 0 "Fitter" 0 0 1739410205915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1739410206087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1739410206088 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProcessadorPipeline EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ProcessadorPipeline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1739410206142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739410206233 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739410206233 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1739410206710 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1739410206724 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739410207290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739410207290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739410207290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739410207290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739410207290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739410207290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739410207290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739410207290 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739410207290 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1739410207290 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 10356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739410207310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 10358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739410207310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 10360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739410207310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 10362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739410207310 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 10364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739410207310 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1739410207310 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1739410207315 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1739410208377 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 5 " "No exact pin location assignment(s) for 5 pins of 5 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1739410209320 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "The Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1739410210162 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1739410210170 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1739410210170 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1739410210170 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1739410210170 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcessadorPipeline.sdc " "Synopsys Design Constraints File file not found: 'ProcessadorPipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1739410210185 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_RAM " "Node: clk_RAM was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|altsyncram_eks2:altsyncram1\|ram_block3a31~porta_we_reg clk_RAM " "Register Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|altsyncram_eks2:altsyncram1\|ram_block3a31~porta_we_reg is being clocked by clk_RAM" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410210205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1739410210205 "|ProcessadorPipeline|clk_RAM"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register EX_STAGE:inst3\|EX_MEM_REGISTER:b2v_inst12\|outALUResult\[7\] clk " "Register EX_STAGE:inst3\|EX_MEM_REGISTER:b2v_inst12\|outALUResult\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410210205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1739410210205 "|ProcessadorPipeline|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\] " "Node: ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[0\] ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[0\] is being clocked by ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410210205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1739410210205 "|ProcessadorPipeline|ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_ROM " "Node: clk_ROM was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|altsyncram_pm03:altsyncram1\|ram_block3a30~porta_address_reg0 clk_ROM " "Register IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|altsyncram_pm03:altsyncram1\|ram_block3a30~porta_address_reg0 is being clocked by clk_ROM" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410210206 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1739410210206 "|ProcessadorPipeline|clk_ROM"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_Reg " "Node: clk_Reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ID_STAGE:inst1\|RegisterFile:inst7\|registers\[15\]\[0\] clk_Reg " "Register ID_STAGE:inst1\|RegisterFile:inst7\|registers\[15\]\[0\] is being clocked by clk_Reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410210206 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1739410210206 "|ProcessadorPipeline|clk_Reg"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1739410210244 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1739410210244 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1739410210244 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1739410210244 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739410210244 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739410210244 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739410210244 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1739410210244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_Reg~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_Reg~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739410210894 ""}  } { { "ProcessadorPipeline.bdf" "" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ProcessadorPipeline.bdf" { { 240 40 208 256 "clk_Reg" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 10344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739410210894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739410210894 ""}  } { { "ProcessadorPipeline.bdf" "" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ProcessadorPipeline.bdf" { { 176 40 208 192 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 10342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739410210894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_RAM~input (placed in PIN Y1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clk_RAM~input (placed in PIN Y1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739410210894 ""}  } { { "ProcessadorPipeline.bdf" "" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ProcessadorPipeline.bdf" { { 512 48 216 528 "clk_RAM" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 10341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739410210894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_ROM~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node clk_ROM~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739410210894 ""}  } { { "ProcessadorPipeline.bdf" "" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ProcessadorPipeline.bdf" { { 160 40 208 176 "clk_ROM" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 10340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739410210894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739410210894 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 9817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739410210894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|Mux1~2  " "Automatically promoted node EX_STAGE:inst3\|ALU32Bits:b2v_inst\|Mux1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739410210894 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 6049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739410210894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EX_STAGE:inst3\|ALU32Bits:b2v_inst\|WideOr1~0  " "Automatically promoted node EX_STAGE:inst3\|ALU32Bits:b2v_inst\|WideOr1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739410210894 ""}  } { { "EX_STAGE/ALU32Bits.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/ALU32Bits.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 6244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739410210894 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN AG14 (CLK15, DIFFCLK_6p)) " "Automatically promoted node rst~input (placed in PIN AG14 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739410210895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[0\] " "Destination node IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[0\]" {  } { { "IF_STAGE/ProgramCounter.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/ProgramCounter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 1696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739410210895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[1\] " "Destination node IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[1\]" {  } { { "IF_STAGE/ProgramCounter.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/ProgramCounter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 1697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739410210895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[2\] " "Destination node IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[2\]" {  } { { "IF_STAGE/ProgramCounter.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/ProgramCounter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 1698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739410210895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[3\] " "Destination node IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[3\]" {  } { { "IF_STAGE/ProgramCounter.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/ProgramCounter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 1699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739410210895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[4\] " "Destination node IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[4\]" {  } { { "IF_STAGE/ProgramCounter.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/ProgramCounter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 1700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739410210895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[5\] " "Destination node IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[5\]" {  } { { "IF_STAGE/ProgramCounter.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/ProgramCounter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 1701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739410210895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[6\] " "Destination node IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[6\]" {  } { { "IF_STAGE/ProgramCounter.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/ProgramCounter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 1702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739410210895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[7\] " "Destination node IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[7\]" {  } { { "IF_STAGE/ProgramCounter.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/IF_STAGE/ProgramCounter.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 1703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739410210895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "EX_STAGE:inst3\|EX_MEM_REGISTER:b2v_inst12\|outBranchTaken " "Destination node EX_STAGE:inst3\|EX_MEM_REGISTER:b2v_inst12\|outBranchTaken" {  } { { "EX_STAGE/EX_MEM_REGISTER.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/EX_STAGE/EX_MEM_REGISTER.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 1586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739410210895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_STAGE:inst1\|ID_EX_Register:inst5\|outMemWrite " "Destination node ID_STAGE:inst1\|ID_EX_Register:inst5\|outMemWrite" {  } { { "ID_STAGE/ID_EX_Register.v" "" { Text "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ID_STAGE/ID_EX_Register.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 1483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1739410210895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1739410210895 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1739410210895 ""}  } { { "ProcessadorPipeline.bdf" "" { Schematic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/ProcessadorPipeline.bdf" { { 192 40 208 208 "rst" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 0 { 0 ""} 0 10343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739410210895 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1739410211589 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1739410211596 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1739410211597 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1739410211608 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1739410211623 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1739410211639 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1739410211797 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1739410211803 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "64 " "Created 64 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1739410211803 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1739410211803 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739410212951 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1739410212971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1739410215919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739410216911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1739410217009 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1739410219618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739410219618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1739410220596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/Heverton Reis/Downloads/Processador/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1739410225934 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1739410225934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1739410226841 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1739410226841 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1739410226841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739410226845 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1739410227129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1739410227175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1739410227850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1739410227852 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1739410228505 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739410229621 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Heverton Reis/Downloads/Processador/Quartus/output_files/ProcessadorPipeline.fit.smsg " "Generated suppressed messages file C:/Users/Heverton Reis/Downloads/Processador/Quartus/output_files/ProcessadorPipeline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1739410231490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5900 " "Peak virtual memory: 5900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739410232754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 12 22:30:32 2025 " "Processing ended: Wed Feb 12 22:30:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739410232754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739410232754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739410232754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1739410232754 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 115 s " "Quartus Prime Flow was successful. 0 errors, 115 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1739410233519 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1739410234456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739410234469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 22:30:33 2025 " "Processing started: Wed Feb 12 22:30:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739410234469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1739410234469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProcessadorPipeline -c ProcessadorPipeline " "Command: quartus_sta ProcessadorPipeline -c ProcessadorPipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1739410234469 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1739410234741 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1739410235670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1739410235670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410235747 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410235748 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "The Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1739410236415 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1739410236559 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1739410236559 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1739410236559 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1739410236559 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProcessadorPipeline.sdc " "Synopsys Design Constraints File file not found: 'ProcessadorPipeline.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1739410236577 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_ROM " "Node: clk_ROM was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|altsyncram_pm03:altsyncram1\|ram_block3a0~porta_address_reg0 clk_ROM " "Register IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|altsyncram_pm03:altsyncram1\|ram_block3a0~porta_address_reg0 is being clocked by clk_ROM" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410236594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410236594 "|ProcessadorPipeline|clk_ROM"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[7\] clk " "Register IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410236594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410236594 "|ProcessadorPipeline|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[0\] " "Node: ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[8\] ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[0\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[8\] is being clocked by ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410236594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410236594 "|ProcessadorPipeline|ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_Reg " "Node: clk_Reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ID_STAGE:inst1\|RegisterFile:inst7\|registers\[10\]\[0\] clk_Reg " "Register ID_STAGE:inst1\|RegisterFile:inst7\|registers\[10\]\[0\] is being clocked by clk_Reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410236595 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410236595 "|ProcessadorPipeline|clk_Reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_RAM " "Node: clk_RAM was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|altsyncram_eks2:altsyncram1\|ram_block3a0~porta_we_reg clk_RAM " "Register Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|altsyncram_eks2:altsyncram1\|ram_block3a0~porta_we_reg is being clocked by clk_RAM" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410236595 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410236595 "|ProcessadorPipeline|clk_RAM"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\] " "Node: ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[0\] ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[0\] is being clocked by ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410236595 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410236595 "|ProcessadorPipeline|ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[1]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1739410236611 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1739410236611 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1739410236611 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1739410236612 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1739410236625 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.708 " "Worst-case setup slack is 44.708" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410236660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410236660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.708               0.000 altera_reserved_tck  " "   44.708               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410236660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410236660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410236667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410236667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410236667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410236667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.896 " "Worst-case recovery slack is 96.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410236672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410236672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.896               0.000 altera_reserved_tck  " "   96.896               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410236672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410236672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.168 " "Worst-case removal slack is 1.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410236677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410236677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.168               0.000 altera_reserved_tck  " "    1.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410236677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410236677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.565 " "Worst-case minimum pulse width slack is 49.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410236680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410236680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.565               0.000 altera_reserved_tck  " "   49.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410236680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410236680 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410236756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410236756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410236756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410236756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.180 ns " "Worst Case Available Settling Time: 344.180 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410236756 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410236756 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739410236756 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1739410236762 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1739410236790 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1739410237506 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_ROM " "Node: clk_ROM was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|altsyncram_pm03:altsyncram1\|ram_block3a0~porta_address_reg0 clk_ROM " "Register IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|altsyncram_pm03:altsyncram1\|ram_block3a0~porta_address_reg0 is being clocked by clk_ROM" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410237789 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410237789 "|ProcessadorPipeline|clk_ROM"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[7\] clk " "Register IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410237789 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410237789 "|ProcessadorPipeline|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[0\] " "Node: ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[8\] ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[0\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[8\] is being clocked by ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410237790 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410237790 "|ProcessadorPipeline|ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_Reg " "Node: clk_Reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ID_STAGE:inst1\|RegisterFile:inst7\|registers\[10\]\[0\] clk_Reg " "Register ID_STAGE:inst1\|RegisterFile:inst7\|registers\[10\]\[0\] is being clocked by clk_Reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410237790 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410237790 "|ProcessadorPipeline|clk_Reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_RAM " "Node: clk_RAM was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|altsyncram_eks2:altsyncram1\|ram_block3a0~porta_we_reg clk_RAM " "Register Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|altsyncram_eks2:altsyncram1\|ram_block3a0~porta_we_reg is being clocked by clk_RAM" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410237790 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410237790 "|ProcessadorPipeline|clk_RAM"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\] " "Node: ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[0\] ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[0\] is being clocked by ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410237790 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410237790 "|ProcessadorPipeline|ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[1]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1739410237795 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1739410237795 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1739410237795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.249 " "Worst-case setup slack is 45.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410237826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410237826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.249               0.000 altera_reserved_tck  " "   45.249               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410237826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410237826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410237835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410237835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410237835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410237835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.198 " "Worst-case recovery slack is 97.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410237844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410237844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.198               0.000 altera_reserved_tck  " "   97.198               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410237844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410237844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.067 " "Worst-case removal slack is 1.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410237850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410237850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.067               0.000 altera_reserved_tck  " "    1.067               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410237850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410237850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.488 " "Worst-case minimum pulse width slack is 49.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410237855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410237855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.488               0.000 altera_reserved_tck  " "   49.488               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410237855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410237855 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410237944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410237944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410237944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410237944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.777 ns " "Worst Case Available Settling Time: 344.777 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410237944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410237944 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739410237944 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1739410237950 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_ROM " "Node: clk_ROM was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|altsyncram_pm03:altsyncram1\|ram_block3a0~porta_address_reg0 clk_ROM " "Register IF_STAGE:inst\|ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_l404:auto_generated\|altsyncram_pm03:altsyncram1\|ram_block3a0~porta_address_reg0 is being clocked by clk_ROM" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410238142 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410238142 "|ProcessadorPipeline|clk_ROM"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[7\] clk " "Register IF_STAGE:inst\|ProgramCounter:inst1\|currentPC\[7\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410238142 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410238142 "|ProcessadorPipeline|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[0\] " "Node: ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[8\] ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[0\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|ALUResult\[8\] is being clocked by ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410238142 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410238142 "|ProcessadorPipeline|ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_Reg " "Node: clk_Reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ID_STAGE:inst1\|RegisterFile:inst7\|registers\[10\]\[0\] clk_Reg " "Register ID_STAGE:inst1\|RegisterFile:inst7\|registers\[10\]\[0\] is being clocked by clk_Reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410238143 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410238143 "|ProcessadorPipeline|clk_Reg"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_RAM " "Node: clk_RAM was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|altsyncram_eks2:altsyncram1\|ram_block3a0~porta_we_reg clk_RAM " "Register Mem_Stage:inst4\|RAM:b2v_inst1\|altsyncram:altsyncram_component\|altsyncram_g4v3:auto_generated\|altsyncram_eks2:altsyncram1\|ram_block3a0~porta_we_reg is being clocked by clk_RAM" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410238143 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410238143 "|ProcessadorPipeline|clk_RAM"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\] " "Node: ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[0\] ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\] " "Latch EX_STAGE:inst3\|ALU32Bits:b2v_inst\|BranchTarget\[0\] is being clocked by ID_STAGE:inst1\|ID_EX_Register:inst5\|outALUOp\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1739410238143 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1739410238143 "|ProcessadorPipeline|ID_STAGE:inst1|ID_EX_Register:inst5|outALUOp[1]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1739410238148 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1739410238148 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1739410238148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.630 " "Worst-case setup slack is 47.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410238158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410238158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.630               0.000 altera_reserved_tck  " "   47.630               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410238158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410238158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410238169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410238169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410238169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410238169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.412 " "Worst-case recovery slack is 98.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410238179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410238179 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.412               0.000 altera_reserved_tck  " "   98.412               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410238179 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410238179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.556 " "Worst-case removal slack is 0.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410238187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410238187 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 altera_reserved_tck  " "    0.556               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410238187 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410238187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.456 " "Worst-case minimum pulse width slack is 49.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410238193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410238193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.456               0.000 altera_reserved_tck  " "   49.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739410238193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739410238193 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410238313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410238313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410238313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410238313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.441 ns " "Worst Case Available Settling Time: 347.441 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410238313 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739410238313 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739410238313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1739410238772 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1739410238775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 30 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739410238880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 12 22:30:38 2025 " "Processing ended: Wed Feb 12 22:30:38 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739410238880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739410238880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739410238880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1739410238880 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 145 s " "Quartus Prime Flow was successful. 0 errors, 145 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1739410239710 ""}
