$comment
	File created using the following command:
		vcd file prelab3q4.msim.vcd -direction
$end
$date
	Tue Sep 13 18:52:11 2016
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module prelab3q4_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c0 $end
$var reg 1 $ c1 $end
$var wire 1 % f $end
$var wire 1 & sampler $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - f~output_o $end
$var wire 1 . c0~input_o $end
$var wire 1 / a~input_o $end
$var wire 1 0 b~input_o $end
$var wire 1 1 c1~input_o $end
$var wire 1 2 f~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
0'
1(
x)
1*
1+
1,
1-
0.
0/
00
01
02
$end
#10000
1"
10
0&
12
0-
0%
#20000
1!
0"
1/
00
1&
#30000
1"
10
0&
#40000
1#
0!
0"
1.
0/
00
1&
#50000
1"
10
0&
#60000
1!
0"
1/
00
1&
#70000
1"
10
0&
02
1-
1%
#80000
1$
0#
0!
0"
11
0.
0/
00
1&
#90000
1"
10
0&
12
0-
0%
#100000
1!
0"
1/
00
1&
#110000
1"
10
0&
02
1-
1%
#120000
1#
0!
0"
1.
0/
00
1&
12
0-
0%
#130000
1"
10
0&
02
1-
1%
#140000
1!
0"
1/
00
1&
#150000
1"
10
0&
#160000
