<def f='codebrowser/include/hw/pci/pci.h' l='509' ll='513' type='void pci_set_quad(uint8_t * config, uint64_t val)'/>
<use f='codebrowser/include/hw/pci/pci.h' l='615' u='c' c='pci_quad_test_and_clear_mask'/>
<use f='codebrowser/include/hw/pci/pci.h' l='623' u='c' c='pci_quad_test_and_set_mask'/>
<use f='codebrowser/include/hw/pci/pci.h' l='678' u='c' c='pci_set_quad_by_mask'/>
<doc f='codebrowser/include/hw/pci/pci.h' l='502'>/*
 * PCI capabilities and/or their fields
 * are generally DWORD aligned only so
 * mechanism used by pci_set/get_quad()
 * must be tolerant to unaligned pointers
 *
 */</doc>
<use f='codebrowser/hw/pci-host/q35.c' l='468' u='c' c='mch_reset'/>
<use f='codebrowser/hw/pci/msi.c' l='130' u='c' c='msi_set_message'/>
<use f='codebrowser/hw/pci/msix.c' l='52' u='c' c='msix_set_message'/>
<use f='codebrowser/hw/pci/pci.c' l='273' u='c' c='pci_do_device_reset'/>
<use f='codebrowser/hw/pci/pci.c' l='1126' u='c' c='pci_register_bar'/>
<use f='codebrowser/hw/pci/pci.c' l='1127' u='c' c='pci_register_bar'/>
<use f='codebrowser/hw/pci/pcie.c' l='749' u='c' c='pcie_dev_ser_num_init'/>
