{"vcs1":{"timestamp_begin":1696912103.055564623, "rt":0.82, "ut":0.39, "st":0.27}}
{"vcselab":{"timestamp_begin":1696912104.050418734, "rt":0.88, "ut":0.53, "st":0.26}}
{"link":{"timestamp_begin":1696912105.070986411, "rt":0.52, "ut":0.15, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696912102.241579580}
{"VCS_COMP_START_TIME": 1696912102.241579580}
{"VCS_COMP_END_TIME": 1696912105.769876210}
{"VCS_USER_OPTIONS": "-sverilog mController.sve hw3.sv -debug"}
{"vcs1": {"peak_mem": 338136}}
{"stitch_vcselab": {"peak_mem": 238956}}
