;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL @120, #160
	SUB #120, @160
	SPL <121, 103
	SPL <121, 103
	SUB @-10, <-10
	SPL -207, @-121
	SUB 0, 0
	SUB 0, 0
	SUB #72, @200
	SPL -10, @-10
	SUB @-10, <-10
	SUB #120, @160
	MOV -1, <-20
	SUB @-10, <-10
	SUB 0, 0
	SUB #120, @160
	SUB #120, @160
	SUB 12, @10
	SUB #120, @160
	SUB @-10, -10
	SUB @-10, <-10
	ADD 12, @10
	MOV #102, @-100
	JMZ <-127, 102
	JMZ -1, @-20
	SUB #0, @-40
	SPL @120, #160
	SUB @121, 106
	SUB #0, @-40
	SUB -1, <-20
	MOV @-127, 102
	SUB 310, 90
	ADD -207, <-126
	CMP -207, <-126
	ADD -207, <-126
	SUB @-10, -10
	SPL -10, @-10
	SPL -10, @-10
	SPL -10, @-10
	JMZ @102, #-100
	SUB #120, @160
	SPL 0, <402
	SPL @120, #160
	CMP -207, <-126
	CMP -207, <-126
