[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ArrayExprFuncArg/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<534> s<533> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<7> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<7> s<4> l<1:8> el<1:11>
n<> u<4> t<Parameter_port_list> p<7> s<6> l<1:12> el<2:2>
n<> u<5> t<Port> p<6> l<3:1> el<2:4>
n<> u<6> t<List_of_ports> p<7> c<5> l<2:2> el<3:2>
n<> u<7> t<Module_nonansi_header> p<515> c<2> s<27> l<1:1> el<3:3>
n<> u<8> t<IntegerAtomType_Int> p<10> s<9> l<4:12> el<4:15>
n<> u<9> t<Signing_Unsigned> p<10> l<4:16> el<4:24>
n<> u<10> t<Data_type> p<11> c<8> l<4:12> el<4:24>
n<> u<11> t<Data_type_or_implicit> p<21> c<10> s<20> l<4:12> el<4:24>
n<CNT> u<12> t<StringConst> p<19> s<18> l<4:25> el<4:28>
n<3> u<13> t<IntConst> p<14> l<4:31> el<4:32>
n<> u<14> t<Primary_literal> p<15> c<13> l<4:31> el<4:32>
n<> u<15> t<Constant_primary> p<16> c<14> l<4:31> el<4:32>
n<> u<16> t<Constant_expression> p<17> c<15> l<4:31> el<4:32>
n<> u<17> t<Constant_mintypmax_expression> p<18> c<16> l<4:31> el<4:32>
n<> u<18> t<Constant_param_expression> p<19> c<17> l<4:31> el<4:32>
n<> u<19> t<Param_assignment> p<20> c<12> l<4:25> el<4:32>
n<> u<20> t<List_of_param_assignments> p<21> c<19> l<4:25> el<4:32>
n<> u<21> t<Local_parameter_declaration> p<22> c<11> l<4:1> el<4:32>
n<> u<22> t<Package_or_generate_item_declaration> p<23> c<21> l<4:1> el<4:33>
n<> u<23> t<Module_or_generate_item_declaration> p<24> c<22> l<4:1> el<4:33>
n<> u<24> t<Module_common_item> p<25> c<23> l<4:1> el<4:33>
n<> u<25> t<Module_or_generate_item> p<26> c<24> l<4:1> el<4:33>
n<> u<26> t<Non_port_module_item> p<27> c<25> l<4:1> el<4:33>
n<> u<27> t<Module_item> p<515> c<26> s<65> l<4:1> el<4:33>
n<> u<28> t<IntegerAtomType_Int> p<30> s<29> l<7:13> el<7:16>
n<> u<29> t<Signing_Unsigned> p<30> l<7:17> el<7:25>
n<> u<30> t<Data_type> p<31> c<28> l<7:13> el<7:25>
n<> u<31> t<Data_type_or_implicit> p<59> c<30> s<58> l<7:13> el<7:25>
n<V> u<32> t<StringConst> p<57> s<37> l<7:26> el<7:27>
n<CNT> u<33> t<StringConst> p<34> l<7:28> el<7:31>
n<> u<34> t<Primary_literal> p<35> c<33> l<7:28> el<7:31>
n<> u<35> t<Constant_primary> p<36> c<34> l<7:28> el<7:31>
n<> u<36> t<Constant_expression> p<37> c<35> l<7:28> el<7:31>
n<> u<37> t<Unpacked_dimension> p<57> c<36> s<56> l<7:27> el<7:32>
n<3> u<38> t<IntConst> p<39> l<7:37> el<7:38>
n<> u<39> t<Primary_literal> p<40> c<38> l<7:37> el<7:38>
n<> u<40> t<Primary> p<41> c<39> l<7:37> el<7:38>
n<> u<41> t<Expression> p<50> c<40> s<45> l<7:37> el<7:38>
n<5> u<42> t<IntConst> p<43> l<7:39> el<7:40>
n<> u<43> t<Primary_literal> p<44> c<42> l<7:39> el<7:40>
n<> u<44> t<Primary> p<45> c<43> l<7:39> el<7:40>
n<> u<45> t<Expression> p<50> c<44> s<49> l<7:39> el<7:40>
n<4> u<46> t<IntConst> p<47> l<7:41> el<7:42>
n<> u<47> t<Primary_literal> p<48> c<46> l<7:41> el<7:42>
n<> u<48> t<Primary> p<49> c<47> l<7:41> el<7:42>
n<> u<49> t<Expression> p<50> c<48> l<7:41> el<7:42>
n<> u<50> t<Assignment_pattern> p<51> c<41> l<7:35> el<7:43>
n<> u<51> t<Assignment_pattern_expression> p<52> c<50> l<7:35> el<7:43>
n<> u<52> t<Constant_assignment_pattern_expression> p<53> c<51> l<7:35> el<7:43>
n<> u<53> t<Constant_primary> p<54> c<52> l<7:35> el<7:43>
n<> u<54> t<Constant_expression> p<55> c<53> l<7:35> el<7:43>
n<> u<55> t<Constant_mintypmax_expression> p<56> c<54> l<7:35> el<7:43>
n<> u<56> t<Constant_param_expression> p<57> c<55> l<7:35> el<7:43>
n<> u<57> t<Param_assignment> p<58> c<32> l<7:26> el<7:43>
n<> u<58> t<List_of_param_assignments> p<59> c<57> l<7:26> el<7:43>
n<> u<59> t<Local_parameter_declaration> p<60> c<31> l<7:2> el<7:43>
n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<7:2> el<7:44>
n<> u<61> t<Module_or_generate_item_declaration> p<62> c<60> l<7:2> el<7:44>
n<> u<62> t<Module_common_item> p<63> c<61> l<7:2> el<7:44>
n<> u<63> t<Module_or_generate_item> p<64> c<62> l<7:2> el<7:44>
n<> u<64> t<Non_port_module_item> p<65> c<63> l<7:2> el<7:44>
n<> u<65> t<Module_item> p<515> c<64> s<83> l<7:2> el<7:44>
n<> u<66> t<IntegerAtomType_Int> p<68> s<67> l<9:9> el<9:12>
n<> u<67> t<Signing_Unsigned> p<68> l<9:13> el<9:21>
n<> u<68> t<Data_type> p<76> c<66> s<69> l<9:9> el<9:21>
n<ASSIGN_VADDR_RET_T> u<69> t<StringConst> p<76> s<75> l<9:22> el<9:40>
n<CNT> u<70> t<StringConst> p<71> l<9:41> el<9:44>
n<> u<71> t<Primary_literal> p<72> c<70> l<9:41> el<9:44>
n<> u<72> t<Constant_primary> p<73> c<71> l<9:41> el<9:44>
n<> u<73> t<Constant_expression> p<74> c<72> l<9:41> el<9:44>
n<> u<74> t<Unpacked_dimension> p<75> c<73> l<9:40> el<9:45>
n<> u<75> t<Variable_dimension> p<76> c<74> l<9:40> el<9:45>
n<> u<76> t<Type_declaration> p<77> c<68> l<9:1> el<9:46>
n<> u<77> t<Data_declaration> p<78> c<76> l<9:1> el<9:46>
n<> u<78> t<Package_or_generate_item_declaration> p<79> c<77> l<9:1> el<9:46>
n<> u<79> t<Module_or_generate_item_declaration> p<80> c<78> l<9:1> el<9:46>
n<> u<80> t<Module_common_item> p<81> c<79> l<9:1> el<9:46>
n<> u<81> t<Module_or_generate_item> p<82> c<80> l<9:1> el<9:46>
n<> u<82> t<Non_port_module_item> p<83> c<81> l<9:1> el<9:46>
n<> u<83> t<Module_item> p<515> c<82> s<161> l<9:1> el<9:46>
n<> u<84> t<Lifetime_Static> p<155> s<154> l<10:10> el<10:16>
n<ASSIGN_VADDR_RET_T> u<85> t<StringConst> p<86> l<10:17> el<10:35>
n<> u<86> t<Data_type> p<87> c<85> l<10:17> el<10:35>
n<> u<87> t<Function_data_type> p<88> c<86> l<10:17> el<10:35>
n<> u<88> t<Function_data_type_or_implicit> p<154> c<87> s<89> l<10:17> el<10:35>
n<ASSIGN_VADDR> u<89> t<StringConst> p<154> s<152> l<10:36> el<10:48>
n<> u<90> t<IntegerAtomType_Int> p<91> l<11:9> el<11:12>
n<> u<91> t<Data_type> p<97> c<90> s<92> l<11:9> el<11:12>
n<i> u<92> t<StringConst> p<97> s<96> l<11:13> el<11:14>
n<0> u<93> t<IntConst> p<94> l<11:17> el<11:18>
n<> u<94> t<Primary_literal> p<95> c<93> l<11:17> el<11:18>
n<> u<95> t<Primary> p<96> c<94> l<11:17> el<11:18>
n<> u<96> t<Expression> p<97> c<95> l<11:17> el<11:18>
n<> u<97> t<For_variable_declaration> p<98> c<91> l<11:9> el<11:18>
n<> u<98> t<For_initialization> p<149> c<97> s<108> l<11:9> el<11:18>
n<i> u<99> t<StringConst> p<100> l<11:20> el<11:21>
n<> u<100> t<Primary_literal> p<101> c<99> l<11:20> el<11:21>
n<> u<101> t<Primary> p<102> c<100> l<11:20> el<11:21>
n<> u<102> t<Expression> p<108> c<101> s<107> l<11:20> el<11:21>
n<CNT> u<103> t<StringConst> p<104> l<11:24> el<11:27>
n<> u<104> t<Primary_literal> p<105> c<103> l<11:24> el<11:27>
n<> u<105> t<Primary> p<106> c<104> l<11:24> el<11:27>
n<> u<106> t<Expression> p<108> c<105> l<11:24> el<11:27>
n<> u<107> t<BinOp_Less> p<108> s<106> l<11:22> el<11:23>
n<> u<108> t<Expression> p<149> c<102> s<117> l<11:20> el<11:27>
n<i> u<109> t<StringConst> p<110> l<11:29> el<11:30>
n<> u<110> t<Ps_or_hierarchical_identifier> p<113> c<109> s<112> l<11:29> el<11:30>
n<> u<111> t<Bit_select> p<112> l<11:30> el<11:30>
n<> u<112> t<Select> p<113> c<111> l<11:30> el<11:30>
n<> u<113> t<Variable_lvalue> p<115> c<110> s<114> l<11:29> el<11:30>
n<> u<114> t<IncDec_PlusPlus> p<115> l<11:30> el<11:32>
n<> u<115> t<Inc_or_dec_expression> p<116> c<113> l<11:29> el<11:32>
n<> u<116> t<For_step_assignment> p<117> c<115> l<11:29> el<11:32>
n<> u<117> t<For_step> p<149> c<116> s<147> l<11:29> el<11:32>
n<ASSIGN_VADDR> u<118> t<StringConst> p<119> l<12:2> el<12:14>
n<> u<119> t<Ps_or_hierarchical_identifier> p<126> c<118> s<125> l<12:2> el<12:14>
n<i> u<120> t<StringConst> p<121> l<12:15> el<12:16>
n<> u<121> t<Primary_literal> p<122> c<120> l<12:15> el<12:16>
n<> u<122> t<Primary> p<123> c<121> l<12:15> el<12:16>
n<> u<123> t<Expression> p<124> c<122> l<12:15> el<12:16>
n<> u<124> t<Bit_select> p<125> c<123> l<12:14> el<12:17>
n<> u<125> t<Select> p<126> c<124> l<12:14> el<12:17>
n<> u<126> t<Variable_lvalue> p<138> c<119> s<127> l<12:2> el<12:17>
n<> u<127> t<AssignOp_Assign> p<138> s<137> l<12:18> el<12:19>
n<V> u<128> t<StringConst> p<135> s<134> l<12:20> el<12:21>
n<i> u<129> t<StringConst> p<130> l<12:22> el<12:23>
n<> u<130> t<Primary_literal> p<131> c<129> l<12:22> el<12:23>
n<> u<131> t<Primary> p<132> c<130> l<12:22> el<12:23>
n<> u<132> t<Expression> p<133> c<131> l<12:22> el<12:23>
n<> u<133> t<Bit_select> p<134> c<132> l<12:21> el<12:24>
n<> u<134> t<Select> p<135> c<133> l<12:21> el<12:24>
n<> u<135> t<Complex_func_call> p<136> c<128> l<12:20> el<12:24>
n<> u<136> t<Primary> p<137> c<135> l<12:20> el<12:24>
n<> u<137> t<Expression> p<138> c<136> l<12:20> el<12:24>
n<> u<138> t<Operator_assignment> p<139> c<126> l<12:2> el<12:24>
n<> u<139> t<Blocking_assignment> p<140> c<138> l<12:2> el<12:24>
n<> u<140> t<Statement_item> p<141> c<139> l<12:2> el<12:25>
n<> u<141> t<Statement> p<142> c<140> l<12:2> el<12:25>
n<> u<142> t<Statement_or_null> p<144> c<141> s<143> l<12:2> el<12:25>
n<> u<143> t<End> p<144> l<13:8> el<13:11>
n<> u<144> t<Seq_block> p<145> c<142> l<11:34> el<13:11>
n<> u<145> t<Statement_item> p<146> c<144> l<11:34> el<13:11>
n<> u<146> t<Statement> p<147> c<145> l<11:34> el<13:11>
n<> u<147> t<Statement_or_null> p<149> c<146> l<11:34> el<13:11>
n<> u<148> t<For> p<149> s<98> l<11:4> el<11:7>
n<> u<149> t<Loop_statement> p<150> c<148> l<11:4> el<13:11>
n<> u<150> t<Statement_item> p<151> c<149> l<11:4> el<13:11>
n<> u<151> t<Statement> p<152> c<150> l<11:4> el<13:11>
n<> u<152> t<Function_statement_or_null> p<154> c<151> s<153> l<11:4> el<13:11>
n<> u<153> t<Endfunction> p<154> l<14:1> el<14:12>
n<> u<154> t<Function_body_declaration> p<155> c<88> l<10:17> el<14:12>
n<> u<155> t<Function_declaration> p<156> c<84> l<10:1> el<14:12>
n<> u<156> t<Package_or_generate_item_declaration> p<157> c<155> l<10:1> el<14:12>
n<> u<157> t<Module_or_generate_item_declaration> p<158> c<156> l<10:1> el<14:12>
n<> u<158> t<Module_common_item> p<159> c<157> l<10:1> el<14:12>
n<> u<159> t<Module_or_generate_item> p<160> c<158> l<10:1> el<14:12>
n<> u<160> t<Non_port_module_item> p<161> c<159> l<10:1> el<14:12>
n<> u<161> t<Module_item> p<515> c<160> s<187> l<10:1> el<14:12>
n<> u<162> t<IntegerAtomType_Int> p<164> s<163> l<16:12> el<16:15>
n<> u<163> t<Signing_Unsigned> p<164> l<16:16> el<16:24>
n<> u<164> t<Data_type> p<165> c<162> l<16:12> el<16:24>
n<> u<165> t<Data_type_or_implicit> p<181> c<164> s<180> l<16:12> el<16:24>
n<VADDR> u<166> t<StringConst> p<179> s<171> l<16:25> el<16:30>
n<CNT> u<167> t<StringConst> p<168> l<16:31> el<16:34>
n<> u<168> t<Primary_literal> p<169> c<167> l<16:31> el<16:34>
n<> u<169> t<Constant_primary> p<170> c<168> l<16:31> el<16:34>
n<> u<170> t<Constant_expression> p<171> c<169> l<16:31> el<16:34>
n<> u<171> t<Unpacked_dimension> p<179> c<170> s<178> l<16:30> el<16:35>
n<ASSIGN_VADDR> u<172> t<StringConst> p<174> s<173> l<16:38> el<16:50>
n<> u<173> t<List_of_arguments> p<174> l<16:51> el<16:51>
n<> u<174> t<Subroutine_call> p<175> c<172> l<16:38> el<16:52>
n<> u<175> t<Constant_primary> p<176> c<174> l<16:38> el<16:52>
n<> u<176> t<Constant_expression> p<177> c<175> l<16:38> el<16:52>
n<> u<177> t<Constant_mintypmax_expression> p<178> c<176> l<16:38> el<16:52>
n<> u<178> t<Constant_param_expression> p<179> c<177> l<16:38> el<16:52>
n<> u<179> t<Param_assignment> p<180> c<166> l<16:25> el<16:52>
n<> u<180> t<List_of_param_assignments> p<181> c<179> l<16:25> el<16:52>
n<> u<181> t<Local_parameter_declaration> p<182> c<165> l<16:1> el<16:52>
n<> u<182> t<Package_or_generate_item_declaration> p<183> c<181> l<16:1> el<16:53>
n<> u<183> t<Module_or_generate_item_declaration> p<184> c<182> l<16:1> el<16:53>
n<> u<184> t<Module_common_item> p<185> c<183> l<16:1> el<16:53>
n<> u<185> t<Module_or_generate_item> p<186> c<184> l<16:1> el<16:53>
n<> u<186> t<Non_port_module_item> p<187> c<185> l<16:1> el<16:53>
n<> u<187> t<Module_item> p<515> c<186> s<222> l<16:1> el<16:53>
n<VADDR> u<188> t<StringConst> p<195> s<194> l<17:5> el<17:10>
n<0> u<189> t<IntConst> p<190> l<17:11> el<17:12>
n<> u<190> t<Primary_literal> p<191> c<189> l<17:11> el<17:12>
n<> u<191> t<Constant_primary> p<192> c<190> l<17:11> el<17:12>
n<> u<192> t<Constant_expression> p<193> c<191> l<17:11> el<17:12>
n<> u<193> t<Constant_bit_select> p<194> c<192> l<17:10> el<17:13>
n<> u<194> t<Constant_select> p<195> c<193> l<17:10> el<17:13>
n<> u<195> t<Constant_primary> p<196> c<188> l<17:5> el<17:13>
n<> u<196> t<Constant_expression> p<202> c<195> s<201> l<17:5> el<17:13>
n<3> u<197> t<IntConst> p<198> l<17:17> el<17:18>
n<> u<198> t<Primary_literal> p<199> c<197> l<17:17> el<17:18>
n<> u<199> t<Constant_primary> p<200> c<198> l<17:17> el<17:18>
n<> u<200> t<Constant_expression> p<202> c<199> l<17:17> el<17:18>
n<> u<201> t<BinOp_Equiv> p<202> s<200> l<17:14> el<17:16>
n<> u<202> t<Constant_expression> p<217> c<196> s<215> l<17:5> el<17:18>
n<"VADDR[0] == 3"> u<203> t<StringLiteral> p<204> l<18:10> el<18:25>
n<> u<204> t<Primary_literal> p<205> c<203> l<18:10> el<18:25>
n<> u<205> t<Primary> p<206> c<204> l<18:10> el<18:25>
n<> u<206> t<Expression> p<207> c<205> l<18:10> el<18:25>
n<> u<207> t<List_of_arguments> p<209> c<206> l<18:10> el<18:25>
n<info> u<208> t<StringConst> p<209> s<207> l<18:5> el<18:9>
n<> u<209> t<Elaboration_system_task> p<210> c<208> l<18:4> el<18:27>
n<> u<210> t<Module_common_item> p<211> c<209> l<18:4> el<18:27>
n<> u<211> t<Module_or_generate_item> p<212> c<210> l<18:4> el<18:27>
n<> u<212> t<Generate_item> p<214> c<211> s<213> l<18:4> el<18:27>
n<> u<213> t<End> p<214> l<19:1> el<19:4>
n<> u<214> t<Generate_begin_end_block> p<215> c<212> l<17:20> el<19:4>
n<> u<215> t<Generate_item> p<217> c<214> l<17:20> el<19:4>
n<> u<216> t<IF> p<217> s<202> l<17:1> el<17:3>
n<> u<217> t<If_generate_construct> p<218> c<216> l<17:1> el<19:4>
n<> u<218> t<Conditional_generate_construct> p<219> c<217> l<17:1> el<19:4>
n<> u<219> t<Module_common_item> p<220> c<218> l<17:1> el<19:4>
n<> u<220> t<Module_or_generate_item> p<221> c<219> l<17:1> el<19:4>
n<> u<221> t<Non_port_module_item> p<222> c<220> l<17:1> el<19:4>
n<> u<222> t<Module_item> p<515> c<221> s<257> l<17:1> el<19:4>
n<VADDR> u<223> t<StringConst> p<230> s<229> l<20:5> el<20:10>
n<2> u<224> t<IntConst> p<225> l<20:11> el<20:12>
n<> u<225> t<Primary_literal> p<226> c<224> l<20:11> el<20:12>
n<> u<226> t<Constant_primary> p<227> c<225> l<20:11> el<20:12>
n<> u<227> t<Constant_expression> p<228> c<226> l<20:11> el<20:12>
n<> u<228> t<Constant_bit_select> p<229> c<227> l<20:10> el<20:13>
n<> u<229> t<Constant_select> p<230> c<228> l<20:10> el<20:13>
n<> u<230> t<Constant_primary> p<231> c<223> l<20:5> el<20:13>
n<> u<231> t<Constant_expression> p<237> c<230> s<236> l<20:5> el<20:13>
n<4> u<232> t<IntConst> p<233> l<20:17> el<20:18>
n<> u<233> t<Primary_literal> p<234> c<232> l<20:17> el<20:18>
n<> u<234> t<Constant_primary> p<235> c<233> l<20:17> el<20:18>
n<> u<235> t<Constant_expression> p<237> c<234> l<20:17> el<20:18>
n<> u<236> t<BinOp_Equiv> p<237> s<235> l<20:14> el<20:16>
n<> u<237> t<Constant_expression> p<252> c<231> s<250> l<20:5> el<20:18>
n<"VADDR[2] == 4"> u<238> t<StringLiteral> p<239> l<21:10> el<21:25>
n<> u<239> t<Primary_literal> p<240> c<238> l<21:10> el<21:25>
n<> u<240> t<Primary> p<241> c<239> l<21:10> el<21:25>
n<> u<241> t<Expression> p<242> c<240> l<21:10> el<21:25>
n<> u<242> t<List_of_arguments> p<244> c<241> l<21:10> el<21:25>
n<info> u<243> t<StringConst> p<244> s<242> l<21:5> el<21:9>
n<> u<244> t<Elaboration_system_task> p<245> c<243> l<21:4> el<21:27>
n<> u<245> t<Module_common_item> p<246> c<244> l<21:4> el<21:27>
n<> u<246> t<Module_or_generate_item> p<247> c<245> l<21:4> el<21:27>
n<> u<247> t<Generate_item> p<249> c<246> s<248> l<21:4> el<21:27>
n<> u<248> t<End> p<249> l<22:1> el<22:4>
n<> u<249> t<Generate_begin_end_block> p<250> c<247> l<20:20> el<22:4>
n<> u<250> t<Generate_item> p<252> c<249> l<20:20> el<22:4>
n<> u<251> t<IF> p<252> s<237> l<20:1> el<20:3>
n<> u<252> t<If_generate_construct> p<253> c<251> l<20:1> el<22:4>
n<> u<253> t<Conditional_generate_construct> p<254> c<252> l<20:1> el<22:4>
n<> u<254> t<Module_common_item> p<255> c<253> l<20:1> el<22:4>
n<> u<255> t<Module_or_generate_item> p<256> c<254> l<20:1> el<22:4>
n<> u<256> t<Non_port_module_item> p<257> c<255> l<20:1> el<22:4>
n<> u<257> t<Module_item> p<515> c<256> s<393> l<20:1> el<22:4>
n<> u<258> t<Lifetime_Static> p<387> s<386> l<25:10> el<25:16>
n<> u<259> t<IntegerAtomType_Int> p<261> s<260> l<25:17> el<25:20>
n<> u<260> t<Signing_Unsigned> p<261> l<25:21> el<25:29>
n<> u<261> t<Data_type> p<262> c<259> l<25:17> el<25:29>
n<> u<262> t<Function_data_type> p<263> c<261> l<25:17> el<25:29>
n<> u<263> t<Function_data_type_or_implicit> p<386> c<262> s<264> l<25:17> el<25:29>
n<MAX_VADDR_CNT> u<264> t<StringConst> p<386> s<283> l<25:30> el<25:43>
n<> u<265> t<IntegerAtomType_Int> p<267> s<266> l<25:44> el<25:47>
n<> u<266> t<Signing_Unsigned> p<267> l<25:48> el<25:56>
n<> u<267> t<Data_type> p<268> c<265> l<25:44> el<25:56>
n<> u<268> t<Data_type_or_implicit> p<276> c<267> s<269> l<25:44> el<25:56>
n<SRC> u<269> t<StringConst> p<276> s<275> l<25:57> el<25:60>
n<CNT> u<270> t<StringConst> p<271> l<25:61> el<25:64>
n<> u<271> t<Primary_literal> p<272> c<270> l<25:61> el<25:64>
n<> u<272> t<Constant_primary> p<273> c<271> l<25:61> el<25:64>
n<> u<273> t<Constant_expression> p<274> c<272> l<25:61> el<25:64>
n<> u<274> t<Unpacked_dimension> p<275> c<273> l<25:60> el<25:65>
n<> u<275> t<Variable_dimension> p<276> c<274> l<25:60> el<25:65>
n<> u<276> t<Tf_port_item> p<283> c<268> s<282> l<25:44> el<25:65>
n<> u<277> t<IntegerAtomType_Int> p<279> s<278> l<25:67> el<25:70>
n<> u<278> t<Signing_Unsigned> p<279> l<25:71> el<25:79>
n<> u<279> t<Data_type> p<280> c<277> l<25:67> el<25:79>
n<> u<280> t<Data_type_or_implicit> p<282> c<279> s<281> l<25:67> el<25:79>
n<ICNT> u<281> t<StringConst> p<282> l<25:80> el<25:84>
n<> u<282> t<Tf_port_item> p<283> c<280> l<25:67> el<25:84>
n<> u<283> t<Tf_port_list> p<386> c<276> s<298> l<25:44> el<25:84>
n<MAX_VADDR_CNT> u<284> t<StringConst> p<285> l<26:5> el<26:18>
n<> u<285> t<Ps_or_hierarchical_identifier> p<288> c<284> s<287> l<26:5> el<26:18>
n<> u<286> t<Bit_select> p<287> l<26:19> el<26:19>
n<> u<287> t<Select> p<288> c<286> l<26:19> el<26:19>
n<> u<288> t<Variable_lvalue> p<294> c<285> s<289> l<26:5> el<26:18>
n<> u<289> t<AssignOp_Assign> p<294> s<293> l<26:19> el<26:20>
n<0> u<290> t<IntConst> p<291> l<26:21> el<26:22>
n<> u<291> t<Primary_literal> p<292> c<290> l<26:21> el<26:22>
n<> u<292> t<Primary> p<293> c<291> l<26:21> el<26:22>
n<> u<293> t<Expression> p<294> c<292> l<26:21> el<26:22>
n<> u<294> t<Operator_assignment> p<295> c<288> l<26:5> el<26:22>
n<> u<295> t<Blocking_assignment> p<296> c<294> l<26:5> el<26:22>
n<> u<296> t<Statement_item> p<297> c<295> l<26:5> el<26:23>
n<> u<297> t<Statement> p<298> c<296> l<26:5> el<26:23>
n<> u<298> t<Function_statement_or_null> p<386> c<297> s<384> l<26:5> el<26:23>
n<> u<299> t<IntegerAtomType_Int> p<300> l<27:10> el<27:13>
n<> u<300> t<Data_type> p<306> c<299> s<301> l<27:10> el<27:13>
n<i> u<301> t<StringConst> p<306> s<305> l<27:14> el<27:15>
n<0> u<302> t<IntConst> p<303> l<27:18> el<27:19>
n<> u<303> t<Primary_literal> p<304> c<302> l<27:18> el<27:19>
n<> u<304> t<Primary> p<305> c<303> l<27:18> el<27:19>
n<> u<305> t<Expression> p<306> c<304> l<27:18> el<27:19>
n<> u<306> t<For_variable_declaration> p<307> c<300> l<27:10> el<27:19>
n<> u<307> t<For_initialization> p<381> c<306> s<317> l<27:10> el<27:19>
n<i> u<308> t<StringConst> p<309> l<27:21> el<27:22>
n<> u<309> t<Primary_literal> p<310> c<308> l<27:21> el<27:22>
n<> u<310> t<Primary> p<311> c<309> l<27:21> el<27:22>
n<> u<311> t<Expression> p<317> c<310> s<316> l<27:21> el<27:22>
n<ICNT> u<312> t<StringConst> p<313> l<27:25> el<27:29>
n<> u<313> t<Primary_literal> p<314> c<312> l<27:25> el<27:29>
n<> u<314> t<Primary> p<315> c<313> l<27:25> el<27:29>
n<> u<315> t<Expression> p<317> c<314> l<27:25> el<27:29>
n<> u<316> t<BinOp_Less> p<317> s<315> l<27:23> el<27:24>
n<> u<317> t<Expression> p<381> c<311> s<326> l<27:21> el<27:29>
n<i> u<318> t<StringConst> p<319> l<27:31> el<27:32>
n<> u<319> t<Ps_or_hierarchical_identifier> p<322> c<318> s<321> l<27:31> el<27:32>
n<> u<320> t<Bit_select> p<321> l<27:32> el<27:32>
n<> u<321> t<Select> p<322> c<320> l<27:32> el<27:32>
n<> u<322> t<Variable_lvalue> p<324> c<319> s<323> l<27:31> el<27:32>
n<> u<323> t<IncDec_PlusPlus> p<324> l<27:32> el<27:34>
n<> u<324> t<Inc_or_dec_expression> p<325> c<322> l<27:31> el<27:34>
n<> u<325> t<For_step_assignment> p<326> c<324> l<27:31> el<27:34>
n<> u<326> t<For_step> p<381> c<325> s<379> l<27:31> el<27:34>
n<SRC> u<327> t<StringConst> p<334> s<333> l<28:13> el<28:16>
n<i> u<328> t<StringConst> p<329> l<28:17> el<28:18>
n<> u<329> t<Primary_literal> p<330> c<328> l<28:17> el<28:18>
n<> u<330> t<Primary> p<331> c<329> l<28:17> el<28:18>
n<> u<331> t<Expression> p<332> c<330> l<28:17> el<28:18>
n<> u<332> t<Bit_select> p<333> c<331> l<28:16> el<28:19>
n<> u<333> t<Select> p<334> c<332> l<28:16> el<28:19>
n<> u<334> t<Complex_func_call> p<335> c<327> l<28:13> el<28:19>
n<> u<335> t<Primary> p<336> c<334> l<28:13> el<28:19>
n<> u<336> t<Expression> p<342> c<335> s<341> l<28:13> el<28:19>
n<MAX_VADDR_CNT> u<337> t<StringConst> p<338> l<28:22> el<28:35>
n<> u<338> t<Primary_literal> p<339> c<337> l<28:22> el<28:35>
n<> u<339> t<Primary> p<340> c<338> l<28:22> el<28:35>
n<> u<340> t<Expression> p<342> c<339> l<28:22> el<28:35>
n<> u<341> t<BinOp_Great> p<342> s<340> l<28:20> el<28:21>
n<> u<342> t<Expression> p<343> c<336> l<28:13> el<28:35>
n<> u<343> t<Expression_or_cond_pattern> p<344> c<342> l<28:13> el<28:35>
n<> u<344> t<Cond_predicate> p<371> c<343> s<370> l<28:13> el<28:35>
n<MAX_VADDR_CNT> u<345> t<StringConst> p<346> l<29:13> el<29:26>
n<> u<346> t<Ps_or_hierarchical_identifier> p<349> c<345> s<348> l<29:13> el<29:26>
n<> u<347> t<Bit_select> p<348> l<29:27> el<29:27>
n<> u<348> t<Select> p<349> c<347> l<29:27> el<29:27>
n<> u<349> t<Variable_lvalue> p<361> c<346> s<350> l<29:13> el<29:26>
n<> u<350> t<AssignOp_Assign> p<361> s<360> l<29:27> el<29:28>
n<SRC> u<351> t<StringConst> p<358> s<357> l<29:29> el<29:32>
n<i> u<352> t<StringConst> p<353> l<29:33> el<29:34>
n<> u<353> t<Primary_literal> p<354> c<352> l<29:33> el<29:34>
n<> u<354> t<Primary> p<355> c<353> l<29:33> el<29:34>
n<> u<355> t<Expression> p<356> c<354> l<29:33> el<29:34>
n<> u<356> t<Bit_select> p<357> c<355> l<29:32> el<29:35>
n<> u<357> t<Select> p<358> c<356> l<29:32> el<29:35>
n<> u<358> t<Complex_func_call> p<359> c<351> l<29:29> el<29:35>
n<> u<359> t<Primary> p<360> c<358> l<29:29> el<29:35>
n<> u<360> t<Expression> p<361> c<359> l<29:29> el<29:35>
n<> u<361> t<Operator_assignment> p<362> c<349> l<29:13> el<29:35>
n<> u<362> t<Blocking_assignment> p<363> c<361> l<29:13> el<29:35>
n<> u<363> t<Statement_item> p<364> c<362> l<29:13> el<29:36>
n<> u<364> t<Statement> p<365> c<363> l<29:13> el<29:36>
n<> u<365> t<Statement_or_null> p<367> c<364> s<366> l<29:13> el<29:36>
n<> u<366> t<End> p<367> l<30:9> el<30:12>
n<> u<367> t<Seq_block> p<368> c<365> l<28:37> el<30:12>
n<> u<368> t<Statement_item> p<369> c<367> l<28:37> el<30:12>
n<> u<369> t<Statement> p<370> c<368> l<28:37> el<30:12>
n<> u<370> t<Statement_or_null> p<371> c<369> l<28:37> el<30:12>
n<> u<371> t<Conditional_statement> p<372> c<344> l<28:9> el<30:12>
n<> u<372> t<Statement_item> p<373> c<371> l<28:9> el<30:12>
n<> u<373> t<Statement> p<374> c<372> l<28:9> el<30:12>
n<> u<374> t<Statement_or_null> p<376> c<373> s<375> l<28:9> el<30:12>
n<> u<375> t<End> p<376> l<31:5> el<31:8>
n<> u<376> t<Seq_block> p<377> c<374> l<27:36> el<31:8>
n<> u<377> t<Statement_item> p<378> c<376> l<27:36> el<31:8>
n<> u<378> t<Statement> p<379> c<377> l<27:36> el<31:8>
n<> u<379> t<Statement_or_null> p<381> c<378> l<27:36> el<31:8>
n<> u<380> t<For> p<381> s<307> l<27:5> el<27:8>
n<> u<381> t<Loop_statement> p<382> c<380> l<27:5> el<31:8>
n<> u<382> t<Statement_item> p<383> c<381> l<27:5> el<31:8>
n<> u<383> t<Statement> p<384> c<382> l<27:5> el<31:8>
n<> u<384> t<Function_statement_or_null> p<386> c<383> s<385> l<27:5> el<31:8>
n<> u<385> t<Endfunction> p<386> l<32:1> el<32:12>
n<> u<386> t<Function_body_declaration> p<387> c<263> l<25:17> el<32:12>
n<> u<387> t<Function_declaration> p<388> c<258> l<25:1> el<32:12>
n<> u<388> t<Package_or_generate_item_declaration> p<389> c<387> l<25:1> el<32:12>
n<> u<389> t<Module_or_generate_item_declaration> p<390> c<388> l<25:1> el<32:12>
n<> u<390> t<Module_common_item> p<391> c<389> l<25:1> el<32:12>
n<> u<391> t<Module_or_generate_item> p<392> c<390> l<25:1> el<32:12>
n<> u<392> t<Non_port_module_item> p<393> c<391> l<25:1> el<32:12>
n<> u<393> t<Module_item> p<515> c<392> s<423> l<25:1> el<32:12>
n<> u<394> t<IntegerAtomType_Int> p<396> s<395> l<34:12> el<34:15>
n<> u<395> t<Signing_Unsigned> p<396> l<34:16> el<34:24>
n<> u<396> t<Data_type> p<397> c<394> l<34:12> el<34:24>
n<> u<397> t<Data_type_or_implicit> p<417> c<396> s<416> l<34:12> el<34:24>
n<MAX_VADDR> u<398> t<StringConst> p<415> s<414> l<34:25> el<34:34>
n<MAX_VADDR_CNT> u<399> t<StringConst> p<410> s<409> l<34:37> el<34:50>
n<VADDR> u<400> t<StringConst> p<401> l<34:51> el<34:56>
n<> u<401> t<Primary_literal> p<402> c<400> l<34:51> el<34:56>
n<> u<402> t<Primary> p<403> c<401> l<34:51> el<34:56>
n<> u<403> t<Expression> p<409> c<402> s<408> l<34:51> el<34:56>
n<CNT> u<404> t<StringConst> p<405> l<34:58> el<34:61>
n<> u<405> t<Primary_literal> p<406> c<404> l<34:58> el<34:61>
n<> u<406> t<Primary> p<407> c<405> l<34:58> el<34:61>
n<> u<407> t<Expression> p<408> c<406> l<34:58> el<34:61>
n<> u<408> t<Argument> p<409> c<407> l<34:58> el<34:61>
n<> u<409> t<List_of_arguments> p<410> c<403> l<34:51> el<34:61>
n<> u<410> t<Subroutine_call> p<411> c<399> l<34:37> el<34:62>
n<> u<411> t<Constant_primary> p<412> c<410> l<34:37> el<34:62>
n<> u<412> t<Constant_expression> p<413> c<411> l<34:37> el<34:62>
n<> u<413> t<Constant_mintypmax_expression> p<414> c<412> l<34:37> el<34:62>
n<> u<414> t<Constant_param_expression> p<415> c<413> l<34:37> el<34:62>
n<> u<415> t<Param_assignment> p<416> c<398> l<34:25> el<34:62>
n<> u<416> t<List_of_param_assignments> p<417> c<415> l<34:25> el<34:62>
n<> u<417> t<Local_parameter_declaration> p<418> c<397> l<34:1> el<34:62>
n<> u<418> t<Package_or_generate_item_declaration> p<419> c<417> l<34:1> el<34:63>
n<> u<419> t<Module_or_generate_item_declaration> p<420> c<418> l<34:1> el<34:63>
n<> u<420> t<Module_common_item> p<421> c<419> l<34:1> el<34:63>
n<> u<421> t<Module_or_generate_item> p<422> c<420> l<34:1> el<34:63>
n<> u<422> t<Non_port_module_item> p<423> c<421> l<34:1> el<34:63>
n<> u<423> t<Module_item> p<515> c<422> s<453> l<34:1> el<34:63>
n<MAX_VADDR> u<424> t<StringConst> p<425> l<35:5> el<35:14>
n<> u<425> t<Primary_literal> p<426> c<424> l<35:5> el<35:14>
n<> u<426> t<Constant_primary> p<427> c<425> l<35:5> el<35:14>
n<> u<427> t<Constant_expression> p<433> c<426> s<432> l<35:5> el<35:14>
n<3> u<428> t<IntConst> p<429> l<35:18> el<35:19>
n<> u<429> t<Primary_literal> p<430> c<428> l<35:18> el<35:19>
n<> u<430> t<Constant_primary> p<431> c<429> l<35:18> el<35:19>
n<> u<431> t<Constant_expression> p<433> c<430> l<35:18> el<35:19>
n<> u<432> t<BinOp_Equiv> p<433> s<431> l<35:15> el<35:17>
n<> u<433> t<Constant_expression> p<448> c<427> s<446> l<35:5> el<35:19>
n<"MAX_VADDR == 3"> u<434> t<StringLiteral> p<435> l<36:10> el<36:26>
n<> u<435> t<Primary_literal> p<436> c<434> l<36:10> el<36:26>
n<> u<436> t<Primary> p<437> c<435> l<36:10> el<36:26>
n<> u<437> t<Expression> p<438> c<436> l<36:10> el<36:26>
n<> u<438> t<List_of_arguments> p<440> c<437> l<36:10> el<36:26>
n<info> u<439> t<StringConst> p<440> s<438> l<36:5> el<36:9>
n<> u<440> t<Elaboration_system_task> p<441> c<439> l<36:4> el<36:28>
n<> u<441> t<Module_common_item> p<442> c<440> l<36:4> el<36:28>
n<> u<442> t<Module_or_generate_item> p<443> c<441> l<36:4> el<36:28>
n<> u<443> t<Generate_item> p<445> c<442> s<444> l<36:4> el<36:28>
n<> u<444> t<End> p<445> l<37:1> el<37:4>
n<> u<445> t<Generate_begin_end_block> p<446> c<443> l<35:21> el<37:4>
n<> u<446> t<Generate_item> p<448> c<445> l<35:21> el<37:4>
n<> u<447> t<IF> p<448> s<433> l<35:1> el<35:3>
n<> u<448> t<If_generate_construct> p<449> c<447> l<35:1> el<37:4>
n<> u<449> t<Conditional_generate_construct> p<450> c<448> l<35:1> el<37:4>
n<> u<450> t<Module_common_item> p<451> c<449> l<35:1> el<37:4>
n<> u<451> t<Module_or_generate_item> p<452> c<450> l<35:1> el<37:4>
n<> u<452> t<Non_port_module_item> p<453> c<451> l<35:1> el<37:4>
n<> u<453> t<Module_item> p<515> c<452> s<483> l<35:1> el<37:4>
n<MAX_VADDR> u<454> t<StringConst> p<455> l<38:5> el<38:14>
n<> u<455> t<Primary_literal> p<456> c<454> l<38:5> el<38:14>
n<> u<456> t<Constant_primary> p<457> c<455> l<38:5> el<38:14>
n<> u<457> t<Constant_expression> p<463> c<456> s<462> l<38:5> el<38:14>
n<5> u<458> t<IntConst> p<459> l<38:18> el<38:19>
n<> u<459> t<Primary_literal> p<460> c<458> l<38:18> el<38:19>
n<> u<460> t<Constant_primary> p<461> c<459> l<38:18> el<38:19>
n<> u<461> t<Constant_expression> p<463> c<460> l<38:18> el<38:19>
n<> u<462> t<BinOp_Equiv> p<463> s<461> l<38:15> el<38:17>
n<> u<463> t<Constant_expression> p<478> c<457> s<476> l<38:5> el<38:19>
n<"MAX_VADDR == 5"> u<464> t<StringLiteral> p<465> l<39:10> el<39:26>
n<> u<465> t<Primary_literal> p<466> c<464> l<39:10> el<39:26>
n<> u<466> t<Primary> p<467> c<465> l<39:10> el<39:26>
n<> u<467> t<Expression> p<468> c<466> l<39:10> el<39:26>
n<> u<468> t<List_of_arguments> p<470> c<467> l<39:10> el<39:26>
n<info> u<469> t<StringConst> p<470> s<468> l<39:5> el<39:9>
n<> u<470> t<Elaboration_system_task> p<471> c<469> l<39:4> el<39:28>
n<> u<471> t<Module_common_item> p<472> c<470> l<39:4> el<39:28>
n<> u<472> t<Module_or_generate_item> p<473> c<471> l<39:4> el<39:28>
n<> u<473> t<Generate_item> p<475> c<472> s<474> l<39:4> el<39:28>
n<> u<474> t<End> p<475> l<40:1> el<40:4>
n<> u<475> t<Generate_begin_end_block> p<476> c<473> l<38:21> el<40:4>
n<> u<476> t<Generate_item> p<478> c<475> l<38:21> el<40:4>
n<> u<477> t<IF> p<478> s<463> l<38:1> el<38:3>
n<> u<478> t<If_generate_construct> p<479> c<477> l<38:1> el<40:4>
n<> u<479> t<Conditional_generate_construct> p<480> c<478> l<38:1> el<40:4>
n<> u<480> t<Module_common_item> p<481> c<479> l<38:1> el<40:4>
n<> u<481> t<Module_or_generate_item> p<482> c<480> l<38:1> el<40:4>
n<> u<482> t<Non_port_module_item> p<483> c<481> l<38:1> el<40:4>
n<> u<483> t<Module_item> p<515> c<482> s<513> l<38:1> el<40:4>
n<MAX_VADDR> u<484> t<StringConst> p<485> l<41:5> el<41:14>
n<> u<485> t<Primary_literal> p<486> c<484> l<41:5> el<41:14>
n<> u<486> t<Constant_primary> p<487> c<485> l<41:5> el<41:14>
n<> u<487> t<Constant_expression> p<493> c<486> s<492> l<41:5> el<41:14>
n<3> u<488> t<IntConst> p<489> l<41:18> el<41:19>
n<> u<489> t<Primary_literal> p<490> c<488> l<41:18> el<41:19>
n<> u<490> t<Constant_primary> p<491> c<489> l<41:18> el<41:19>
n<> u<491> t<Constant_expression> p<493> c<490> l<41:18> el<41:19>
n<> u<492> t<BinOp_Not> p<493> s<491> l<41:15> el<41:17>
n<> u<493> t<Constant_expression> p<508> c<487> s<506> l<41:5> el<41:19>
n<"MAX_VADDR != 3"> u<494> t<StringLiteral> p<495> l<42:10> el<42:26>
n<> u<495> t<Primary_literal> p<496> c<494> l<42:10> el<42:26>
n<> u<496> t<Primary> p<497> c<495> l<42:10> el<42:26>
n<> u<497> t<Expression> p<498> c<496> l<42:10> el<42:26>
n<> u<498> t<List_of_arguments> p<500> c<497> l<42:10> el<42:26>
n<info> u<499> t<StringConst> p<500> s<498> l<42:5> el<42:9>
n<> u<500> t<Elaboration_system_task> p<501> c<499> l<42:4> el<42:28>
n<> u<501> t<Module_common_item> p<502> c<500> l<42:4> el<42:28>
n<> u<502> t<Module_or_generate_item> p<503> c<501> l<42:4> el<42:28>
n<> u<503> t<Generate_item> p<505> c<502> s<504> l<42:4> el<42:28>
n<> u<504> t<End> p<505> l<43:1> el<43:4>
n<> u<505> t<Generate_begin_end_block> p<506> c<503> l<41:21> el<43:4>
n<> u<506> t<Generate_item> p<508> c<505> l<41:21> el<43:4>
n<> u<507> t<IF> p<508> s<493> l<41:1> el<41:3>
n<> u<508> t<If_generate_construct> p<509> c<507> l<41:1> el<43:4>
n<> u<509> t<Conditional_generate_construct> p<510> c<508> l<41:1> el<43:4>
n<> u<510> t<Module_common_item> p<511> c<509> l<41:1> el<43:4>
n<> u<511> t<Module_or_generate_item> p<512> c<510> l<41:1> el<43:4>
n<> u<512> t<Non_port_module_item> p<513> c<511> l<41:1> el<43:4>
n<> u<513> t<Module_item> p<515> c<512> s<514> l<41:1> el<43:4>
n<> u<514> t<Endmodule> p<515> l<44:1> el<44:10>
n<> u<515> t<Module_declaration> p<516> c<7> l<1:1> el<44:10>
n<> u<516> t<Description> p<533> c<515> s<532> l<1:1> el<44:10>
n<module> u<517> t<Module_keyword> p<519> s<518> l<46:1> el<46:7>
n<main> u<518> t<StringConst> p<519> l<46:8> el<46:12>
n<> u<519> t<Module_ansi_header> p<531> c<517> s<529> l<46:1> el<46:13>
n<top> u<520> t<StringConst> p<527> s<521> l<47:1> el<47:4>
n<> u<521> t<Parameter_value_assignment> p<527> s<526> l<47:5> el<47:8>
n<top1> u<522> t<StringConst> p<523> l<47:9> el<47:13>
n<> u<523> t<Name_of_instance> p<526> c<522> s<525> l<47:9> el<47:13>
n<> u<524> t<Ordered_port_connection> p<525> l<47:14> el<47:14>
n<> u<525> t<List_of_port_connections> p<526> c<524> l<47:14> el<47:14>
n<> u<526> t<Hierarchical_instance> p<527> c<523> l<47:9> el<47:15>
n<> u<527> t<Module_instantiation> p<528> c<520> l<47:1> el<47:16>
n<> u<528> t<Module_or_generate_item> p<529> c<527> l<47:1> el<47:16>
n<> u<529> t<Non_port_module_item> p<531> c<528> s<530> l<47:1> el<47:16>
n<> u<530> t<Endmodule> p<531> l<48:1> el<48:10>
n<> u<531> t<Module_declaration> p<532> c<519> l<46:1> el<48:10>
n<> u<532> t<Description> p<533> c<531> l<46:1> el<48:10>
n<> u<533> t<Source_text> p<534> c<516> l<1:1> el<48:10>
n<> u<534> t<Top_level_rule> c<1> l<1:1> el<49:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv:1:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv:46:1: No timescale set for "main".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv:46:1: Compile module "work@main".

[INF:CP0303] ${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv:18:4: Compile generate block "work@main.top1.genblk2".

[INF:CP0335] ${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv:21:4: Compile generate block "work@main.top1.genblk3".

[INF:CP0335] ${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv:39:4: Compile generate block "work@main.top1.genblk6".

[INF:CP0335] ${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv:42:4: Compile generate block "work@main.top1.genblk7".

[NTE:EL0503] ${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv:46:1: Top level module "work@main".

[INF:EL0549] ${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv:18:4: Elaboration info "VADDR[0] == 3".

[INF:EL0549] ${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv:21:4: Elaboration info "VADDR[2] == 4".

[INF:EL0549] ${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv:39:4: Elaboration info "MAX_VADDR == 5".

[INF:EL0549] ${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv:42:4: Elaboration info "MAX_VADDR != 3".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_expr                                             3
array_typespec                                         5
array_var                                              1
assign_stmt                                            2
assignment                                             3
begin                                                  9
bit_select                                             8
constant                                             109
design                                                 1
for_stmt                                               2
func_call                                              6
function                                               2
gen_if                                                 5
gen_scope                                              8
gen_scope_array                                        8
if_stmt                                                1
int_typespec                                          10
int_var                                                6
io_decl                                                2
module_inst                                           11
operation                                             27
param_assign                                          32
parameter                                             33
range                                                  8
ref_module                                             1
ref_obj                                               26
ref_typespec                                          40
sys_task_call                                          4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_expr                                             3
array_typespec                                         5
array_var                                              1
assign_stmt                                            4
assignment                                             6
begin                                                 13
bit_select                                            12
constant                                             109
design                                                 1
for_stmt                                               4
func_call                                              6
function                                               4
gen_if                                                 5
gen_scope                                             12
gen_scope_array                                       12
if_stmt                                                2
int_typespec                                          10
int_var                                                8
io_decl                                                4
module_inst                                           11
operation                                             33
param_assign                                          32
parameter                                             33
range                                                  9
ref_module                                             1
ref_obj                                               40
ref_typespec                                          44
sys_task_call                                          8
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ArrayExprFuncArg/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ArrayExprFuncArg/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ArrayExprFuncArg/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@main)
|vpiElaborated:1
|vpiName:work@main
|uhdmallModules:
\_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:46:1, endln:48:10
  |vpiParent:
  \_design: (work@main)
  |vpiFullName:work@main
  |vpiDefName:work@main
  |vpiRefModule:
  \_ref_module: work@top (top1), line:47:9, endln:47:13
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:46:1, endln:48:10
    |vpiName:top1
    |vpiDefName:work@top
    |vpiActual:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
  |vpiParent:
  \_design: (work@main)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.CNT), line:4:25, endln:4:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |UINT:3
    |vpiTypespec:
    \_ref_typespec: (work@top.CNT)
      |vpiParent:
      \_parameter: (work@top.CNT), line:4:25, endln:4:28
      |vpiFullName:work@top.CNT
      |vpiActual:
      \_int_typespec: , line:4:12, endln:4:24
    |vpiLocalParam:1
    |vpiName:CNT
    |vpiFullName:work@top.CNT
  |vpiParameter:
  \_parameter: (work@top.V), line:7:26, endln:7:27
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiSize:1
    |vpiTypespec:
    \_ref_typespec: (work@top.V)
      |vpiParent:
      \_parameter: (work@top.V), line:7:26, endln:7:27
      |vpiFullName:work@top.V
      |vpiActual:
      \_array_typespec: , line:7:13, endln:7:32
    |vpiRange:
    \_range: , line:7:28, endln:7:31
      |vpiParent:
      \_parameter: (work@top.V), line:7:26, endln:7:27
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:7:28, endln:7:31
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:7:28, endln:7:31
        |vpiParent:
        \_range: , line:7:28, endln:7:31
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@top.V.CNT), line:7:28, endln:7:31
          |vpiParent:
          \_operation: , line:7:28, endln:7:31
          |vpiName:CNT
          |vpiFullName:work@top.V.CNT
          |vpiActual:
          \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiLocalParam:1
    |vpiName:V
    |vpiFullName:work@top.V
  |vpiParameter:
  \_parameter: (work@top.VADDR), line:16:25, endln:16:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiSize:1
    |vpiTypespec:
    \_ref_typespec: (work@top.VADDR)
      |vpiParent:
      \_parameter: (work@top.VADDR), line:16:25, endln:16:30
      |vpiFullName:work@top.VADDR
      |vpiActual:
      \_array_typespec: , line:16:12, endln:16:35
    |vpiRange:
    \_range: , line:16:31, endln:16:34
      |vpiParent:
      \_parameter: (work@top.VADDR), line:16:25, endln:16:30
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:16:31, endln:16:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:16:31, endln:16:34
        |vpiParent:
        \_range: , line:16:31, endln:16:34
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@top.VADDR.CNT), line:16:31, endln:16:34
          |vpiParent:
          \_operation: , line:16:31, endln:16:34
          |vpiName:CNT
          |vpiFullName:work@top.VADDR.CNT
          |vpiActual:
          \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiLocalParam:1
    |vpiName:VADDR
    |vpiFullName:work@top.VADDR
  |vpiParameter:
  \_parameter: (work@top.MAX_VADDR), line:34:25, endln:34:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiTypespec:
    \_ref_typespec: (work@top.MAX_VADDR)
      |vpiParent:
      \_parameter: (work@top.MAX_VADDR), line:34:25, endln:34:34
      |vpiFullName:work@top.MAX_VADDR
      |vpiActual:
      \_int_typespec: , line:34:12, endln:34:24
    |vpiLocalParam:1
    |vpiName:MAX_VADDR
    |vpiFullName:work@top.MAX_VADDR
  |vpiParamAssign:
  \_param_assign: , line:4:25, endln:4:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_constant: , line:4:31, endln:4:32
      |vpiParent:
      \_param_assign: , line:4:25, endln:4:32
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_ref_typespec: (work@top)
        |vpiParent:
        \_constant: , line:4:31, endln:4:32
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:4:12, endln:4:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.CNT), line:4:25, endln:4:28
  |vpiParamAssign:
  \_param_assign: , line:7:26, endln:7:43
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_operation: , line:7:35, endln:7:43
      |vpiParent:
      \_param_assign: , line:7:26, endln:7:43
      |vpiOpType:75
      |vpiOperand:
      \_constant: , line:7:37, endln:7:38
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:7:39, endln:7:40
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:7:41, endln:7:42
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.V), line:7:26, endln:7:27
  |vpiParamAssign:
  \_param_assign: , line:16:25, endln:16:52
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_func_call: (ASSIGN_VADDR), line:16:38, endln:16:50
      |vpiParent:
      \_param_assign: , line:16:25, endln:16:52
      |vpiName:ASSIGN_VADDR
      |vpiFunction:
      \_function: (work@top.ASSIGN_VADDR), line:10:1, endln:14:12
    |vpiLhs:
    \_parameter: (work@top.VADDR), line:16:25, endln:16:30
  |vpiParamAssign:
  \_param_assign: , line:34:25, endln:34:62
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_func_call: (MAX_VADDR_CNT), line:34:37, endln:34:50
      |vpiParent:
      \_param_assign: , line:34:25, endln:34:62
      |vpiArgument:
      \_ref_obj: (work@top.VADDR), line:34:51, endln:34:56
        |vpiParent:
        \_func_call: (MAX_VADDR_CNT), line:34:37, endln:34:50
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
      |vpiArgument:
      \_ref_obj: (work@top.CNT), line:34:58, endln:34:61
        |vpiParent:
        \_func_call: (MAX_VADDR_CNT), line:34:37, endln:34:50
        |vpiName:CNT
        |vpiFullName:work@top.CNT
      |vpiName:MAX_VADDR_CNT
      |vpiFunction:
      \_function: (work@top.MAX_VADDR_CNT), line:25:1, endln:32:12
    |vpiLhs:
    \_parameter: (work@top.MAX_VADDR), line:34:25, endln:34:34
  |vpiTypedef:
  \_array_typespec: (ASSIGN_VADDR_RET_T), line:9:9, endln:9:45
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiName:ASSIGN_VADDR_RET_T
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiRange:
    \_range: , line:9:41, endln:9:44
      |vpiParent:
      \_array_typespec: (ASSIGN_VADDR_RET_T), line:9:9, endln:9:45
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:9:41, endln:9:44
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:9:41, endln:9:44
        |vpiParent:
        \_range: , line:9:41, endln:9:44
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@top.ASSIGN_VADDR_RET_T.CNT), line:9:41, endln:9:44
          |vpiParent:
          \_operation: , line:9:41, endln:9:44
          |vpiName:CNT
          |vpiFullName:work@top.ASSIGN_VADDR_RET_T.CNT
          |vpiActual:
          \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiElemTypespec:
    \_ref_typespec: (work@top.ASSIGN_VADDR_RET_T)
      |vpiParent:
      \_array_typespec: (ASSIGN_VADDR_RET_T), line:9:9, endln:9:45
      |vpiFullName:work@top.ASSIGN_VADDR_RET_T
      |vpiActual:
      \_int_typespec: , line:9:9, endln:9:21
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.ASSIGN_VADDR), line:10:1, endln:14:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiName:ASSIGN_VADDR
    |vpiFullName:work@top.ASSIGN_VADDR
    |vpiVisibility:1
    |vpiReturn:
    \_array_var: (work@top.ASSIGN_VADDR), line:10:17, endln:10:35
      |vpiParent:
      \_function: (work@top.ASSIGN_VADDR), line:10:1, endln:14:12
      |vpiTypespec:
      \_ref_typespec: (work@top.ASSIGN_VADDR)
        |vpiParent:
        \_array_var: (work@top.ASSIGN_VADDR), line:10:17, endln:10:35
        |vpiFullName:work@top.ASSIGN_VADDR
        |vpiActual:
        \_array_typespec: (ASSIGN_VADDR_RET_T), line:9:9, endln:9:45
      |vpiFullName:work@top.ASSIGN_VADDR
    |vpiStmt:
    \_for_stmt: (work@top.ASSIGN_VADDR), line:11:4, endln:11:7
      |vpiParent:
      \_function: (work@top.ASSIGN_VADDR), line:10:1, endln:14:12
      |vpiFullName:work@top.ASSIGN_VADDR
      |vpiForInitStmt:
      \_assign_stmt: , line:11:9, endln:11:18
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:11:4, endln:11:7
        |vpiRhs:
        \_constant: , line:11:17, endln:11:18
          |vpiParent:
          \_assign_stmt: , line:11:9, endln:11:18
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_int_var: (work@top.ASSIGN_VADDR.i), line:11:13, endln:11:14
          |vpiParent:
          \_assign_stmt: , line:11:9, endln:11:18
          |vpiTypespec:
          \_ref_typespec: (work@top.ASSIGN_VADDR.i)
            |vpiParent:
            \_int_var: (work@top.ASSIGN_VADDR.i), line:11:13, endln:11:14
            |vpiFullName:work@top.ASSIGN_VADDR.i
            |vpiActual:
            \_int_typespec: , line:11:9, endln:11:12
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiSigned:1
      |vpiForIncStmt:
      \_operation: , line:11:29, endln:11:32
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:11:4, endln:11:7
        |vpiOpType:62
        |vpiOperand:
        \_ref_obj: (work@top.ASSIGN_VADDR.i), line:11:29, endln:11:30
          |vpiParent:
          \_operation: , line:11:29, endln:11:32
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiActual:
          \_int_var: (work@top.ASSIGN_VADDR.i), line:11:13, endln:11:14
      |vpiCondition:
      \_operation: , line:11:20, endln:11:27
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:11:4, endln:11:7
        |vpiOpType:20
        |vpiOperand:
        \_ref_obj: (work@top.ASSIGN_VADDR.i), line:11:20, endln:11:21
          |vpiParent:
          \_operation: , line:11:20, endln:11:27
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiActual:
          \_int_var: (work@top.ASSIGN_VADDR.i), line:11:13, endln:11:14
        |vpiOperand:
        \_ref_obj: (work@top.ASSIGN_VADDR.CNT), line:11:24, endln:11:27
          |vpiParent:
          \_operation: , line:11:20, endln:11:27
          |vpiName:CNT
          |vpiFullName:work@top.ASSIGN_VADDR.CNT
      |vpiStmt:
      \_begin: (work@top.ASSIGN_VADDR), line:11:34, endln:13:11
        |vpiParent:
        \_for_stmt: (work@top.ASSIGN_VADDR), line:11:4, endln:11:7
        |vpiFullName:work@top.ASSIGN_VADDR
        |vpiStmt:
        \_assignment: , line:12:2, endln:12:24
          |vpiParent:
          \_begin: (work@top.ASSIGN_VADDR), line:11:34, endln:13:11
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_bit_select: (work@top.ASSIGN_VADDR.V), line:12:22, endln:12:23
            |vpiParent:
            \_assignment: , line:12:2, endln:12:24
            |vpiName:V
            |vpiFullName:work@top.ASSIGN_VADDR.V
            |vpiIndex:
            \_ref_obj: (work@top.ASSIGN_VADDR.i), line:12:22, endln:12:23
              |vpiParent:
              \_bit_select: (work@top.ASSIGN_VADDR.V), line:12:22, endln:12:23
              |vpiName:i
              |vpiFullName:work@top.ASSIGN_VADDR.i
              |vpiActual:
              \_int_var: (work@top.ASSIGN_VADDR.i), line:11:13, endln:11:14
          |vpiLhs:
          \_bit_select: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:12:2, endln:12:17
            |vpiParent:
            \_assignment: , line:12:2, endln:12:24
            |vpiName:ASSIGN_VADDR
            |vpiFullName:work@top.ASSIGN_VADDR.ASSIGN_VADDR
            |vpiActual:
            \_array_var: (work@top.ASSIGN_VADDR), line:10:17, endln:10:35
            |vpiIndex:
            \_ref_obj: (work@top.ASSIGN_VADDR.i), line:12:15, endln:12:16
              |vpiParent:
              \_bit_select: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:12:2, endln:12:17
              |vpiName:i
              |vpiFullName:work@top.ASSIGN_VADDR.i
              |vpiActual:
              \_int_var: (work@top.ASSIGN_VADDR.i), line:11:13, endln:11:14
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
  |vpiTaskFunc:
  \_function: (work@top.MAX_VADDR_CNT), line:25:1, endln:32:12
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiName:MAX_VADDR_CNT
    |vpiFullName:work@top.MAX_VADDR_CNT
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@top.MAX_VADDR_CNT), line:25:17, endln:25:29
      |vpiParent:
      \_function: (work@top.MAX_VADDR_CNT), line:25:1, endln:32:12
      |vpiTypespec:
      \_ref_typespec: (work@top.MAX_VADDR_CNT)
        |vpiParent:
        \_int_var: (work@top.MAX_VADDR_CNT), line:25:17, endln:25:29
        |vpiFullName:work@top.MAX_VADDR_CNT
        |vpiActual:
        \_int_typespec: , line:25:17, endln:25:29
      |vpiFullName:work@top.MAX_VADDR_CNT
    |vpiIODecl:
    \_io_decl: (SRC), line:25:57, endln:25:60
      |vpiParent:
      \_function: (work@top.MAX_VADDR_CNT), line:25:1, endln:32:12
      |vpiDirection:1
      |vpiName:SRC
      |vpiRange:
      \_range: , line:25:61, endln:25:64
        |vpiParent:
        \_io_decl: (SRC), line:25:57, endln:25:60
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:25:61, endln:25:64
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:25:61, endln:25:64
          |vpiParent:
          \_range: , line:25:61, endln:25:64
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@top.MAX_VADDR_CNT.SRC.CNT), line:25:61, endln:25:64
            |vpiParent:
            \_operation: , line:25:61, endln:25:64
            |vpiName:CNT
            |vpiFullName:work@top.MAX_VADDR_CNT.SRC.CNT
          |vpiOperand:
          \_constant: 
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiTypedef:
      \_ref_typespec: (work@top.MAX_VADDR_CNT.SRC)
        |vpiParent:
        \_io_decl: (SRC), line:25:57, endln:25:60
        |vpiFullName:work@top.MAX_VADDR_CNT.SRC
        |vpiActual:
        \_int_typespec: , line:25:44, endln:25:47
    |vpiIODecl:
    \_io_decl: (ICNT), line:25:80, endln:25:84
      |vpiParent:
      \_function: (work@top.MAX_VADDR_CNT), line:25:1, endln:32:12
      |vpiDirection:1
      |vpiName:ICNT
      |vpiTypedef:
      \_ref_typespec: (work@top.MAX_VADDR_CNT.ICNT)
        |vpiParent:
        \_io_decl: (ICNT), line:25:80, endln:25:84
        |vpiFullName:work@top.MAX_VADDR_CNT.ICNT
        |vpiActual:
        \_int_typespec: , line:25:67, endln:25:70
    |vpiStmt:
    \_begin: (work@top.MAX_VADDR_CNT), line:27:5, endln:31:8
      |vpiParent:
      \_function: (work@top.MAX_VADDR_CNT), line:25:1, endln:32:12
      |vpiFullName:work@top.MAX_VADDR_CNT
      |vpiStmt:
      \_assignment: , line:26:5, endln:26:22
        |vpiParent:
        \_begin: (work@top.MAX_VADDR_CNT), line:27:5, endln:31:8
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:26:21, endln:26:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@top.MAX_VADDR_CNT.MAX_VADDR_CNT), line:26:5, endln:26:18
          |vpiParent:
          \_assignment: , line:26:5, endln:26:22
          |vpiName:MAX_VADDR_CNT
          |vpiFullName:work@top.MAX_VADDR_CNT.MAX_VADDR_CNT
          |vpiActual:
          \_int_var: (work@top.MAX_VADDR_CNT), line:25:17, endln:25:29
      |vpiStmt:
      \_for_stmt: (work@top.MAX_VADDR_CNT), line:27:5, endln:27:8
        |vpiParent:
        \_begin: (work@top.MAX_VADDR_CNT), line:27:5, endln:31:8
        |vpiFullName:work@top.MAX_VADDR_CNT
        |vpiForInitStmt:
        \_assign_stmt: , line:27:10, endln:27:19
          |vpiParent:
          \_for_stmt: (work@top.MAX_VADDR_CNT), line:27:5, endln:27:8
          |vpiRhs:
          \_constant: , line:27:18, endln:27:19
            |vpiParent:
            \_assign_stmt: , line:27:10, endln:27:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_int_var: (work@top.MAX_VADDR_CNT.i), line:27:14, endln:27:15
            |vpiParent:
            \_assign_stmt: , line:27:10, endln:27:19
            |vpiTypespec:
            \_ref_typespec: (work@top.MAX_VADDR_CNT.i)
              |vpiParent:
              \_int_var: (work@top.MAX_VADDR_CNT.i), line:27:14, endln:27:15
              |vpiFullName:work@top.MAX_VADDR_CNT.i
              |vpiActual:
              \_int_typespec: , line:27:10, endln:27:13
            |vpiName:i
            |vpiFullName:work@top.MAX_VADDR_CNT.i
            |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:27:31, endln:27:34
          |vpiParent:
          \_for_stmt: (work@top.MAX_VADDR_CNT), line:27:5, endln:27:8
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@top.MAX_VADDR_CNT.i), line:27:31, endln:27:32
            |vpiParent:
            \_operation: , line:27:31, endln:27:34
            |vpiName:i
            |vpiFullName:work@top.MAX_VADDR_CNT.i
            |vpiActual:
            \_int_var: (work@top.MAX_VADDR_CNT.i), line:27:14, endln:27:15
        |vpiCondition:
        \_operation: , line:27:21, endln:27:29
          |vpiParent:
          \_for_stmt: (work@top.MAX_VADDR_CNT), line:27:5, endln:27:8
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@top.MAX_VADDR_CNT.i), line:27:21, endln:27:22
            |vpiParent:
            \_operation: , line:27:21, endln:27:29
            |vpiName:i
            |vpiFullName:work@top.MAX_VADDR_CNT.i
            |vpiActual:
            \_int_var: (work@top.MAX_VADDR_CNT.i), line:27:14, endln:27:15
          |vpiOperand:
          \_ref_obj: (work@top.MAX_VADDR_CNT.ICNT), line:27:25, endln:27:29
            |vpiParent:
            \_operation: , line:27:21, endln:27:29
            |vpiName:ICNT
            |vpiFullName:work@top.MAX_VADDR_CNT.ICNT
            |vpiActual:
            \_io_decl: (ICNT), line:25:80, endln:25:84
        |vpiStmt:
        \_begin: (work@top.MAX_VADDR_CNT), line:27:36, endln:31:8
          |vpiParent:
          \_for_stmt: (work@top.MAX_VADDR_CNT), line:27:5, endln:27:8
          |vpiFullName:work@top.MAX_VADDR_CNT
          |vpiStmt:
          \_if_stmt: , line:28:9, endln:30:12
            |vpiParent:
            \_begin: (work@top.MAX_VADDR_CNT), line:27:36, endln:31:8
            |vpiCondition:
            \_operation: , line:28:13, endln:28:35
              |vpiParent:
              \_begin: (work@top.MAX_VADDR_CNT), line:27:36, endln:31:8
              |vpiOpType:18
              |vpiOperand:
              \_bit_select: (work@top.MAX_VADDR_CNT.SRC), line:28:17, endln:28:18
                |vpiParent:
                \_operation: , line:28:13, endln:28:35
                |vpiName:SRC
                |vpiFullName:work@top.MAX_VADDR_CNT.SRC
                |vpiActual:
                \_io_decl: (SRC), line:25:57, endln:25:60
                |vpiIndex:
                \_ref_obj: (work@top.MAX_VADDR_CNT.i), line:28:17, endln:28:18
                  |vpiParent:
                  \_bit_select: (work@top.MAX_VADDR_CNT.SRC), line:28:17, endln:28:18
                  |vpiName:i
                  |vpiFullName:work@top.MAX_VADDR_CNT.i
                  |vpiActual:
                  \_int_var: (work@top.MAX_VADDR_CNT.i), line:27:14, endln:27:15
              |vpiOperand:
              \_ref_obj: (work@top.MAX_VADDR_CNT.MAX_VADDR_CNT), line:28:22, endln:28:35
                |vpiParent:
                \_operation: , line:28:13, endln:28:35
                |vpiName:MAX_VADDR_CNT
                |vpiFullName:work@top.MAX_VADDR_CNT.MAX_VADDR_CNT
                |vpiActual:
                \_int_var: (work@top.MAX_VADDR_CNT), line:25:17, endln:25:29
            |vpiStmt:
            \_begin: (work@top.MAX_VADDR_CNT), line:28:37, endln:30:12
              |vpiParent:
              \_if_stmt: , line:28:9, endln:30:12
              |vpiFullName:work@top.MAX_VADDR_CNT
              |vpiStmt:
              \_assignment: , line:29:13, endln:29:35
                |vpiParent:
                \_begin: (work@top.MAX_VADDR_CNT), line:28:37, endln:30:12
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_bit_select: (work@top.MAX_VADDR_CNT.SRC), line:29:33, endln:29:34
                  |vpiParent:
                  \_assignment: , line:29:13, endln:29:35
                  |vpiName:SRC
                  |vpiFullName:work@top.MAX_VADDR_CNT.SRC
                  |vpiActual:
                  \_io_decl: (SRC), line:25:57, endln:25:60
                  |vpiIndex:
                  \_ref_obj: (work@top.MAX_VADDR_CNT.i), line:29:33, endln:29:34
                    |vpiParent:
                    \_bit_select: (work@top.MAX_VADDR_CNT.SRC), line:29:33, endln:29:34
                    |vpiName:i
                    |vpiFullName:work@top.MAX_VADDR_CNT.i
                    |vpiActual:
                    \_int_var: (work@top.MAX_VADDR_CNT.i), line:27:14, endln:27:15
                |vpiLhs:
                \_ref_obj: (work@top.MAX_VADDR_CNT.MAX_VADDR_CNT), line:29:13, endln:29:26
                  |vpiParent:
                  \_assignment: , line:29:13, endln:29:35
                  |vpiName:MAX_VADDR_CNT
                  |vpiFullName:work@top.MAX_VADDR_CNT.MAX_VADDR_CNT
                  |vpiActual:
                  \_int_var: (work@top.MAX_VADDR_CNT), line:25:17, endln:25:29
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
  |vpiGenStmt:
  \_gen_if: , line:17:1, endln:17:3
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiCondition:
    \_operation: , line:17:5, endln:17:18
      |vpiParent:
      \_gen_if: , line:17:1, endln:17:3
      |vpiOpType:14
      |vpiOperand:
      \_bit_select: (work@top.VADDR), line:17:5, endln:17:13
        |vpiParent:
        \_operation: , line:17:5, endln:17:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiIndex:
        \_constant: , line:17:11, endln:17:12
          |vpiParent:
          \_bit_select: (work@top.VADDR), line:17:5, endln:17:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:17:17, endln:17:18
        |vpiParent:
        \_operation: , line:17:5, endln:17:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:17:1, endln:17:3
      |vpiFullName:work@top
  |vpiGenStmt:
  \_gen_if: , line:20:1, endln:20:3
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiCondition:
    \_operation: , line:20:5, endln:20:18
      |vpiParent:
      \_gen_if: , line:20:1, endln:20:3
      |vpiOpType:14
      |vpiOperand:
      \_bit_select: (work@top.VADDR), line:20:5, endln:20:13
        |vpiParent:
        \_operation: , line:20:5, endln:20:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiIndex:
        \_constant: , line:20:11, endln:20:12
          |vpiParent:
          \_bit_select: (work@top.VADDR), line:20:5, endln:20:13
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:20:17, endln:20:18
        |vpiParent:
        \_operation: , line:20:5, endln:20:18
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:20:1, endln:20:3
      |vpiFullName:work@top
  |vpiGenStmt:
  \_gen_if: , line:35:1, endln:35:3
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiCondition:
    \_operation: , line:35:5, endln:35:19
      |vpiParent:
      \_gen_if: , line:35:1, endln:35:3
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.MAX_VADDR), line:35:5, endln:35:14
        |vpiParent:
        \_operation: , line:35:5, endln:35:19
        |vpiName:MAX_VADDR
        |vpiFullName:work@top.MAX_VADDR
      |vpiOperand:
      \_constant: , line:35:18, endln:35:19
        |vpiParent:
        \_operation: , line:35:5, endln:35:19
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:35:1, endln:35:3
      |vpiFullName:work@top
  |vpiGenStmt:
  \_gen_if: , line:38:1, endln:38:3
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiCondition:
    \_operation: , line:38:5, endln:38:19
      |vpiParent:
      \_gen_if: , line:38:1, endln:38:3
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@top.MAX_VADDR), line:38:5, endln:38:14
        |vpiParent:
        \_operation: , line:38:5, endln:38:19
        |vpiName:MAX_VADDR
        |vpiFullName:work@top.MAX_VADDR
      |vpiOperand:
      \_constant: , line:38:18, endln:38:19
        |vpiParent:
        \_operation: , line:38:5, endln:38:19
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:38:1, endln:38:3
      |vpiFullName:work@top
  |vpiGenStmt:
  \_gen_if: , line:41:1, endln:41:3
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:1:1, endln:44:10
    |vpiCondition:
    \_operation: , line:41:5, endln:41:19
      |vpiParent:
      \_gen_if: , line:41:1, endln:41:3
      |vpiOpType:15
      |vpiOperand:
      \_ref_obj: (work@top.MAX_VADDR), line:41:5, endln:41:14
        |vpiParent:
        \_operation: , line:41:5, endln:41:19
        |vpiName:MAX_VADDR
        |vpiFullName:work@top.MAX_VADDR
      |vpiOperand:
      \_constant: , line:41:18, endln:41:19
        |vpiParent:
        \_operation: , line:41:5, endln:41:19
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@top)
      |vpiParent:
      \_gen_if: , line:41:1, endln:41:3
      |vpiFullName:work@top
|uhdmtopModules:
\_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:46:1, endln:48:10
  |vpiName:work@main
  |vpiDefName:work@main
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:46:1, endln:48:10
    |vpiName:top1
    |vpiFullName:work@main.top1
    |vpiParameter:
    \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
      |UINT:3
      |vpiTypespec:
      \_ref_typespec: (work@main.top1.CNT)
        |vpiParent:
        \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
        |vpiFullName:work@main.top1.CNT
        |vpiActual:
        \_int_typespec: , line:4:12, endln:4:24
      |vpiLocalParam:1
      |vpiName:CNT
      |vpiFullName:work@main.top1.CNT
    |vpiParameter:
    \_parameter: (work@main.top1.V), line:7:26, endln:7:27
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
      |vpiSize:1
      |vpiTypespec:
      \_ref_typespec: (work@main.top1.V)
        |vpiParent:
        \_parameter: (work@main.top1.V), line:7:26, endln:7:27
        |vpiFullName:work@main.top1.V
        |vpiActual:
        \_array_typespec: , line:7:13, endln:7:32
      |vpiRange:
      \_range: , line:7:28, endln:7:31
        |vpiParent:
        \_parameter: (work@main.top1.V), line:7:26, endln:7:27
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:7:28, endln:7:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:7:28, endln:7:31
          |vpiParent:
          \_range: , line:7:28, endln:7:31
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@main.top1.V.CNT), line:7:28, endln:7:31
            |vpiParent:
            \_operation: , line:7:28, endln:7:31
            |vpiName:CNT
            |vpiFullName:work@main.top1.V.CNT
            |vpiActual:
            \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
          |vpiOperand:
          \_constant: 
            |vpiParent:
            \_operation: , line:7:28, endln:7:31
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiLocalParam:1
      |vpiName:V
      |vpiFullName:work@main.top1.V
    |vpiParameter:
    \_parameter: (work@main.top1.VADDR), line:16:25, endln:16:30
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
      |vpiSize:1
      |vpiTypespec:
      \_ref_typespec: (work@main.top1.VADDR)
        |vpiParent:
        \_parameter: (work@main.top1.VADDR), line:16:25, endln:16:30
        |vpiFullName:work@main.top1.VADDR
        |vpiActual:
        \_array_typespec: , line:16:12, endln:16:35
      |vpiRange:
      \_range: , line:16:31, endln:16:34
        |vpiParent:
        \_parameter: (work@main.top1.VADDR), line:16:25, endln:16:30
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: , line:16:31, endln:16:34
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiRightRange:
        \_operation: , line:16:31, endln:16:34
          |vpiParent:
          \_range: , line:16:31, endln:16:34
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@main.top1.VADDR.CNT), line:16:31, endln:16:34
            |vpiParent:
            \_operation: , line:16:31, endln:16:34
            |vpiName:CNT
            |vpiFullName:work@main.top1.VADDR.CNT
            |vpiActual:
            \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
          |vpiOperand:
          \_constant: 
            |vpiParent:
            \_operation: , line:16:31, endln:16:34
            |vpiSize:64
            |INT:1
            |vpiConstType:7
      |vpiLocalParam:1
      |vpiName:VADDR
      |vpiFullName:work@main.top1.VADDR
    |vpiParameter:
    \_parameter: (work@main.top1.MAX_VADDR), line:34:25, endln:34:34
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
      |vpiTypespec:
      \_ref_typespec: (work@main.top1.MAX_VADDR)
        |vpiParent:
        \_parameter: (work@main.top1.MAX_VADDR), line:34:25, endln:34:34
        |vpiFullName:work@main.top1.MAX_VADDR
        |vpiActual:
        \_int_typespec: , line:34:12, endln:34:24
      |vpiLocalParam:1
      |vpiName:MAX_VADDR
      |vpiFullName:work@main.top1.MAX_VADDR
    |vpiParamAssign:
    \_param_assign: , line:4:25, endln:4:32
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
      |vpiRhs:
      \_constant: , line:4:31, endln:4:32
        |vpiParent:
        \_param_assign: , line:4:25, endln:4:32
        |vpiDecompile:3
        |vpiSize:32
        |UINT:3
        |vpiTypespec:
        \_ref_typespec: (work@main.top1)
          |vpiParent:
          \_constant: , line:4:31, endln:4:32
          |vpiFullName:work@main.top1
          |vpiActual:
          \_int_typespec: , line:4:12, endln:4:24
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
    |vpiParamAssign:
    \_param_assign: , line:7:26, endln:7:43
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
      |vpiRhs:
      \_operation: , line:7:35, endln:7:43
        |vpiParent:
        \_param_assign: , line:7:26, endln:7:43
        |vpiTypespec:
        \_ref_typespec: (work@main.top1)
          |vpiParent:
          \_operation: , line:7:35, endln:7:43
          |vpiFullName:work@main.top1
          |vpiActual:
          \_array_typespec: , line:7:13, endln:7:32
        |vpiOpType:75
        |vpiOperand:
        \_constant: , line:7:37, endln:7:38
          |vpiParent:
          \_operation: , line:7:35, endln:7:43
          |vpiDecompile:3
          |vpiSize:32
          |UINT:3
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:7:39, endln:7:40
          |vpiParent:
          \_operation: , line:7:35, endln:7:43
          |vpiDecompile:5
          |vpiSize:32
          |UINT:5
          |vpiTypespec:
          \_ref_typespec: (work@main.top1)
            |vpiParent:
            \_constant: , line:7:39, endln:7:40
            |vpiFullName:work@main.top1
            |vpiActual:
            \_int_typespec: , line:34:12, endln:34:24
          |vpiConstType:9
        |vpiOperand:
        \_constant: , line:7:41, endln:7:42
          |vpiParent:
          \_operation: , line:7:35, endln:7:43
          |vpiDecompile:4
          |vpiSize:32
          |UINT:4
          |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@main.top1.V), line:7:26, endln:7:27
    |vpiParamAssign:
    \_param_assign: , line:16:25, endln:16:52
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
      |vpiRhs:
      \_func_call: (ASSIGN_VADDR), line:16:38, endln:16:50
        |vpiParent:
        \_param_assign: , line:16:25, endln:16:52
        |vpiName:ASSIGN_VADDR
        |vpiFunction:
        \_function: (work@top.ASSIGN_VADDR), line:10:1, endln:14:12
      |vpiLhs:
      \_parameter: (work@main.top1.VADDR), line:16:25, endln:16:30
    |vpiParamAssign:
    \_param_assign: , line:34:25, endln:34:62
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
      |vpiRhs:
      \_constant: , line:34:37, endln:34:62
        |vpiParent:
        \_param_assign: , line:34:25, endln:34:62
        |vpiDecompile:5
        |vpiSize:32
        |UINT:5
        |vpiTypespec:
        \_ref_typespec: (work@main.top1)
          |vpiParent:
          \_constant: , line:34:37, endln:34:62
          |vpiFullName:work@main.top1
          |vpiActual:
          \_int_typespec: , line:34:12, endln:34:24
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@main.top1.MAX_VADDR), line:34:25, endln:34:34
    |vpiTypedef:
    \_array_typespec: (ASSIGN_VADDR_RET_T), line:9:9, endln:9:45
    |vpiDefName:work@top
    |vpiDefFile:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv
    |vpiDefLineNo:1
    |vpiTaskFunc:
    \_function: (work@main.top1.ASSIGN_VADDR), line:10:1, endln:14:12
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
      |vpiName:ASSIGN_VADDR
      |vpiFullName:work@main.top1.ASSIGN_VADDR
      |vpiVisibility:1
      |vpiReturn:
      \_array_var: (work@top.ASSIGN_VADDR), line:10:17, endln:10:35
      |vpiStmt:
      \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:11:4, endln:11:7
        |vpiParent:
        \_function: (work@main.top1.ASSIGN_VADDR), line:10:1, endln:14:12
        |vpiFullName:work@main.top1.ASSIGN_VADDR
        |vpiForInitStmt:
        \_assign_stmt: , line:11:9, endln:11:18
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:11:4, endln:11:7
          |vpiRhs:
          \_constant: , line:11:17, endln:11:18
          |vpiLhs:
          \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:11:13, endln:11:14
            |vpiParent:
            \_assign_stmt: , line:11:9, endln:11:18
            |vpiTypespec:
            \_ref_typespec: (work@main.top1.ASSIGN_VADDR.i)
              |vpiParent:
              \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:11:13, endln:11:14
              |vpiFullName:work@main.top1.ASSIGN_VADDR.i
              |vpiActual:
              \_int_typespec: , line:11:9, endln:11:12
            |vpiName:i
            |vpiFullName:work@main.top1.ASSIGN_VADDR.i
            |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:11:29, endln:11:32
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:11:4, endln:11:7
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@main.top1.ASSIGN_VADDR.i), line:11:29, endln:11:30
            |vpiParent:
            \_operation: , line:11:29, endln:11:32
            |vpiName:i
            |vpiFullName:work@main.top1.ASSIGN_VADDR.i
            |vpiActual:
            \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:11:13, endln:11:14
        |vpiCondition:
        \_operation: , line:11:20, endln:11:27
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:11:4, endln:11:7
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@main.top1.ASSIGN_VADDR.i), line:11:20, endln:11:21
            |vpiParent:
            \_operation: , line:11:20, endln:11:27
            |vpiName:i
            |vpiFullName:work@main.top1.ASSIGN_VADDR.i
            |vpiActual:
            \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:11:13, endln:11:14
          |vpiOperand:
          \_ref_obj: (work@main.top1.ASSIGN_VADDR.CNT), line:11:24, endln:11:27
            |vpiParent:
            \_operation: , line:11:20, endln:11:27
            |vpiName:CNT
            |vpiFullName:work@main.top1.ASSIGN_VADDR.CNT
            |vpiActual:
            \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
        |vpiStmt:
        \_begin: (work@main.top1.ASSIGN_VADDR), line:11:34, endln:13:11
          |vpiParent:
          \_for_stmt: (work@main.top1.ASSIGN_VADDR), line:11:4, endln:11:7
          |vpiFullName:work@main.top1.ASSIGN_VADDR
          |vpiStmt:
          \_assignment: , line:12:2, endln:12:24
            |vpiParent:
            \_begin: (work@main.top1.ASSIGN_VADDR), line:11:34, endln:13:11
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_bit_select: (work@main.top1.ASSIGN_VADDR.V), line:12:22, endln:12:23
              |vpiParent:
              \_assignment: , line:12:2, endln:12:24
              |vpiName:V
              |vpiFullName:work@main.top1.ASSIGN_VADDR.V
              |vpiActual:
              \_parameter: (work@main.top1.V), line:7:26, endln:7:27
              |vpiIndex:
              \_ref_obj: (work@main.top1.ASSIGN_VADDR.i), line:12:22, endln:12:23
                |vpiParent:
                \_bit_select: (work@main.top1.ASSIGN_VADDR.V), line:12:22, endln:12:23
                |vpiName:i
                |vpiFullName:work@main.top1.ASSIGN_VADDR.i
                |vpiActual:
                \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:11:13, endln:11:14
            |vpiLhs:
            \_bit_select: (work@main.top1.ASSIGN_VADDR.ASSIGN_VADDR), line:12:2, endln:12:17
              |vpiParent:
              \_assignment: , line:12:2, endln:12:24
              |vpiName:ASSIGN_VADDR
              |vpiFullName:work@main.top1.ASSIGN_VADDR.ASSIGN_VADDR
              |vpiActual:
              \_array_var: (work@top.ASSIGN_VADDR), line:10:17, endln:10:35
              |vpiIndex:
              \_ref_obj: (work@main.top1.ASSIGN_VADDR.i), line:12:15, endln:12:16
                |vpiParent:
                \_bit_select: (work@main.top1.ASSIGN_VADDR.ASSIGN_VADDR), line:12:2, endln:12:17
                |vpiName:i
                |vpiFullName:work@main.top1.ASSIGN_VADDR.i
                |vpiActual:
                \_int_var: (work@main.top1.ASSIGN_VADDR.i), line:11:13, endln:11:14
      |vpiInstance:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
    |vpiTaskFunc:
    \_function: (work@main.top1.MAX_VADDR_CNT), line:25:1, endln:32:12
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
      |vpiName:MAX_VADDR_CNT
      |vpiFullName:work@main.top1.MAX_VADDR_CNT
      |vpiVisibility:1
      |vpiReturn:
      \_int_var: (work@top.MAX_VADDR_CNT), line:25:17, endln:25:29
      |vpiIODecl:
      \_io_decl: (SRC), line:25:57, endln:25:60
        |vpiParent:
        \_function: (work@main.top1.MAX_VADDR_CNT), line:25:1, endln:32:12
        |vpiDirection:1
        |vpiName:SRC
        |vpiRange:
        \_range: , line:25:61, endln:25:64
          |vpiParent:
          \_io_decl: (SRC), line:25:57, endln:25:60
          |vpiLeftRange:
          \_constant: 
          |vpiRightRange:
          \_operation: , line:25:61, endln:25:64
            |vpiParent:
            \_range: , line:25:61, endln:25:64
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@main.top1.MAX_VADDR_CNT.SRC.CNT), line:25:61, endln:25:64
              |vpiParent:
              \_operation: , line:25:61, endln:25:64
              |vpiName:CNT
              |vpiFullName:work@main.top1.MAX_VADDR_CNT.SRC.CNT
              |vpiActual:
              \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
            |vpiOperand:
            \_constant: 
        |vpiTypedef:
        \_ref_typespec: (work@main.top1.MAX_VADDR_CNT.SRC)
          |vpiParent:
          \_io_decl: (SRC), line:25:57, endln:25:60
          |vpiFullName:work@main.top1.MAX_VADDR_CNT.SRC
          |vpiActual:
          \_int_typespec: , line:25:44, endln:25:47
      |vpiIODecl:
      \_io_decl: (ICNT), line:25:80, endln:25:84
        |vpiParent:
        \_function: (work@main.top1.MAX_VADDR_CNT), line:25:1, endln:32:12
        |vpiDirection:1
        |vpiName:ICNT
        |vpiTypedef:
        \_ref_typespec: (work@main.top1.MAX_VADDR_CNT.ICNT)
          |vpiParent:
          \_io_decl: (ICNT), line:25:80, endln:25:84
          |vpiFullName:work@main.top1.MAX_VADDR_CNT.ICNT
          |vpiActual:
          \_int_typespec: , line:25:67, endln:25:70
      |vpiStmt:
      \_begin: (work@main.top1.MAX_VADDR_CNT), line:27:5, endln:31:8
        |vpiParent:
        \_function: (work@main.top1.MAX_VADDR_CNT), line:25:1, endln:32:12
        |vpiFullName:work@main.top1.MAX_VADDR_CNT
        |vpiStmt:
        \_assignment: , line:26:5, endln:26:22
          |vpiParent:
          \_begin: (work@main.top1.MAX_VADDR_CNT), line:27:5, endln:31:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:26:21, endln:26:22
          |vpiLhs:
          \_ref_obj: (work@main.top1.MAX_VADDR_CNT.MAX_VADDR_CNT), line:26:5, endln:26:18
            |vpiParent:
            \_assignment: , line:26:5, endln:26:22
            |vpiName:MAX_VADDR_CNT
            |vpiFullName:work@main.top1.MAX_VADDR_CNT.MAX_VADDR_CNT
            |vpiActual:
            \_int_var: (work@top.MAX_VADDR_CNT), line:25:17, endln:25:29
        |vpiStmt:
        \_for_stmt: (work@main.top1.MAX_VADDR_CNT), line:27:5, endln:27:8
          |vpiParent:
          \_begin: (work@main.top1.MAX_VADDR_CNT), line:27:5, endln:31:8
          |vpiFullName:work@main.top1.MAX_VADDR_CNT
          |vpiForInitStmt:
          \_assign_stmt: , line:27:10, endln:27:19
            |vpiParent:
            \_for_stmt: (work@main.top1.MAX_VADDR_CNT), line:27:5, endln:27:8
            |vpiRhs:
            \_constant: , line:27:18, endln:27:19
            |vpiLhs:
            \_int_var: (work@main.top1.MAX_VADDR_CNT.i), line:27:14, endln:27:15
              |vpiParent:
              \_assign_stmt: , line:27:10, endln:27:19
              |vpiTypespec:
              \_ref_typespec: (work@main.top1.MAX_VADDR_CNT.i)
                |vpiParent:
                \_int_var: (work@main.top1.MAX_VADDR_CNT.i), line:27:14, endln:27:15
                |vpiFullName:work@main.top1.MAX_VADDR_CNT.i
                |vpiActual:
                \_int_typespec: , line:27:10, endln:27:13
              |vpiName:i
              |vpiFullName:work@main.top1.MAX_VADDR_CNT.i
              |vpiSigned:1
          |vpiForIncStmt:
          \_operation: , line:27:31, endln:27:34
            |vpiParent:
            \_for_stmt: (work@main.top1.MAX_VADDR_CNT), line:27:5, endln:27:8
            |vpiOpType:62
            |vpiOperand:
            \_ref_obj: (work@main.top1.MAX_VADDR_CNT.i), line:27:31, endln:27:32
              |vpiParent:
              \_operation: , line:27:31, endln:27:34
              |vpiName:i
              |vpiFullName:work@main.top1.MAX_VADDR_CNT.i
              |vpiActual:
              \_int_var: (work@main.top1.MAX_VADDR_CNT.i), line:27:14, endln:27:15
          |vpiCondition:
          \_operation: , line:27:21, endln:27:29
            |vpiParent:
            \_for_stmt: (work@main.top1.MAX_VADDR_CNT), line:27:5, endln:27:8
            |vpiOpType:20
            |vpiOperand:
            \_ref_obj: (work@main.top1.MAX_VADDR_CNT.i), line:27:21, endln:27:22
              |vpiParent:
              \_operation: , line:27:21, endln:27:29
              |vpiName:i
              |vpiFullName:work@main.top1.MAX_VADDR_CNT.i
              |vpiActual:
              \_int_var: (work@main.top1.MAX_VADDR_CNT.i), line:27:14, endln:27:15
            |vpiOperand:
            \_ref_obj: (work@main.top1.MAX_VADDR_CNT.ICNT), line:27:25, endln:27:29
              |vpiParent:
              \_operation: , line:27:21, endln:27:29
              |vpiName:ICNT
              |vpiFullName:work@main.top1.MAX_VADDR_CNT.ICNT
              |vpiActual:
              \_io_decl: (ICNT), line:25:80, endln:25:84
          |vpiStmt:
          \_begin: (work@main.top1.MAX_VADDR_CNT), line:27:36, endln:31:8
            |vpiParent:
            \_for_stmt: (work@main.top1.MAX_VADDR_CNT), line:27:5, endln:27:8
            |vpiFullName:work@main.top1.MAX_VADDR_CNT
            |vpiStmt:
            \_if_stmt: , line:28:9, endln:30:12
              |vpiParent:
              \_begin: (work@main.top1.MAX_VADDR_CNT), line:27:36, endln:31:8
              |vpiCondition:
              \_operation: , line:28:13, endln:28:35
                |vpiParent:
                \_if_stmt: , line:28:9, endln:30:12
                |vpiOpType:18
                |vpiOperand:
                \_bit_select: (work@main.top1.MAX_VADDR_CNT.SRC), line:28:17, endln:28:18
                  |vpiParent:
                  \_operation: , line:28:13, endln:28:35
                  |vpiName:SRC
                  |vpiFullName:work@main.top1.MAX_VADDR_CNT.SRC
                  |vpiActual:
                  \_io_decl: (SRC), line:25:57, endln:25:60
                  |vpiIndex:
                  \_ref_obj: (work@main.top1.MAX_VADDR_CNT.i), line:28:17, endln:28:18
                    |vpiParent:
                    \_bit_select: (work@main.top1.MAX_VADDR_CNT.SRC), line:28:17, endln:28:18
                    |vpiName:i
                    |vpiFullName:work@main.top1.MAX_VADDR_CNT.i
                    |vpiActual:
                    \_int_var: (work@main.top1.MAX_VADDR_CNT.i), line:27:14, endln:27:15
                |vpiOperand:
                \_ref_obj: (work@main.top1.MAX_VADDR_CNT.MAX_VADDR_CNT), line:28:22, endln:28:35
                  |vpiParent:
                  \_operation: , line:28:13, endln:28:35
                  |vpiName:MAX_VADDR_CNT
                  |vpiFullName:work@main.top1.MAX_VADDR_CNT.MAX_VADDR_CNT
                  |vpiActual:
                  \_int_var: (work@top.MAX_VADDR_CNT), line:25:17, endln:25:29
              |vpiStmt:
              \_begin: (work@main.top1.MAX_VADDR_CNT), line:28:37, endln:30:12
                |vpiParent:
                \_if_stmt: , line:28:9, endln:30:12
                |vpiFullName:work@main.top1.MAX_VADDR_CNT
                |vpiStmt:
                \_assignment: , line:29:13, endln:29:35
                  |vpiParent:
                  \_begin: (work@main.top1.MAX_VADDR_CNT), line:28:37, endln:30:12
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_bit_select: (work@main.top1.MAX_VADDR_CNT.SRC), line:29:33, endln:29:34
                    |vpiParent:
                    \_assignment: , line:29:13, endln:29:35
                    |vpiName:SRC
                    |vpiFullName:work@main.top1.MAX_VADDR_CNT.SRC
                    |vpiActual:
                    \_io_decl: (SRC), line:25:57, endln:25:60
                    |vpiIndex:
                    \_ref_obj: (work@main.top1.MAX_VADDR_CNT.i), line:29:33, endln:29:34
                      |vpiParent:
                      \_bit_select: (work@main.top1.MAX_VADDR_CNT.SRC), line:29:33, endln:29:34
                      |vpiName:i
                      |vpiFullName:work@main.top1.MAX_VADDR_CNT.i
                      |vpiActual:
                      \_int_var: (work@main.top1.MAX_VADDR_CNT.i), line:27:14, endln:27:15
                  |vpiLhs:
                  \_ref_obj: (work@main.top1.MAX_VADDR_CNT.MAX_VADDR_CNT), line:29:13, endln:29:26
                    |vpiParent:
                    \_assignment: , line:29:13, endln:29:35
                    |vpiName:MAX_VADDR_CNT
                    |vpiFullName:work@main.top1.MAX_VADDR_CNT.MAX_VADDR_CNT
                    |vpiActual:
                    \_int_var: (work@top.MAX_VADDR_CNT), line:25:17, endln:25:29
      |vpiInstance:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
    |vpiInstance:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:46:1, endln:48:10
    |vpiGenScopeArray:
    \_gen_scope_array: (work@main.top1.genblk2), line:18:4, endln:18:27
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
      |vpiName:genblk2
      |vpiFullName:work@main.top1.genblk2
      |vpiGenScope:
      \_gen_scope: (work@main.top1.genblk2), line:18:4, endln:18:27
        |vpiParent:
        \_gen_scope_array: (work@main.top1.genblk2), line:18:4, endln:18:27
        |vpiFullName:work@main.top1.genblk2
        |vpiSysTaskCall:
        \_sys_task_call: (info), line:18:4, endln:18:27
          |vpiParent:
          \_gen_scope: (work@main.top1.genblk2), line:18:4, endln:18:27
          |vpiArgument:
          \_constant: 
            |vpiDecompile:"VADDR[0] == 3"
            |STRING:"VADDR[0] == 3"
            |vpiConstType:6
          |vpiName:info
    |vpiGenScopeArray:
    \_gen_scope_array: (work@main.top1.genblk3), line:21:4, endln:21:27
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
      |vpiName:genblk3
      |vpiFullName:work@main.top1.genblk3
      |vpiGenScope:
      \_gen_scope: (work@main.top1.genblk3), line:21:4, endln:21:27
        |vpiParent:
        \_gen_scope_array: (work@main.top1.genblk3), line:21:4, endln:21:27
        |vpiFullName:work@main.top1.genblk3
        |vpiSysTaskCall:
        \_sys_task_call: (info), line:21:4, endln:21:27
          |vpiParent:
          \_gen_scope: (work@main.top1.genblk3), line:21:4, endln:21:27
          |vpiArgument:
          \_constant: 
            |vpiDecompile:"VADDR[2] == 4"
            |STRING:"VADDR[2] == 4"
            |vpiConstType:6
          |vpiName:info
    |vpiGenScopeArray:
    \_gen_scope_array: (work@main.top1.genblk6), line:39:4, endln:39:28
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
      |vpiName:genblk6
      |vpiFullName:work@main.top1.genblk6
      |vpiGenScope:
      \_gen_scope: (work@main.top1.genblk6), line:39:4, endln:39:28
        |vpiParent:
        \_gen_scope_array: (work@main.top1.genblk6), line:39:4, endln:39:28
        |vpiFullName:work@main.top1.genblk6
        |vpiSysTaskCall:
        \_sys_task_call: (info), line:39:4, endln:39:28
          |vpiParent:
          \_gen_scope: (work@main.top1.genblk6), line:39:4, endln:39:28
          |vpiArgument:
          \_constant: 
            |vpiDecompile:"MAX_VADDR == 5"
            |STRING:"MAX_VADDR == 5"
            |vpiConstType:6
          |vpiName:info
    |vpiGenScopeArray:
    \_gen_scope_array: (work@main.top1.genblk7), line:42:4, endln:42:28
      |vpiParent:
      \_module_inst: work@top (work@main.top1), file:${SURELOG_DIR}/tests/ArrayExprFuncArg/dut.sv, line:47:1, endln:47:16
      |vpiName:genblk7
      |vpiFullName:work@main.top1.genblk7
      |vpiGenScope:
      \_gen_scope: (work@main.top1.genblk7), line:42:4, endln:42:28
        |vpiParent:
        \_gen_scope_array: (work@main.top1.genblk7), line:42:4, endln:42:28
        |vpiFullName:work@main.top1.genblk7
        |vpiSysTaskCall:
        \_sys_task_call: (info), line:42:4, endln:42:28
          |vpiParent:
          \_gen_scope: (work@main.top1.genblk7), line:42:4, endln:42:28
          |vpiArgument:
          \_constant: 
            |vpiDecompile:"MAX_VADDR != 3"
            |STRING:"MAX_VADDR != 3"
            |vpiConstType:6
          |vpiName:info
\_weaklyReferenced:
\_int_typespec: , line:4:12, endln:4:24
  |vpiParent:
  \_parameter: (work@top.CNT), line:4:25, endln:4:28
\_array_typespec: , line:7:13, endln:7:32
  |vpiParent:
  \_parameter: (work@top.V), line:7:26, endln:7:27
  |vpiRange:
  \_range: , line:7:28, endln:7:31
  |vpiElemTypespec:
  \_ref_typespec: (work@top.V)
    |vpiParent:
    \_array_typespec: , line:7:13, endln:7:32
    |vpiFullName:work@top.V
    |vpiActual:
    \_int_typespec: , line:7:13, endln:7:25
\_int_typespec: , line:7:13, endln:7:25
\_int_typespec: , line:9:9, endln:9:21
\_array_typespec: (ASSIGN_VADDR_RET_T), line:9:9, endln:9:45
  |vpiName:ASSIGN_VADDR_RET_T
  |vpiTypedefAlias:
  \_ref_typespec: (ASSIGN_VADDR_RET_T)
    |vpiParent:
    \_array_typespec: (ASSIGN_VADDR_RET_T), line:9:9, endln:9:45
    |vpiFullName:ASSIGN_VADDR_RET_T
    |vpiActual:
    \_array_typespec: (ASSIGN_VADDR_RET_T), line:9:9, endln:9:45
  |vpiRange:
  \_range: , line:9:41, endln:9:44
    |vpiParent:
    \_array_typespec: (ASSIGN_VADDR_RET_T), line:9:9, endln:9:45
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: , line:9:41, endln:9:44
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_operation: , line:9:41, endln:9:44
      |vpiParent:
      \_range: , line:9:41, endln:9:44
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ASSIGN_VADDR_RET_T.CNT), line:9:41, endln:9:44
        |vpiParent:
        \_operation: , line:9:41, endln:9:44
        |vpiName:CNT
        |vpiFullName:ASSIGN_VADDR_RET_T.CNT
        |vpiActual:
        \_parameter: (work@main.top1.CNT), line:4:25, endln:4:28
      |vpiOperand:
      \_constant: 
        |vpiParent:
        \_operation: , line:9:41, endln:9:44
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_ref_typespec: (ASSIGN_VADDR_RET_T)
    |vpiParent:
    \_array_typespec: (ASSIGN_VADDR_RET_T), line:9:9, endln:9:45
    |vpiFullName:ASSIGN_VADDR_RET_T
    |vpiActual:
    \_int_typespec: , line:9:9, endln:9:21
\_int_typespec: , line:11:9, endln:11:12
  |vpiSigned:1
\_array_typespec: , line:16:12, endln:16:35
  |vpiParent:
  \_parameter: (work@top.VADDR), line:16:25, endln:16:30
  |vpiRange:
  \_range: , line:16:31, endln:16:34
  |vpiElemTypespec:
  \_ref_typespec: (work@top.VADDR)
    |vpiParent:
    \_array_typespec: , line:16:12, endln:16:35
    |vpiFullName:work@top.VADDR
    |vpiActual:
    \_int_typespec: , line:16:12, endln:16:24
\_int_typespec: , line:16:12, endln:16:24
\_int_typespec: , line:25:17, endln:25:29
\_int_typespec: , line:25:44, endln:25:47
\_int_typespec: , line:25:67, endln:25:70
\_int_typespec: , line:27:10, endln:27:13
  |vpiSigned:1
\_int_typespec: , line:34:12, endln:34:24
  |vpiParent:
  \_parameter: (work@top.MAX_VADDR), line:34:25, endln:34:34
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
