Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.73 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.73 secs
 
--> Reading design: Vending.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Vending.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Vending"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg484

---- Source Options
Top Module Name                    : Vending
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Computer System Design\Lab4CSD\Vending.v" into library work
Parsing module <Vending>.
Parsing module <tb_clk>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Vending>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Vending>.
    Related source file is "C:\Computer System Design\Lab4CSD\Vending.v".
        Cents0 = 4'b0000
        Cents5 = 4'b0001
        Cents10 = 4'b0010
        Cents15 = 4'b0011
        Cents20 = 4'b0100
        Cents25 = 4'b0101
        Cents30 = 4'b0110
        Cents35 = 4'b0111
        Cents40 = 4'b1000
        GiveSoda = 4'b1001
WARNING:Xst:647 - Input <soda> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <diet> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <dietO>.
    Found 1-bit register for signal <sodaO>.
    Found 10-bit register for signal <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 44                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000000000                                     |
    | Power Up State     | 0000000000                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <Vending> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 1-bit register                                        : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state_reg[1:10]> with one-hot encoding.
--------------------------
 State      | Encoding
--------------------------
 0000000000 | 0000000001
 0000000010 | 0000000010
 0000000001 | 0000000100
 0000000101 | 0000001000
 0000000011 | 0000010000
 0000000110 | 0000100000
 0000000100 | 0001000000
 0000000111 | 0010000000
 0000001000 | 0100000000
 0000001001 | 1000000000
--------------------------

Optimizing unit <Vending> ...
INFO:Xst:2261 - The FF/Latch <dietO> in Unit <Vending> is equivalent to the following FF/Latch, which will be removed : <sodaO> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Vending, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Vending.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 16
#      LUT2                        : 1
#      LUT3                        : 3
#      LUT4                        : 1
#      LUT5                        : 5
#      LUT6                        : 6
# FlipFlops/Latches                : 11
#      FDR                         : 10
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 4
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              11  out of  54576     0%  
 Number of Slice LUTs:                   16  out of  27288     0%  
    Number used as Logic:                16  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     16
   Number with an unused Flip Flop:       5  out of     16    31%  
   Number with an unused LUT:             0  out of     16     0%  
   Number of fully used LUT-FF pairs:    11  out of     16    68%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   7  out of    320     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 11    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.505ns (Maximum Frequency: 399.233MHz)
   Minimum input arrival time before clock: 3.513ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.505ns (frequency: 399.233MHz)
  Total number of paths / destination ports: 44 / 11
-------------------------------------------------------------------------
Delay:               2.505ns (Levels of Logic = 2)
  Source:            state_reg_FSM_FFd5 (FF)
  Destination:       dietO (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_reg_FSM_FFd5 to dietO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.931  state_reg_FSM_FFd5 (state_reg_FSM_FFd5)
     LUT4:I0->O            2   0.203   0.617  state_reg_FSM_FFd1-In211 (state_reg_FSM_FFd1-In21)
     LUT6:I5->O            1   0.205   0.000  state_reg_FSM_FFd1-In21 (state_reg_FSM_FFd1-In)
     FDR:D                     0.102          state_reg_FSM_FFd1
    ----------------------------------------
    Total                      2.505ns (0.957ns logic, 1.548ns route)
                                       (38.2% logic, 61.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 41 / 21
-------------------------------------------------------------------------
Offset:              3.513ns (Levels of Logic = 3)
  Source:            dime (PAD)
  Destination:       state_reg_FSM_FFd7 (FF)
  Destination Clock: clk rising

  Data Path: dime to state_reg_FSM_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   1.201  dime_IBUF (dime_IBUF)
     LUT5:I0->O            1   0.203   0.580  state_reg_FSM_FFd7-In1 (state_reg_FSM_FFd7-In1)
     LUT3:I2->O            1   0.205   0.000  state_reg_FSM_FFd7-In2 (state_reg_FSM_FFd7-In)
     FDR:D                     0.102          state_reg_FSM_FFd7
    ----------------------------------------
    Total                      3.513ns (1.732ns logic, 1.781ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            dietO (FF)
  Destination:       dietO (PAD)
  Source Clock:      clk rising

  Data Path: dietO to dietO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.650  dietO (dietO_OBUF)
     OBUF:I->O                 2.571          dietO_OBUF (dietO)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.505|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.47 secs
 
--> 

Total memory usage is 4499128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

