/********************************************************************************
 * Copyright (c) 2026 An Dao
 *
 * This program and the accompanying materials are made available under the
 * terms of the Apache License Version 2.0 which is available at
 * https://www.apache.org/licenses/LICENSE-2.0
 *
 * SPDX-License-Identifier: Apache-2.0
 ********************************************************************************/

// Test-only hardware fakes - must be defined before any STM32 header inclusion.

#include <atomic>
#include <cstdint>
#include <cstring>
#include <memory>
#include <thread>

// Provide __IO as volatile (same as CMSIS)
#ifndef __IO
#define __IO volatile
#endif

// --- Fake GPIO_TypeDef (matches STM32F4 layout) ---
typedef struct
{
    __IO uint32_t MODER;
    __IO uint32_t OTYPER;
    __IO uint32_t OSPEEDR;
    __IO uint32_t PUPDR;
    __IO uint32_t IDR;
    __IO uint32_t ODR;
    __IO uint32_t BSRR;
    __IO uint32_t LCKR;
    __IO uint32_t AFR[2];
    __IO uint32_t BRR;
} GPIO_TypeDef;

// --- Fake RCC_TypeDef (matches STM32F4 layout - need APB1ENR) ---
typedef struct
{
    __IO uint32_t CR;
    __IO uint32_t PLLCFGR;
    __IO uint32_t CFGR;
    __IO uint32_t CIR;
    __IO uint32_t AHB1RSTR;
    __IO uint32_t AHB2RSTR;
    __IO uint32_t AHB3RSTR;
    uint32_t RESERVED0;
    __IO uint32_t APB1RSTR;
    __IO uint32_t APB2RSTR;
    uint32_t RESERVED1[2];
    __IO uint32_t AHB1ENR;
    __IO uint32_t AHB2ENR;
    __IO uint32_t AHB3ENR;
    uint32_t RESERVED2;
    __IO uint32_t APB1ENR;
    __IO uint32_t APB2ENR;
    uint32_t RESERVED3[2];
    __IO uint32_t AHB1LPENR;
    __IO uint32_t AHB2LPENR;
    __IO uint32_t AHB3LPENR;
    uint32_t RESERVED4;
    __IO uint32_t APB1LPENR;
    __IO uint32_t APB2LPENR;
    uint32_t RESERVED5[2];
    __IO uint32_t BDCR;
    __IO uint32_t CSR;
    uint32_t RESERVED6[2];
    __IO uint32_t SSCGR;
    __IO uint32_t PLLI2SCFGR;
} RCC_TypeDef;

// --- Fake CAN TX mailbox ---
typedef struct
{
    __IO uint32_t TIR;
    __IO uint32_t TDTR;
    __IO uint32_t TDLR;
    __IO uint32_t TDHR;
} CAN_TxMailBox_TypeDef;

// --- Fake CAN FIFO mailbox ---
typedef struct
{
    __IO uint32_t RIR;
    __IO uint32_t RDTR;
    __IO uint32_t RDLR;
    __IO uint32_t RDHR;
} CAN_FIFOMailBox_TypeDef;

// --- Fake CAN filter register ---
typedef struct
{
    __IO uint32_t FR1;
    __IO uint32_t FR2;
} CAN_FilterRegister_TypeDef;

// --- Fake CAN_TypeDef (matches STM32F4 layout) ---
// MSR.INAK (bit 0) must mirror MCR.INRQ (bit 0) for init mode busy-waits.
// We use a C++ struct with a getter-like mechanism: a helper function
// called before each test ensures MSR tracks MCR.
typedef struct
{
    __IO uint32_t MCR;
    __IO uint32_t MSR;
    __IO uint32_t TSR;
    __IO uint32_t RF0R;
    __IO uint32_t RF1R;
    __IO uint32_t IER;
    __IO uint32_t ESR;
    __IO uint32_t BTR;
    uint32_t RESERVED0[88];
    CAN_TxMailBox_TypeDef sTxMailBox[3];
    CAN_FIFOMailBox_TypeDef sFIFOMailBox[2];
    uint32_t RESERVED1[12];
    __IO uint32_t FMR;
    __IO uint32_t FM1R;
    uint32_t RESERVED2;
    __IO uint32_t FS1R;
    uint32_t RESERVED3;
    __IO uint32_t FFA1R;
    uint32_t RESERVED4;
    __IO uint32_t FA1R;
    uint32_t RESERVED5[8];
    CAN_FilterRegister_TypeDef sFilterRegister[28];
} CAN_TypeDef;

// Hook: sync MSR.INAK to match MCR.INRQ after production code writes MCR.
// We patch this into the production code's enterInitMode/leaveInitMode by
// redefining the MSR register read to auto-sync from MCR first.
// CAN_MSR_INAK is bit 0, CAN_MCR_INRQ is bit 0 - same position.
// Override CAN1 macro
#define CAN1 (&fakeCan)

// --- Static fake peripherals ---
static RCC_TypeDef fakeRcc;
static CAN_TypeDef fakeCan;
static GPIO_TypeDef fakeTxGpio;
static GPIO_TypeDef fakeRxGpio;

// --- Override hardware macros to point at our fakes ---
#define RCC  (&fakeRcc)
#define CAN1 (&fakeCan)

// --- bxCAN register bit definitions (from stm32f413xx.h / stm32f4xx.h) ---

// MCR bits
#define CAN_MCR_INRQ_Pos  (0U)
#define CAN_MCR_INRQ      (0x1U << CAN_MCR_INRQ_Pos)
#define CAN_MCR_SLEEP_Pos (1U)
#define CAN_MCR_SLEEP     (0x1U << CAN_MCR_SLEEP_Pos)
#define CAN_MCR_TXFP_Pos  (2U)
#define CAN_MCR_TXFP      (0x1U << CAN_MCR_TXFP_Pos)
#define CAN_MCR_RFLM_Pos  (3U)
#define CAN_MCR_RFLM      (0x1U << CAN_MCR_RFLM_Pos)
#define CAN_MCR_NART_Pos  (4U)
#define CAN_MCR_NART      (0x1U << CAN_MCR_NART_Pos)
#define CAN_MCR_AWUM_Pos  (5U)
#define CAN_MCR_AWUM      (0x1U << CAN_MCR_AWUM_Pos)
#define CAN_MCR_ABOM_Pos  (6U)
#define CAN_MCR_ABOM      (0x1U << CAN_MCR_ABOM_Pos)
#define CAN_MCR_TTCM_Pos  (7U)
#define CAN_MCR_TTCM      (0x1U << CAN_MCR_TTCM_Pos)

// MSR bits
#define CAN_MSR_INAK_Pos (0U)
#define CAN_MSR_INAK     (0x1U << CAN_MSR_INAK_Pos)

// TSR bits
#define CAN_TSR_RQCP0_Pos (0U)
#define CAN_TSR_RQCP0     (0x1U << CAN_TSR_RQCP0_Pos)
#define CAN_TSR_TXOK0_Pos (1U)
#define CAN_TSR_TXOK0     (0x1U << CAN_TSR_TXOK0_Pos)
#define CAN_TSR_ALST0_Pos (2U)
#define CAN_TSR_ALST0     (0x1U << CAN_TSR_ALST0_Pos)
#define CAN_TSR_TERR0_Pos (3U)
#define CAN_TSR_TERR0     (0x1U << CAN_TSR_TERR0_Pos)
#define CAN_TSR_RQCP1_Pos (8U)
#define CAN_TSR_RQCP1     (0x1U << CAN_TSR_RQCP1_Pos)
#define CAN_TSR_RQCP2_Pos (16U)
#define CAN_TSR_RQCP2     (0x1U << CAN_TSR_RQCP2_Pos)
#define CAN_TSR_TME0_Pos  (26U)
#define CAN_TSR_TME0      (0x1U << CAN_TSR_TME0_Pos)
#define CAN_TSR_TME1_Pos  (27U)
#define CAN_TSR_TME1      (0x1U << CAN_TSR_TME1_Pos)
#define CAN_TSR_TME2_Pos  (28U)
#define CAN_TSR_TME2      (0x1U << CAN_TSR_TME2_Pos)

// RF0R bits
#define CAN_RF0R_FMP0_Pos  (0U)
#define CAN_RF0R_FMP0      (0x3U << CAN_RF0R_FMP0_Pos)
#define CAN_RF0R_FULL0_Pos (3U)
#define CAN_RF0R_FULL0     (0x1U << CAN_RF0R_FULL0_Pos)
#define CAN_RF0R_FOVR0_Pos (4U)
#define CAN_RF0R_FOVR0     (0x1U << CAN_RF0R_FOVR0_Pos)
#define CAN_RF0R_RFOM0_Pos (5U)
#define CAN_RF0R_RFOM0     (0x1U << CAN_RF0R_RFOM0_Pos)

// IER bits
#define CAN_IER_TMEIE_Pos  (0U)
#define CAN_IER_TMEIE      (0x1U << CAN_IER_TMEIE_Pos)
#define CAN_IER_FMPIE0_Pos (1U)
#define CAN_IER_FMPIE0     (0x1U << CAN_IER_FMPIE0_Pos)

// ESR bits
#define CAN_ESR_BOFF_Pos (2U)
#define CAN_ESR_BOFF     (0x1U << CAN_ESR_BOFF_Pos)
#define CAN_ESR_TEC_Pos  (16U)
#define CAN_ESR_REC_Pos  (24U)

// BTR bits
#define CAN_BTR_BRP_Pos  (0U)
#define CAN_BTR_TS1_Pos  (16U)
#define CAN_BTR_TS2_Pos  (20U)
#define CAN_BTR_SJW_Pos  (24U)
#define CAN_BTR_SILM_Pos (31U)
#define CAN_BTR_SILM     (0x1U << CAN_BTR_SILM_Pos)
#define CAN_BTR_LBKM_Pos (30U)
#define CAN_BTR_LBKM     (0x1U << CAN_BTR_LBKM_Pos)

// TIR bits (TX mailbox identifier register)
#define CAN_TI0R_TXRQ_Pos (0U)
#define CAN_TI0R_TXRQ     (0x1U << CAN_TI0R_TXRQ_Pos)
#define CAN_TI0R_RTR_Pos  (1U)
#define CAN_TI0R_RTR      (0x1U << CAN_TI0R_RTR_Pos)
#define CAN_TI0R_IDE_Pos  (2U)
#define CAN_TI0R_IDE      (0x1U << CAN_TI0R_IDE_Pos)
#define CAN_TI0R_EXID_Pos (3U)
#define CAN_TI0R_STID_Pos (21U)

// RIR bits (RX mailbox identifier register)
#define CAN_RI0R_RTR_Pos  (1U)
#define CAN_RI0R_RTR      (0x1U << CAN_RI0R_RTR_Pos)
#define CAN_RI0R_IDE_Pos  (2U)
#define CAN_RI0R_IDE      (0x1U << CAN_RI0R_IDE_Pos)
#define CAN_RI0R_EXID_Pos (3U)
#define CAN_RI0R_STID_Pos (21U)

// FMR bits
#define CAN_FMR_FINIT_Pos (0U)
#define CAN_FMR_FINIT     (0x1U << CAN_FMR_FINIT_Pos)

// RCC APB1ENR
#define RCC_APB1ENR_CAN1EN_Pos (25U)
#define RCC_APB1ENR_CAN1EN     (0x1U << RCC_APB1ENR_CAN1EN_Pos)

// Prevent the real mcu.h from being included
#define MCU_MCU_H
#define MCU_TYPEDEFS_H

// Provide the CANFrame include path directly
#include <can/canframes/CANFrame.h>

// Now include the driver header - it will see our faked types
#include <can/BxCanDevice.h>

// Include the implementation directly so it compiles with our fakes.
#include <can/BxCanDevice.cpp>

#include <gtest/gtest.h>

class BxCanDeviceTest : public ::testing::Test
{
protected:
    void SetUp() override
    {
        // Zero all fake peripherals
        memset(&fakeRcc, 0, sizeof(fakeRcc));
        memset(&fakeCan, 0, sizeof(fakeCan));
        memset(&fakeTxGpio, 0, sizeof(fakeTxGpio));
        memset(&fakeRxGpio, 0, sizeof(fakeRxGpio));

        // The MSR.INAK bit: after setting MCR.INRQ, the hardware sets INAK.
        // In our fake, writing to MCR doesn't auto-set MSR.INAK, so we
        // pre-set it so enterInitMode's while-loop terminates immediately.
        fakeCan.MSR = CAN_MSR_INAK;
    }

    bios::BxCanDevice::Config makeDefaultConfig()
    {
        bios::BxCanDevice::Config cfg{};
        cfg.baseAddress = &fakeCan;
        cfg.prescaler   = 4U;  // BRP = prescaler - 1 = 3
        cfg.bs1         = 13U; // TS1
        cfg.bs2         = 2U;  // TS2
        cfg.sjw         = 1U;  // SJW
        cfg.baudrate    = 500000U;
        cfg.rxGpioPort  = &fakeRxGpio;
        cfg.rxPin       = 11U; // PA11 (high pin, tests AFR[1] path)
        cfg.rxAf        = 9U;  // AF9
        cfg.txGpioPort  = &fakeTxGpio;
        cfg.txPin       = 5U; // PB5 (low pin, tests AFR[0] path)
        cfg.txAf        = 9U; // AF9
        return cfg;
    }

    // Helper: put device into initialized state
    std::unique_ptr<bios::BxCanDevice> makeInitedDevice()
    {
        auto cfg = makeDefaultConfig();
        auto dev = std::make_unique<bios::BxCanDevice>(cfg);
        dev->init();
        return dev;
    }

    // Helper: put device into initialized + started state
    std::unique_ptr<bios::BxCanDevice> makeStartedDevice()
    {
        auto dev = makeInitedDevice();
        // Clear INAK so leaveInitMode succeeds
        fakeCan.MSR &= ~CAN_MSR_INAK;
        // Mark all TX mailboxes empty
        fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
        dev->start();
        return dev;
    }

    // Helper: place a standard frame in RX FIFO0
    void placeRxFrameStd(uint32_t canId, uint8_t dlc, uint8_t const* data)
    {
        fakeCan.sFIFOMailBox[0].RIR  = (canId << CAN_RI0R_STID_Pos);
        fakeCan.sFIFOMailBox[0].RDTR = dlc & 0xFU;
        if (data != nullptr)
        {
            fakeCan.sFIFOMailBox[0].RDLR = static_cast<uint32_t>(data[0])
                                           | (static_cast<uint32_t>(data[1]) << 8U)
                                           | (static_cast<uint32_t>(data[2]) << 16U)
                                           | (static_cast<uint32_t>(data[3]) << 24U);
            fakeCan.sFIFOMailBox[0].RDHR = static_cast<uint32_t>(data[4])
                                           | (static_cast<uint32_t>(data[5]) << 8U)
                                           | (static_cast<uint32_t>(data[6]) << 16U)
                                           | (static_cast<uint32_t>(data[7]) << 24U);
        }
    }

    // Helper: place an extended frame in RX FIFO0
    void placeRxFrameExt(uint32_t canId, uint8_t dlc, uint8_t const* data)
    {
        fakeCan.sFIFOMailBox[0].RIR  = ((canId & 0x1FFFFFFFU) << CAN_RI0R_EXID_Pos) | CAN_RI0R_IDE;
        fakeCan.sFIFOMailBox[0].RDTR = dlc & 0xFU;
        if (data != nullptr)
        {
            fakeCan.sFIFOMailBox[0].RDLR = static_cast<uint32_t>(data[0])
                                           | (static_cast<uint32_t>(data[1]) << 8U)
                                           | (static_cast<uint32_t>(data[2]) << 16U)
                                           | (static_cast<uint32_t>(data[3]) << 24U);
            fakeCan.sFIFOMailBox[0].RDHR = static_cast<uint32_t>(data[4])
                                           | (static_cast<uint32_t>(data[5]) << 8U)
                                           | (static_cast<uint32_t>(data[6]) << 16U)
                                           | (static_cast<uint32_t>(data[7]) << 24U);
        }
    }

    // Simulate FIFO with N frames: set FMP0 to N, then on each RFOM write
    // decrement. For simplicity, we use a counter pattern: set FMP0 = count,
    // and the test hooks RFOM clearing to decrement. Since we can't hook writes
    // to volatile, we simulate by setting FMP0 directly and calling receiveISR
    // which reads FMP0, processes, sets RFOM (which ORs RF0R). We handle this
    // by setting FMP0 = 1 for single-frame tests.
    void setFifoCount(uint8_t count)
    {
        fakeCan.RF0R = (fakeCan.RF0R & ~CAN_RF0R_FMP0) | (count & 0x3U);
    }

    // Helper: create a CANFrame with standard ID
    ::can::CANFrame makeFrame(uint32_t id, uint8_t const* data, uint8_t dlc)
    {
        return ::can::CANFrame(id, data, dlc);
    }

    // Helper: create a CANFrame with extended ID (sets bit 31)
    ::can::CANFrame makeExtFrame(uint32_t rawId, uint8_t const* data, uint8_t dlc)
    {
        return ::can::CANFrame(rawId | 0x80000000U, data, dlc);
    }

    // bxCAN hardware simulation: the driver loops on (RF0R & FMP0) and sets
    // RFOM0 to release each frame. In real HW, RFOM0 auto-decrements FMP0.
    // Our fake struct can't do this, so we spin a background thread that
    // watches for RFOM0 being set and clears FMP0 accordingly.

    // Helper: receive exactly N frames via receiveISR with FIFO simulation.
    // Spins a thread that simulates hardware FMP0 decrement on RFOM0 write.
    uint8_t receiveFrames(
        bios::BxCanDevice& dev,
        uint8_t const* filter,
        uint8_t const* data,
        uint32_t const* ids,
        bool const* extended,
        uint8_t const* dlcs,
        uint8_t totalFrames)
    {
        // For multi-frame, we'd need complex simulation.
        // For simplicity in most tests, we use the single-frame helper.
        // This function handles the general case with a background thread.
        if (totalFrames == 0U)
        {
            fakeCan.RF0R = 0U;
            return dev.receiveISR(filter);
        }

        // We simulate by placing frame 0 and using a thread to decrement FMP0.
        // Frame data is loaded from the arrays.
        uint8_t frameIdx = 0U;
        auto loadFrame   = [&](uint8_t idx)
        {
            if (extended != nullptr && extended[idx])
            {
                placeRxFrameExt(ids[idx], dlcs[idx], data + idx * 8U);
            }
            else
            {
                placeRxFrameStd(ids[idx], dlcs[idx], data + idx * 8U);
            }
        };

        // Load first frame and set FMP0
        loadFrame(0);
        fakeCan.RF0R = totalFrames;

        // Launch a thread that watches for RFOM0 and simulates HW behavior
        std::atomic<bool> done{false};
        std::thread hwSim(
            [&]()
            {
                uint8_t remaining = totalFrames;
                while (!done.load(std::memory_order_relaxed))
                {
                    uint32_t rf0r = fakeCan.RF0R;
                    if ((rf0r & CAN_RF0R_RFOM0) != 0U)
                    {
                        remaining--;
                        if (remaining > 0U && (frameIdx + 1U) < totalFrames)
                        {
                            frameIdx++;
                            loadFrame(frameIdx);
                        }
                        // Clear RFOM0 and set new FMP0
                        fakeCan.RF0R = remaining;
                        if (remaining == 0U)
                        {
                            done.store(true, std::memory_order_relaxed);
                        }
                    }
                }
            });

        uint8_t result = dev.receiveISR(filter);
        done.store(true, std::memory_order_relaxed);
        hwSim.join();
        return result;
    }

    // Simplified single-frame receive helper
    uint8_t receiveSingleFrame(
        bios::BxCanDevice& dev,
        uint32_t id,
        bool isExtended,
        uint8_t dlc,
        uint8_t const* data,
        uint8_t const* filter = nullptr)
    {
        if (isExtended)
        {
            placeRxFrameExt(id, dlc, data);
        }
        else
        {
            placeRxFrameStd(id, dlc, data);
        }
        fakeCan.RF0R = 1U; // 1 frame pending

        // Thread to simulate HW: when RFOM0 is set, clear FMP0
        std::atomic<bool> done{false};
        std::thread hwSim(
            [&]()
            {
                while (!done.load(std::memory_order_relaxed))
                {
                    if ((fakeCan.RF0R & CAN_RF0R_RFOM0) != 0U)
                    {
                        fakeCan.RF0R = 0U;
                        done.store(true, std::memory_order_relaxed);
                        return;
                    }
                }
            });

        uint8_t result = dev.receiveISR(filter);
        done.store(true, std::memory_order_relaxed);
        hwSim.join();
        return result;
    }
};

TEST_F(BxCanDeviceTest, initEnablesPeripheralClock)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);

    EXPECT_EQ(fakeRcc.APB1ENR & RCC_APB1ENR_CAN1EN, 0U);
    dev.init();
    EXPECT_NE(fakeRcc.APB1ENR & RCC_APB1ENR_CAN1EN, 0U);
}

TEST_F(BxCanDeviceTest, initConfiguresGpioTxAlternateFunctionLowPin)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();

    // TX pin = 5 (low register AFR[0]), AF9
    uint32_t txModer = (fakeTxGpio.MODER >> (cfg.txPin * 2U)) & 3U;
    EXPECT_EQ(txModer, 2U); // Alternate function mode

    uint32_t txAf = (fakeTxGpio.AFR[0] >> (cfg.txPin * 4U)) & 0xFU;
    EXPECT_EQ(txAf, 9U);

    // Very high speed
    uint32_t txSpeed = (fakeTxGpio.OSPEEDR >> (cfg.txPin * 2U)) & 3U;
    EXPECT_EQ(txSpeed, 3U);
}

TEST_F(BxCanDeviceTest, initConfiguresGpioRxAlternateFunctionHighPin)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();

    // RX pin = 11 (high register AFR[1]), AF9
    uint32_t rxModer = (fakeRxGpio.MODER >> (cfg.rxPin * 2U)) & 3U;
    EXPECT_EQ(rxModer, 2U);

    uint32_t rxAf = (fakeRxGpio.AFR[1] >> ((cfg.rxPin - 8U) * 4U)) & 0xFU;
    EXPECT_EQ(rxAf, 9U);

    // Pull-up for RX
    uint32_t rxPupdr = (fakeRxGpio.PUPDR >> (cfg.rxPin * 2U)) & 3U;
    EXPECT_EQ(rxPupdr, 1U);
}

TEST_F(BxCanDeviceTest, initConfiguresGpioRxLowPin)
{
    auto cfg  = makeDefaultConfig();
    cfg.rxPin = 4U;
    cfg.rxAf  = 7U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t rxAf = (fakeRxGpio.AFR[0] >> (cfg.rxPin * 4U)) & 0xFU;
    EXPECT_EQ(rxAf, 7U);
}

TEST_F(BxCanDeviceTest, initConfiguresGpioTxHighPin)
{
    auto cfg  = makeDefaultConfig();
    cfg.txPin = 12U;
    cfg.txAf  = 9U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t txAf = (fakeTxGpio.AFR[1] >> ((cfg.txPin - 8U) * 4U)) & 0xFU;
    EXPECT_EQ(txAf, 9U);
}

TEST_F(BxCanDeviceTest, initEntersInitMode)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    // After init(), INRQ should be set (we stay in init mode until start())
    EXPECT_NE(fakeCan.MCR & CAN_MCR_INRQ, 0U);
}

TEST_F(BxCanDeviceTest, getBaudrateReturnsConfiguredValue)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    EXPECT_EQ(dev.getBaudrate(), 500000U);
}

TEST_F(BxCanDeviceTest, initFailsWhenInitModeIsNeverAcknowledged)
{
    // Hardware never sets MSR.INAK -> enterInitMode must time out.
    fakeCan.MSR = 0U;
    auto cfg    = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    EXPECT_FALSE(dev.init());
}

TEST_F(BxCanDeviceTest, startFailsWhenInitModeIsNeverLeft)
{
    // Hardware never clears MSR.INAK -> leaveInitMode must time out.
    auto dev = makeInitedDevice();
    EXPECT_FALSE(dev->start());
    // The RX interrupt must not be enabled on a failed start
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, initClearsSleepMode)
{
    fakeCan.MCR = CAN_MCR_SLEEP;
    auto cfg    = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_EQ(fakeCan.MCR & CAN_MCR_SLEEP, 0U);
}

TEST_F(BxCanDeviceTest, initEnablesAbomAndTxfp)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_NE(fakeCan.MCR & CAN_MCR_ABOM, 0U);
    EXPECT_NE(fakeCan.MCR & CAN_MCR_TXFP, 0U);
}

TEST_F(BxCanDeviceTest, initConfiguresBitTiming)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t btr = fakeCan.BTR;
    uint32_t brp = btr & 0x3FFU;
    uint32_t ts1 = (btr >> CAN_BTR_TS1_Pos) & 0xFU;
    uint32_t ts2 = (btr >> CAN_BTR_TS2_Pos) & 0x7U;
    uint32_t sjw = (btr >> CAN_BTR_SJW_Pos) & 0x3U;

    EXPECT_EQ(brp, cfg.prescaler - 1U);
    EXPECT_EQ(ts1, cfg.bs1 - 1U);
    EXPECT_EQ(ts2, cfg.bs2 - 1U);
    EXPECT_EQ(sjw, cfg.sjw - 1U);
}

TEST_F(BxCanDeviceTest, initSetsInitializedFlag)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    // start() before init() should be a no-op (not initialized)
    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev.start();
    // FMPIE0 should NOT be set since start() returns early
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);

    // Now init and start should work
    fakeCan.MSR |= CAN_MSR_INAK;
    dev.init();
    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev.start();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, startLeavesInitMode)
{
    auto dev = makeInitedDevice();
    // leaveInitMode clears INRQ, then busy-waits for INAK=0
    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev->start();
    EXPECT_EQ(fakeCan.MCR & CAN_MCR_INRQ, 0U);
}

TEST_F(BxCanDeviceTest, startDrainsStaleFifo)
{
    auto dev     = makeInitedDevice();
    // Simulate 1 stale frame in FIFO0
    fakeCan.RF0R = 1U;
    fakeCan.MSR &= ~CAN_MSR_INAK;

    dev->start();

    // start() snapshots FMP0 and releases exactly that many frames via RFOM0
    EXPECT_NE(fakeCan.RF0R & CAN_RF0R_RFOM0, 0U);
    // After drain, FMPIE0 should be enabled
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, startClearsOverrunFlag)
{
    auto dev = makeInitedDevice();
    fakeCan.MSR &= ~CAN_MSR_INAK;
    fakeCan.RF0R = 0U; // No stale frames
    dev->start();
    // FOVR0 should have been set (to clear it - write-1-to-clear)
    EXPECT_NE(fakeCan.RF0R & CAN_RF0R_FOVR0, 0U);
}

TEST_F(BxCanDeviceTest, startEnablesFmpie0)
{
    auto dev = makeStartedDevice();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, stopDisablesFmpie0AndTmeie)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE; // Simulate TMEIE was enabled
    fakeCan.MSR |= CAN_MSR_INAK;  // So enterInitMode completes
    dev->stop();
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);
    EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, stopEntersInitMode)
{
    auto dev = makeStartedDevice();
    fakeCan.MSR |= CAN_MSR_INAK;
    dev->stop();
    EXPECT_NE(fakeCan.MCR & CAN_MCR_INRQ, 0U);
}

TEST_F(BxCanDeviceTest, transmitFindsEmptyMailbox0)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;

    uint8_t data[8] = {0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88};
    ::can::CANFrame frame(0x100, data, 8U);
    EXPECT_TRUE(dev->transmit(frame));

    // Should use mailbox 0 (first empty)
    EXPECT_NE(fakeCan.sTxMailBox[0].TIR & CAN_TI0R_TXRQ, 0U);
}

TEST_F(BxCanDeviceTest, transmitStandardIdEncoding)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0;

    uint8_t data[8] = {};
    ::can::CANFrame frame(0x7AB, data, 0U);
    dev->transmit(frame);

    uint32_t stid = (fakeCan.sTxMailBox[0].TIR >> CAN_TI0R_STID_Pos) & 0x7FFU;
    EXPECT_EQ(stid, 0x7ABU);
    // IDE bit should NOT be set for standard ID
    EXPECT_EQ(fakeCan.sTxMailBox[0].TIR & CAN_TI0R_IDE, 0U);
}

TEST_F(BxCanDeviceTest, transmitExtendedIdEncoding)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0;

    uint8_t data[8] = {};
    // Extended ID: set bit 31 in CANFrame ID per CanId convention
    ::can::CANFrame frame(0x80012345U, data, 0U);
    dev->transmit(frame);

    // IDE bit should be set
    EXPECT_NE(fakeCan.sTxMailBox[0].TIR & CAN_TI0R_IDE, 0U);
    // EXID field
    uint32_t exid = (fakeCan.sTxMailBox[0].TIR >> CAN_TI0R_EXID_Pos) & 0x1FFFFFFFU;
    EXPECT_EQ(exid, 0x12345U);
}

TEST_F(BxCanDeviceTest, transmitDlcEncoding)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0;

    uint8_t data[8] = {};
    ::can::CANFrame frame(0x100, data, 5U);
    dev->transmit(frame);

    EXPECT_EQ(fakeCan.sTxMailBox[0].TDTR & 0xFU, 5U);
}

TEST_F(BxCanDeviceTest, transmitPayloadBytes)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0;

    uint8_t data[8] = {0xAA, 0xBB, 0xCC, 0xDD, 0xEE, 0xFF, 0x11, 0x22};
    ::can::CANFrame frame(0x100, data, 8U);
    dev->transmit(frame);

    // TDLR: bytes 0-3 (LSB first)
    EXPECT_EQ(static_cast<uint8_t>(fakeCan.sTxMailBox[0].TDLR), 0xAAU);
    EXPECT_EQ(static_cast<uint8_t>(fakeCan.sTxMailBox[0].TDLR >> 8U), 0xBBU);
    EXPECT_EQ(static_cast<uint8_t>(fakeCan.sTxMailBox[0].TDLR >> 16U), 0xCCU);
    EXPECT_EQ(static_cast<uint8_t>(fakeCan.sTxMailBox[0].TDLR >> 24U), 0xDDU);

    // TDHR: bytes 4-7
    EXPECT_EQ(static_cast<uint8_t>(fakeCan.sTxMailBox[0].TDHR), 0xEEU);
    EXPECT_EQ(static_cast<uint8_t>(fakeCan.sTxMailBox[0].TDHR >> 8U), 0xFFU);
    EXPECT_EQ(static_cast<uint8_t>(fakeCan.sTxMailBox[0].TDHR >> 16U), 0x11U);
    EXPECT_EQ(static_cast<uint8_t>(fakeCan.sTxMailBox[0].TDHR >> 24U), 0x22U);
}

TEST_F(BxCanDeviceTest, transmitSetsTxrq)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0;

    uint8_t data[8] = {};
    ::can::CANFrame frame(0x100, data, 1U);
    dev->transmit(frame);

    EXPECT_NE(fakeCan.sTxMailBox[0].TIR & CAN_TI0R_TXRQ, 0U);
}

TEST_F(BxCanDeviceTest, transmitEnablesTmeie)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0;
    fakeCan.IER &= ~CAN_IER_TMEIE; // Clear TMEIE first

    uint8_t data[8] = {};
    ::can::CANFrame frame(0x100, data, 1U);
    dev->transmit(frame);

    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitAll3FullReturnsFalse)
{
    auto dev    = makeStartedDevice();
    // No TME bits set = all mailboxes occupied
    fakeCan.TSR = 0U;

    uint8_t data[8] = {};
    ::can::CANFrame frame(0x100, data, 1U);
    EXPECT_FALSE(dev->transmit(frame));
}

TEST_F(BxCanDeviceTest, transmitMailboxPriority012)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    ::can::CANFrame frame1(0x100, data, 1U);
    ::can::CANFrame frame2(0x200, data, 1U);
    ::can::CANFrame frame3(0x300, data, 1U);

    // All empty: first TX goes to mailbox 0
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    dev->transmit(frame1);
    EXPECT_NE(fakeCan.sTxMailBox[0].TIR & CAN_TI0R_TXRQ, 0U);

    // Only mailbox 1 and 2 empty: next TX goes to mailbox 1
    fakeCan.TSR = CAN_TSR_TME1 | CAN_TSR_TME2;
    dev->transmit(frame2);
    EXPECT_NE(fakeCan.sTxMailBox[1].TIR & CAN_TI0R_TXRQ, 0U);

    // Only mailbox 2 empty: next TX goes to mailbox 2
    fakeCan.TSR = CAN_TSR_TME2;
    dev->transmit(frame3);
    EXPECT_NE(fakeCan.sTxMailBox[2].TIR & CAN_TI0R_TXRQ, 0U);
}

TEST_F(BxCanDeviceTest, transmitZeroPayload)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0;

    uint8_t data[8] = {};
    ::can::CANFrame frame(0x100, data, 0U);
    EXPECT_TRUE(dev->transmit(frame));
    EXPECT_EQ(fakeCan.sTxMailBox[0].TDTR & 0xFU, 0U);
}

TEST_F(BxCanDeviceTest, transmitMaxPayload8Bytes)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0;

    uint8_t data[8] = {1, 2, 3, 4, 5, 6, 7, 8};
    ::can::CANFrame frame(0x100, data, 8U);
    EXPECT_TRUE(dev->transmit(frame));
    EXPECT_EQ(fakeCan.sTxMailBox[0].TDTR & 0xFU, 8U);
}

TEST_F(BxCanDeviceTest, transmitUsesMailbox1WhenOnly1Empty)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME1; // Only mailbox 1 empty

    uint8_t data[8] = {};
    ::can::CANFrame frame(0x200, data, 1U);
    EXPECT_TRUE(dev->transmit(frame));
    uint32_t stid = (fakeCan.sTxMailBox[1].TIR >> CAN_TI0R_STID_Pos) & 0x7FFU;
    EXPECT_EQ(stid, 0x200U);
}

TEST_F(BxCanDeviceTest, receiveIsrNoFramesReturnsZero)
{
    auto dev      = makeStartedDevice();
    fakeCan.RF0R  = 0U; // No frames pending
    uint8_t count = dev->receiveISR(nullptr);
    EXPECT_EQ(count, 0U);
}

TEST_F(BxCanDeviceTest, receiveIsrDrainsFifo0SingleFrame)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {0x10, 0x20, 0x30, 0x40, 0x50, 0x60, 0x70, 0x80};
    uint8_t count   = receiveSingleFrame(*dev, 0x123U, false, 8U, data);
    EXPECT_EQ(count, 1U);
}

TEST_F(BxCanDeviceTest, receiveIsrStandardIdFromRir)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    receiveSingleFrame(*dev, 0x456U, false, 1U, data);

    auto const& frame = dev->getRxFrame(0);
    EXPECT_EQ(frame.getId(), 0x456U);
}

TEST_F(BxCanDeviceTest, receiveIsrExtendedIdFromRir)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    receiveSingleFrame(*dev, 0x1ABCDEFU, true, 1U, data);

    auto const& frame = dev->getRxFrame(0);
    // Extended IDs have bit 31 set in the CANFrame ID
    EXPECT_EQ(frame.getId(), 0x1ABCDEFU | 0x80000000U);
}

TEST_F(BxCanDeviceTest, receiveIsrDlcFromRdtr)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    receiveSingleFrame(*dev, 0x100U, false, 5U, data);

    EXPECT_EQ(dev->getRxFrame(0).getPayloadLength(), 5U);
}

TEST_F(BxCanDeviceTest, receiveIsrPayloadByteOrder)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {0xAA, 0xBB, 0xCC, 0xDD, 0xEE, 0xFF, 0x11, 0x22};
    receiveSingleFrame(*dev, 0x100U, false, 8U, data);

    auto const& frame      = dev->getRxFrame(0);
    uint8_t const* payload = frame.getPayload();
    EXPECT_EQ(payload[0], 0xAAU);
    EXPECT_EQ(payload[1], 0xBBU);
    EXPECT_EQ(payload[2], 0xCCU);
    EXPECT_EQ(payload[3], 0xDDU);
    EXPECT_EQ(payload[4], 0xEEU);
    EXPECT_EQ(payload[5], 0xFFU);
    EXPECT_EQ(payload[6], 0x11U);
    EXPECT_EQ(payload[7], 0x22U);
}

TEST_F(BxCanDeviceTest, receiveIsrReleasesRfom)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    receiveSingleFrame(*dev, 0x100U, false, 1U, data);
    // After receive, RF0R should have been written with RFOM0
    // (our HW sim cleared it, but the driver wrote it)
    // We verify by checking that the frame was received successfully
    EXPECT_EQ(dev->getRxCount(), 1U);
}

TEST_F(BxCanDeviceTest, receiveIsrFrameCountReturn)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    uint8_t count   = receiveSingleFrame(*dev, 0x100U, false, 1U, data);
    EXPECT_EQ(count, 1U);
}

TEST_F(BxCanDeviceTest, receiveIsrQueueFullDropsFrame)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08};

    // Fill the queue to capacity (32 frames)
    for (uint8_t i = 0U; i < 32U; i++)
    {
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    EXPECT_EQ(dev->getRxCount(), 32U);

    // 33rd frame: should be dropped but FIFO still released
    // Set up frame and FMP0=1
    placeRxFrameStd(0x200U, 1U, data);
    fakeCan.RF0R = 1U;

    std::atomic<bool> done{false};
    std::thread hwSim(
        [&]()
        {
            while (!done.load(std::memory_order_relaxed))
            {
                if ((fakeCan.RF0R & CAN_RF0R_RFOM0) != 0U)
                {
                    fakeCan.RF0R = 0U;
                    done.store(true, std::memory_order_relaxed);
                    return;
                }
            }
        });

    uint8_t count = dev->receiveISR(nullptr);
    done.store(true, std::memory_order_relaxed);
    hwSim.join();

    // Frame was dropped (queue still 32, not 33)
    EXPECT_EQ(dev->getRxCount(), 32U);
    EXPECT_EQ(count, 0U); // No frames enqueued
}

TEST_F(BxCanDeviceTest, receiveIsrNullFilterAcceptsAll)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    uint8_t count   = receiveSingleFrame(*dev, 0x7FFU, false, 1U, data, nullptr);
    EXPECT_EQ(count, 1U);
}

TEST_F(BxCanDeviceTest, receiveIsrBitfieldFilterAccept)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    // Create filter that accepts ID 0x100 (byte 32, bit 0)
    uint8_t filter[256] = {};
    filter[0x100 / 8U] |= (1U << (0x100 % 8U)); // Set bit for ID 0x100

    uint8_t count = receiveSingleFrame(*dev, 0x100U, false, 1U, data, filter);
    EXPECT_EQ(count, 1U);
}

TEST_F(BxCanDeviceTest, receiveIsrBitfieldFilterReject)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    // Create filter that does NOT accept ID 0x100
    uint8_t filter[256] = {};
    // filter[0x100/8] bit for 0x100 is NOT set

    uint8_t count = receiveSingleFrame(*dev, 0x100U, false, 1U, data, filter);
    EXPECT_EQ(count, 0U);
    EXPECT_EQ(dev->getRxCount(), 0U);
}

TEST_F(BxCanDeviceTest, receiveIsrMultipleFramesDrain)
{
    auto dev         = makeStartedDevice();
    uint8_t data1[8] = {0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88};
    uint8_t data2[8] = {0xAA, 0xBB, 0xCC, 0xDD, 0xEE, 0xFF, 0x01, 0x02};

    // Receive first frame
    receiveSingleFrame(*dev, 0x100U, false, 8U, data1);
    // Receive second frame
    receiveSingleFrame(*dev, 0x200U, false, 8U, data2);

    EXPECT_EQ(dev->getRxCount(), 2U);

    auto const& f1 = dev->getRxFrame(0);
    EXPECT_EQ(f1.getId(), 0x100U);
    EXPECT_EQ(f1.getPayload()[0], 0x11U);

    auto const& f2 = dev->getRxFrame(1);
    EXPECT_EQ(f2.getId(), 0x200U);
    EXPECT_EQ(f2.getPayload()[0], 0xAAU);
}

TEST_F(BxCanDeviceTest, receiveIsrStaleFrameDrain)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    // Receive a frame, then clear, then receive again
    receiveSingleFrame(*dev, 0x100U, false, 1U, data);
    dev->clearRxQueue();
    EXPECT_EQ(dev->getRxCount(), 0U);

    receiveSingleFrame(*dev, 0x200U, false, 1U, data);
    EXPECT_EQ(dev->getRxCount(), 1U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x200U);
}

TEST_F(BxCanDeviceTest, transmitIsrClearsRqcp0)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_RQCP0;
    dev->transmitISR();
    // RQCP0 should be set in the fake: the driver writes the clear mask
    // directly (write-1-to-clear in real HW)
    EXPECT_NE(fakeCan.TSR & CAN_TSR_RQCP0, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrClearsRqcp1)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_RQCP1;
    dev->transmitISR();
    EXPECT_NE(fakeCan.TSR & CAN_TSR_RQCP1, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrClearsRqcp2)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_RQCP2;
    dev->transmitISR();
    EXPECT_NE(fakeCan.TSR & CAN_TSR_RQCP2, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrClearsAllRqcpFlags)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = 0U;
    dev->transmitISR();
    // All RQCP flags should be written (direct write of the clear mask)
    EXPECT_NE(fakeCan.TSR & CAN_TSR_RQCP0, 0U);
    EXPECT_NE(fakeCan.TSR & CAN_TSR_RQCP1, 0U);
    EXPECT_NE(fakeCan.TSR & CAN_TSR_RQCP2, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrDisablesTmeieWhenAllEmpty)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    // All 3 mailboxes empty
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    dev->transmitISR();
    EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrKeepsTmeieWhenNotAllEmpty)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    // Only mailbox 0 empty, 1 and 2 still pending
    fakeCan.TSR = CAN_TSR_TME0;
    dev->transmitISR();
    // The driver snapshots TSR before clearing RQCP: TME0 set but TME1/TME2
    // not, so (TSR & (TME0|TME1|TME2)) != (TME0|TME1|TME2), TMEIE stays enabled
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, rxQueueInitiallyZero)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    EXPECT_EQ(dev.getRxCount(), 0U);
}

TEST_F(BxCanDeviceTest, rxQueueCorrectFrame)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {0xDE, 0xAD, 0xBE, 0xEF, 0xCA, 0xFE, 0xBA, 0xBE};
    receiveSingleFrame(*dev, 0x321U, false, 8U, data);

    auto const& frame = dev->getRxFrame(0);
    EXPECT_EQ(frame.getId(), 0x321U);
    EXPECT_EQ(frame.getPayloadLength(), 8U);
    EXPECT_EQ(frame.getPayload()[0], 0xDEU);
    EXPECT_EQ(frame.getPayload()[7], 0xBEU);
}

TEST_F(BxCanDeviceTest, rxQueueCountAfterReceive)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    receiveSingleFrame(*dev, 0x100U, false, 1U, data);
    EXPECT_EQ(dev->getRxCount(), 1U);
    receiveSingleFrame(*dev, 0x101U, false, 1U, data);
    EXPECT_EQ(dev->getRxCount(), 2U);
}

TEST_F(BxCanDeviceTest, rxQueueClearResets)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    receiveSingleFrame(*dev, 0x100U, false, 1U, data);
    receiveSingleFrame(*dev, 0x101U, false, 1U, data);
    EXPECT_EQ(dev->getRxCount(), 2U);

    dev->clearRxQueue();
    EXPECT_EQ(dev->getRxCount(), 0U);
}

TEST_F(BxCanDeviceTest, rxQueueWrapAround)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    // Fill queue partially, clear, fill again to cause wrap-around
    for (uint8_t i = 0U; i < 30U; i++)
    {
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    dev->clearRxQueue();
    EXPECT_EQ(dev->getRxCount(), 0U);

    // Now head is at 30. Fill 10 more to wrap around past 32
    for (uint8_t i = 0U; i < 10U; i++)
    {
        data[0] = i + 1U;
        receiveSingleFrame(*dev, 0x200U + i, false, 1U, data);
    }
    EXPECT_EQ(dev->getRxCount(), 10U);

    // Verify first and last frame
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x200U);
    EXPECT_EQ(dev->getRxFrame(9).getId(), 0x209U);
}

TEST_F(BxCanDeviceTest, rxQueueCapacity32)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    for (uint8_t i = 0U; i < 32U; i++)
    {
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    EXPECT_EQ(dev->getRxCount(), 32U);

    // Verify all frames are accessible
    for (uint8_t i = 0U; i < 32U; i++)
    {
        EXPECT_EQ(dev->getRxFrame(i).getId(), 0x100U + i);
    }
}

TEST_F(BxCanDeviceTest, disableRxInterruptClearsFmpie0)
{
    auto dev = makeStartedDevice();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U); // Enabled after start
    dev->disableRxInterrupt();
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, enableRxInterruptSetsFmpie0)
{
    auto dev = makeStartedDevice();
    dev->disableRxInterrupt();
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);
    dev->enableRxInterrupt();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, disableRxInterruptPreservesOtherBits)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE; // Set another bit
    dev->disableRxInterrupt();
    // TMEIE should still be set
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, enableRxInterruptPreservesOtherBits)
{
    auto dev    = makeStartedDevice();
    fakeCan.IER = CAN_IER_TMEIE; // Only TMEIE set, FMPIE0 cleared
    dev->enableRxInterrupt();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, isBusOffReadsBoffBit)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = 0U;
    EXPECT_FALSE(dev->isBusOff());

    fakeCan.ESR = CAN_ESR_BOFF;
    EXPECT_TRUE(dev->isBusOff());
}

TEST_F(BxCanDeviceTest, isBusOffFalseWhenNotSet)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = 0U;
    EXPECT_FALSE(dev->isBusOff());
}

TEST_F(BxCanDeviceTest, getTxErrorCounterReadsEsr)
{
    auto dev    = makeStartedDevice();
    // TEC is bits [23:16] of ESR
    fakeCan.ESR = (128U << CAN_ESR_TEC_Pos);
    EXPECT_EQ(dev->getTxErrorCounter(), 128U);
}

TEST_F(BxCanDeviceTest, getRxErrorCounterReadsEsr)
{
    auto dev    = makeStartedDevice();
    // REC is bits [31:24] of ESR
    fakeCan.ESR = (64U << CAN_ESR_REC_Pos);
    EXPECT_EQ(dev->getRxErrorCounter(), 64U);
}

TEST_F(BxCanDeviceTest, errorCounterMaxValue255)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = (255U << CAN_ESR_TEC_Pos) | (255U << CAN_ESR_REC_Pos);
    EXPECT_EQ(dev->getTxErrorCounter(), 255U);
    EXPECT_EQ(dev->getRxErrorCounter(), 255U);
}

TEST_F(BxCanDeviceTest, errorCounterZero)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = 0U;
    EXPECT_EQ(dev->getTxErrorCounter(), 0U);
    EXPECT_EQ(dev->getRxErrorCounter(), 0U);
}

TEST_F(BxCanDeviceTest, acceptAllFilterEntersFilterInitMode)
{
    auto dev = makeInitedDevice();
    // After init(), configureAcceptAllFilter was called.
    // FINIT should be cleared (we left filter init mode)
    EXPECT_EQ(fakeCan.FMR & CAN_FMR_FINIT, 0U);
}

TEST_F(BxCanDeviceTest, acceptAllFilterBank0MaskMode)
{
    auto dev = makeInitedDevice();
    // Bank 0 should be in mask mode (FM1R bit 0 = 0)
    EXPECT_EQ(fakeCan.FM1R & (1U << 0U), 0U);
}

TEST_F(BxCanDeviceTest, acceptAllFilterBank032BitScale)
{
    auto dev = makeInitedDevice();
    // Bank 0 should be 32-bit scale (FS1R bit 0 = 1)
    EXPECT_NE(fakeCan.FS1R & (1U << 0U), 0U);
}

TEST_F(BxCanDeviceTest, acceptAllFilterBank0AllPass)
{
    auto dev = makeInitedDevice();
    // FR1 = 0 (ID = 0, don't care), FR2 = 0 (mask = 0, accept all)
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR1, 0U);
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR2, 0U);
}

TEST_F(BxCanDeviceTest, acceptAllFilterBank0Active)
{
    auto dev = makeInitedDevice();
    EXPECT_NE(fakeCan.FA1R & (1U << 0U), 0U);
}

TEST_F(BxCanDeviceTest, acceptAllFilterAssignedToFifo0)
{
    auto dev = makeInitedDevice();
    // FFA1R bit 0 = 0 means FIFO0
    EXPECT_EQ(fakeCan.FFA1R & (1U << 0U), 0U);
}

TEST_F(BxCanDeviceTest, filterListModeConfigures)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x100U, 0x200U, 0x300U, 0x400U};
    dev->configureFilterList({ids, 4U});

    // FINIT should be cleared after configuration
    EXPECT_EQ(fakeCan.FMR & CAN_FMR_FINIT, 0U);

    // Banks 0 and 1 should be in list mode (FM1R bits set)
    EXPECT_NE(fakeCan.FM1R & (1U << 0U), 0U);
    EXPECT_NE(fakeCan.FM1R & (1U << 1U), 0U);

    // Bank 0: FR1 = 0x100 << STID_Pos, FR2 = 0x200 << STID_Pos
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR1, 0x100U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR2, 0x200U << CAN_RI0R_STID_Pos);

    // Bank 1: FR1 = 0x300 << STID_Pos, FR2 = 0x400 << STID_Pos
    EXPECT_EQ(fakeCan.sFilterRegister[1].FR1, 0x300U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[1].FR2, 0x400U << CAN_RI0R_STID_Pos);
}

TEST_F(BxCanDeviceTest, filterListModeOddCountDuplicatesLast)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x100U, 0x200U, 0x300U};
    dev->configureFilterList({ids, 3U});

    // Bank 0: FR1 = 0x100, FR2 = 0x200
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR1, 0x100U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR2, 0x200U << CAN_RI0R_STID_Pos);

    // Bank 1: FR1 = 0x300, FR2 = 0x300 (duplicated)
    EXPECT_EQ(fakeCan.sFilterRegister[1].FR1, 0x300U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[1].FR2, 0x300U << CAN_RI0R_STID_Pos);
}

TEST_F(BxCanDeviceTest, bitTimingPrescalerEncoding)
{
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 8U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t brp = fakeCan.BTR & 0x3FFU;
    EXPECT_EQ(brp, 7U); // prescaler - 1
}

TEST_F(BxCanDeviceTest, bitTimingBs1Encoding)
{
    auto cfg = makeDefaultConfig();
    cfg.bs1  = 15U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t ts1 = (fakeCan.BTR >> CAN_BTR_TS1_Pos) & 0xFU;
    EXPECT_EQ(ts1, 14U); // bs1 - 1
}

TEST_F(BxCanDeviceTest, bitTimingBs2Encoding)
{
    auto cfg = makeDefaultConfig();
    cfg.bs2  = 4U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t ts2 = (fakeCan.BTR >> CAN_BTR_TS2_Pos) & 0x7U;
    EXPECT_EQ(ts2, 3U); // bs2 - 1
}

TEST_F(BxCanDeviceTest, bitTimingSjwEncoding)
{
    auto cfg = makeDefaultConfig();
    cfg.sjw  = 2U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t sjw = (fakeCan.BTR >> CAN_BTR_SJW_Pos) & 0x3U;
    EXPECT_EQ(sjw, 1U); // sjw - 1
}

TEST_F(BxCanDeviceTest, bitTimingMinValues)
{
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 1U;
    cfg.bs1       = 1U;
    cfg.bs2       = 1U;
    cfg.sjw       = 1U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t btr = fakeCan.BTR;
    EXPECT_EQ(btr & 0x3FFU, 0U);                    // BRP = 0
    EXPECT_EQ((btr >> CAN_BTR_TS1_Pos) & 0xFU, 0U); // TS1 = 0
    EXPECT_EQ((btr >> CAN_BTR_TS2_Pos) & 0x7U, 0U); // TS2 = 0
    EXPECT_EQ((btr >> CAN_BTR_SJW_Pos) & 0x3U, 0U); // SJW = 0
}

TEST_F(BxCanDeviceTest, bitTimingCan500kbpsAt42MHz)
{
    // Typical config: 42 MHz APB1, 500 kbps: prescaler=6, BS1=11, BS2=2, SJW=1
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 6U;
    cfg.bs1       = 11U;
    cfg.bs2       = 2U;
    cfg.sjw       = 1U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t btr = fakeCan.BTR;
    EXPECT_EQ(btr & 0x3FFU, 5U);                     // BRP = 5
    EXPECT_EQ((btr >> CAN_BTR_TS1_Pos) & 0xFU, 10U); // TS1 = 10
    EXPECT_EQ((btr >> CAN_BTR_TS2_Pos) & 0x7U, 1U);  // TS2 = 1
    EXPECT_EQ((btr >> CAN_BTR_SJW_Pos) & 0x3U, 0U);  // SJW = 0
}

TEST_F(BxCanDeviceTest, doubleInitDoesNotCrash)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    // Second init should work without issues
    dev.init();
    EXPECT_NE(fakeCan.MCR & CAN_MCR_INRQ, 0U);
}

TEST_F(BxCanDeviceTest, stopRestart)
{
    auto dev = makeStartedDevice();

    // Stop
    fakeCan.MSR |= CAN_MSR_INAK;
    dev->stop();
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);

    // Restart
    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev->start();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, transmitBeforeInitStillTransmits)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    // Don't call init() or start()
    fakeCan.TSR = CAN_TSR_TME0;

    uint8_t data[8] = {};
    ::can::CANFrame frame(0x100, data, 1U);
    // transmit() does not gate on fInitialized - it only checks TME bits
    EXPECT_TRUE(dev.transmit(frame));
}

TEST_F(BxCanDeviceTest, startBeforeInitIsNoop)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    // start() without init() should return early
    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev.start();
    // FMPIE0 should NOT be set
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, extendedIdFullRange)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0;

    // Max 29-bit extended ID
    uint8_t data[8] = {};
    ::can::CANFrame frame(0x9FFFFFFFU, data, 0U); // 0x80000000 | 0x1FFFFFFF
    dev->transmit(frame);

    EXPECT_NE(fakeCan.sTxMailBox[0].TIR & CAN_TI0R_IDE, 0U);
    uint32_t exid = (fakeCan.sTxMailBox[0].TIR >> CAN_TI0R_EXID_Pos) & 0x1FFFFFFFU;
    EXPECT_EQ(exid, 0x1FFFFFFFU);
}

TEST_F(BxCanDeviceTest, extendedIdMinRange)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0;

    uint8_t data[8] = {};
    ::can::CANFrame frame(0x80000000U, data, 0U); // Extended ID = 0
    dev->transmit(frame);

    EXPECT_NE(fakeCan.sTxMailBox[0].TIR & CAN_TI0R_IDE, 0U);
    uint32_t exid = (fakeCan.sTxMailBox[0].TIR >> CAN_TI0R_EXID_Pos) & 0x1FFFFFFFU;
    EXPECT_EQ(exid, 0U);
}

TEST_F(BxCanDeviceTest, filterIdBoundary0x000)
{
    auto dev            = makeStartedDevice();
    uint8_t data[8]     = {};
    uint8_t filter[256] = {};
    filter[0] |= 1U; // Accept ID 0

    uint8_t count = receiveSingleFrame(*dev, 0x000U, false, 1U, data, filter);
    EXPECT_EQ(count, 1U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0U);
}

TEST_F(BxCanDeviceTest, filterIdBoundary0x7FF)
{
    auto dev            = makeStartedDevice();
    uint8_t data[8]     = {};
    uint8_t filter[256] = {};
    filter[0x7FF / 8U] |= (1U << (0x7FF % 8U)); // Accept ID 0x7FF

    uint8_t count = receiveSingleFrame(*dev, 0x7FFU, false, 1U, data, filter);
    EXPECT_EQ(count, 1U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x7FFU);
}

TEST_F(BxCanDeviceTest, multipleReceiveCycles)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    // Cycle 1: receive and clear
    for (uint8_t i = 0U; i < 5U; i++)
    {
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    EXPECT_EQ(dev->getRxCount(), 5U);
    dev->clearRxQueue();

    // Cycle 2: receive and clear
    for (uint8_t i = 0U; i < 3U; i++)
    {
        receiveSingleFrame(*dev, 0x200U + i, false, 1U, data);
    }
    EXPECT_EQ(dev->getRxCount(), 3U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x200U);
    dev->clearRxQueue();

    // Cycle 3: verify empty
    EXPECT_EQ(dev->getRxCount(), 0U);
}

TEST_F(BxCanDeviceTest, concurrentTxMailboxes)
{
    auto dev         = makeStartedDevice();
    uint8_t data1[8] = {0x01};
    uint8_t data2[8] = {0x02};
    uint8_t data3[8] = {0x03};

    // Fill all 3 mailboxes
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    EXPECT_TRUE(dev->transmit(::can::CANFrame(0x100U, data1, 1U)));

    fakeCan.TSR = CAN_TSR_TME1 | CAN_TSR_TME2;
    EXPECT_TRUE(dev->transmit(::can::CANFrame(0x200U, data2, 1U)));

    fakeCan.TSR = CAN_TSR_TME2;
    EXPECT_TRUE(dev->transmit(::can::CANFrame(0x300U, data3, 1U)));

    // All full now
    fakeCan.TSR = 0U;
    EXPECT_FALSE(dev->transmit(::can::CANFrame(0x400U, data1, 1U)));

    // Verify each mailbox has correct ID
    uint32_t id0 = (fakeCan.sTxMailBox[0].TIR >> CAN_TI0R_STID_Pos) & 0x7FFU;
    uint32_t id1 = (fakeCan.sTxMailBox[1].TIR >> CAN_TI0R_STID_Pos) & 0x7FFU;
    uint32_t id2 = (fakeCan.sTxMailBox[2].TIR >> CAN_TI0R_STID_Pos) & 0x7FFU;
    EXPECT_EQ(id0, 0x100U);
    EXPECT_EQ(id1, 0x200U);
    EXPECT_EQ(id2, 0x300U);

    // Verify each mailbox has correct data byte 0
    EXPECT_EQ(static_cast<uint8_t>(fakeCan.sTxMailBox[0].TDLR), 0x01U);
    EXPECT_EQ(static_cast<uint8_t>(fakeCan.sTxMailBox[1].TDLR), 0x02U);
    EXPECT_EQ(static_cast<uint8_t>(fakeCan.sTxMailBox[2].TDLR), 0x03U);
}

TEST_F(BxCanDeviceTest, filterListSingleId)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x555U};
    dev->configureFilterList({ids, 1U});

    // Bank 0: FR1 = 0x555 << STID, FR2 = 0x555 << STID (duplicated for odd)
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR1, 0x555U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR2, 0x555U << CAN_RI0R_STID_Pos);
    EXPECT_NE(fakeCan.FA1R & (1U << 0U), 0U); // Activated
}

TEST_F(BxCanDeviceTest, filterListBanksActivated)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x100U, 0x200U, 0x300U, 0x400U, 0x500U, 0x600U};
    dev->configureFilterList({ids, 6U});

    // 3 banks should be activated (6 IDs / 2 per bank)
    EXPECT_NE(fakeCan.FA1R & (1U << 0U), 0U);
    EXPECT_NE(fakeCan.FA1R & (1U << 1U), 0U);
    EXPECT_NE(fakeCan.FA1R & (1U << 2U), 0U);
}

TEST_F(BxCanDeviceTest, filterListAllAssignedToFifo0)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x100U, 0x200U, 0x300U, 0x400U};
    dev->configureFilterList({ids, 4U});

    EXPECT_EQ(fakeCan.FFA1R & (1U << 0U), 0U);
    EXPECT_EQ(fakeCan.FFA1R & (1U << 1U), 0U);
}

TEST_F(BxCanDeviceTest, receiveIsrExtendedIdRecovery)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {0x42};

    // Receive extended ID
    receiveSingleFrame(*dev, 0x12345U, true, 1U, data);
    auto const& frame = dev->getRxFrame(0);
    EXPECT_EQ(frame.getId(), 0x12345U | 0x80000000U);
    EXPECT_EQ(frame.getPayload()[0], 0x42U);
}

TEST_F(BxCanDeviceTest, transmitIsrThenTransmitAgain)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    // Transmit first frame
    fakeCan.TSR = CAN_TSR_TME0;
    EXPECT_TRUE(dev->transmit(::can::CANFrame(0x100U, data, 1U)));

    // Simulate TX complete: all mailboxes empty
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    dev->transmitISR();
    EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U); // TMEIE disabled

    // The ISR's direct rc_w1 write replaced the fake TSR content - restore
    // the TME bits (in real HW they are read-only and stay set)
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;

    // Transmit again: TMEIE should be re-enabled
    EXPECT_TRUE(dev->transmit(::can::CANFrame(0x200U, data, 1U)));
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, getRxFrameIndexWraps)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    // Fill 31 frames, clear, then add 2 more (head at 31)
    for (uint8_t i = 0U; i < 31U; i++)
    {
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    dev->clearRxQueue();

    // Head is now at 31. Add 2 frames -> indices 31 and 0 (wrapped)
    receiveSingleFrame(*dev, 0x500U, false, 1U, data);
    receiveSingleFrame(*dev, 0x501U, false, 1U, data);
    EXPECT_EQ(dev->getRxCount(), 2U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x500U);
    EXPECT_EQ(dev->getRxFrame(1).getId(), 0x501U);
}

TEST_F(BxCanDeviceTest, isBusOffWithOtherEsrBitsSet)
{
    auto dev    = makeStartedDevice();
    // Set TEC and REC but NOT BOFF
    fakeCan.ESR = (100U << CAN_ESR_TEC_Pos) | (50U << CAN_ESR_REC_Pos);
    EXPECT_FALSE(dev->isBusOff());

    // Now set BOFF too
    fakeCan.ESR |= CAN_ESR_BOFF;
    EXPECT_TRUE(dev->isBusOff());
}

TEST_F(BxCanDeviceTest, transmitStandardIdZero)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0;

    uint8_t data[8] = {};
    ::can::CANFrame frame(0x000U, data, 0U);
    EXPECT_TRUE(dev->transmit(frame));

    uint32_t stid = (fakeCan.sTxMailBox[0].TIR >> CAN_TI0R_STID_Pos) & 0x7FFU;
    EXPECT_EQ(stid, 0U);
    EXPECT_EQ(fakeCan.sTxMailBox[0].TIR & CAN_TI0R_IDE, 0U);
}

TEST_F(BxCanDeviceTest, transmitStandardIdMax0x7FF)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0;

    uint8_t data[8] = {};
    ::can::CANFrame frame(0x7FFU, data, 0U);
    EXPECT_TRUE(dev->transmit(frame));

    uint32_t stid = (fakeCan.sTxMailBox[0].TIR >> CAN_TI0R_STID_Pos) & 0x7FFU;
    EXPECT_EQ(stid, 0x7FFU);
}

TEST_F(BxCanDeviceTest, clockEnableIsIdempotent)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    uint32_t apb1_1 = fakeRcc.APB1ENR;
    dev.init();
    uint32_t apb1_2 = fakeRcc.APB1ENR;
    // Should still have CAN1EN set, no extra bits
    EXPECT_EQ(apb1_1, apb1_2);
}

TEST_F(BxCanDeviceTest, receiveIsrZeroDlcFrame)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    receiveSingleFrame(*dev, 0x100U, false, 0U, data);

    EXPECT_EQ(dev->getRxCount(), 1U);
    EXPECT_EQ(dev->getRxFrame(0).getPayloadLength(), 0U);
}

TEST_F(BxCanDeviceTest, receiveIsrMaxDlc8Frame)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {1, 2, 3, 4, 5, 6, 7, 8};
    receiveSingleFrame(*dev, 0x100U, false, 8U, data);

    EXPECT_EQ(dev->getRxFrame(0).getPayloadLength(), 8U);
}

TEST_F(BxCanDeviceTest, clearRxQueueAdvancesHead)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    // Receive 5 frames, clear, then receive 3 more
    for (uint8_t i = 0; i < 5; i++)
    {
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    dev->clearRxQueue();

    for (uint8_t i = 0; i < 3; i++)
    {
        data[0] = 0xA0U + i;
        receiveSingleFrame(*dev, 0x300U + i, false, 1U, data);
    }

    EXPECT_EQ(dev->getRxCount(), 3U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x300U);
    EXPECT_EQ(dev->getRxFrame(0).getPayload()[0], 0xA0U);
    EXPECT_EQ(dev->getRxFrame(2).getId(), 0x302U);
}

TEST_F(BxCanDeviceTest, filterListMaxBanks14)
{
    auto dev = makeInitedDevice();
    // 28 IDs = 14 banks (max for configureFilterList)
    uint32_t ids[28];
    for (uint8_t i = 0; i < 28; i++)
    {
        ids[i] = 0x100U + i;
    }
    dev->configureFilterList({ids, 28U});

    // All 14 banks should be activated
    for (uint8_t b = 0; b < 14; b++)
    {
        EXPECT_NE(fakeCan.FA1R & (1U << b), 0U) << "Bank " << (int)b << " not active";
    }
}

TEST_F(BxCanDeviceTest, filterListMoreThan28IdsClampedTo14Banks)
{
    auto dev = makeInitedDevice();
    // 30 IDs exceed the 14-bank (28-ID) capacity - the surplus is ignored
    uint32_t ids[30];
    for (uint8_t i = 0; i < 30; i++)
    {
        ids[i] = 0x100U + i;
    }
    dev->configureFilterList({ids, 30U});

    // Banks 0..13 active, bank 14 (bit 14) untouched
    for (uint8_t b = 0; b < 14; b++)
    {
        EXPECT_NE(fakeCan.FA1R & (1U << b), 0U) << "Bank " << (int)b << " not active";
    }
    EXPECT_EQ(fakeCan.FA1R & (1U << 14U), 0U);
    // Last written bank holds IDs 26 and 27; IDs 28/29 are dropped
    EXPECT_EQ(fakeCan.sFilterRegister[13].FR1, (0x100U + 26U) << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[13].FR2, (0x100U + 27U) << CAN_RI0R_STID_Pos);
}

TEST_F(BxCanDeviceTest, transmitToMailbox2Only)
{
    auto dev    = makeStartedDevice();
    // Only mailbox 2 is empty
    fakeCan.TSR = CAN_TSR_TME2;

    uint8_t data[8] = {0xFF};
    ::can::CANFrame frame(0x3FFU, data, 1U);
    EXPECT_TRUE(dev->transmit(frame));

    uint32_t stid = (fakeCan.sTxMailBox[2].TIR >> CAN_TI0R_STID_Pos) & 0x7FFU;
    EXPECT_EQ(stid, 0x3FFU);
    EXPECT_EQ(static_cast<uint8_t>(fakeCan.sTxMailBox[2].TDLR), 0xFFU);
}

TEST_F(BxCanDeviceTest, acceptAllFilterFinitToggle)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);

    // Before init, FMR should be 0
    EXPECT_EQ(fakeCan.FMR & CAN_FMR_FINIT, 0U);

    dev.init();

    // After init (which calls configureAcceptAllFilter), FINIT should be cleared
    EXPECT_EQ(fakeCan.FMR & CAN_FMR_FINIT, 0U);
}

TEST_F(BxCanDeviceTest, disableEnableRxInterruptCycle)
{
    auto dev = makeStartedDevice();

    // Initially enabled after start
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);

    // Disable-enable-disable cycle
    dev->disableRxInterrupt();
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);

    dev->enableRxInterrupt();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);

    dev->disableRxInterrupt();
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, errorCounterIndependentTecRec)
{
    auto dev    = makeStartedDevice();
    // Set TEC=200, REC=50
    fakeCan.ESR = (200U << CAN_ESR_TEC_Pos) | (50U << CAN_ESR_REC_Pos);
    EXPECT_EQ(dev->getTxErrorCounter(), 200U);
    EXPECT_EQ(dev->getRxErrorCounter(), 50U);

    // Change to TEC=10, REC=250
    fakeCan.ESR = (10U << CAN_ESR_TEC_Pos) | (250U << CAN_ESR_REC_Pos);
    EXPECT_EQ(dev->getTxErrorCounter(), 10U);
    EXPECT_EQ(dev->getRxErrorCounter(), 250U);
}

TEST_F(BxCanDeviceTest, receiveMultipleThenTransmit)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {0x42};

    // Receive 3 frames
    receiveSingleFrame(*dev, 0x100U, false, 1U, data);
    receiveSingleFrame(*dev, 0x101U, false, 1U, data);
    receiveSingleFrame(*dev, 0x102U, false, 1U, data);
    EXPECT_EQ(dev->getRxCount(), 3U);

    // Transmit should still work independently
    fakeCan.TSR = CAN_TSR_TME0;
    ::can::CANFrame txFrame(0x200U, data, 1U);
    EXPECT_TRUE(dev->transmit(txFrame));

    // RX queue unaffected
    EXPECT_EQ(dev->getRxCount(), 3U);
}

TEST_F(BxCanDeviceTest, initDoubleInitPreservesBtrSettings)
{
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 5U;
    cfg.bs1       = 10U;
    cfg.bs2       = 3U;
    cfg.sjw       = 2U;
    bios::BxCanDevice dev(cfg);
    dev.init();
    uint32_t btr1 = fakeCan.BTR;
    dev.init();
    uint32_t btr2 = fakeCan.BTR;
    EXPECT_EQ(btr1, btr2);
}

TEST_F(BxCanDeviceTest, initBtrPrescaler1)
{
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 1U;
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_EQ(fakeCan.BTR & 0x3FFU, 0U);
}

TEST_F(BxCanDeviceTest, initBtrPrescaler1024)
{
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 1024U;
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_EQ(fakeCan.BTR & 0x3FFU, 1023U);
}

TEST_F(BxCanDeviceTest, initBtrBs1Max16)
{
    auto cfg = makeDefaultConfig();
    cfg.bs1  = 16U;
    bios::BxCanDevice dev(cfg);
    dev.init();
    uint32_t ts1 = (fakeCan.BTR >> CAN_BTR_TS1_Pos) & 0xFU;
    EXPECT_EQ(ts1, 15U);
}

TEST_F(BxCanDeviceTest, initBtrBs2Max8)
{
    auto cfg = makeDefaultConfig();
    cfg.bs2  = 8U;
    bios::BxCanDevice dev(cfg);
    dev.init();
    uint32_t ts2 = (fakeCan.BTR >> CAN_BTR_TS2_Pos) & 0x7U;
    EXPECT_EQ(ts2, 7U);
}

TEST_F(BxCanDeviceTest, initBtrSjwMax4)
{
    auto cfg = makeDefaultConfig();
    cfg.sjw  = 4U;
    bios::BxCanDevice dev(cfg);
    dev.init();
    uint32_t sjw = (fakeCan.BTR >> CAN_BTR_SJW_Pos) & 0x3U;
    EXPECT_EQ(sjw, 3U);
}

TEST_F(BxCanDeviceTest, initGpioTxPin0LowAf)
{
    auto cfg  = makeDefaultConfig();
    cfg.txPin = 0U;
    cfg.txAf  = 4U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t txAf = (fakeTxGpio.AFR[0] >> (0U * 4U)) & 0xFU;
    EXPECT_EQ(txAf, 4U);
    uint32_t txModer = (fakeTxGpio.MODER >> (0U * 2U)) & 3U;
    EXPECT_EQ(txModer, 2U);
}

TEST_F(BxCanDeviceTest, initGpioTxPin7BoundaryLow)
{
    auto cfg  = makeDefaultConfig();
    cfg.txPin = 7U;
    cfg.txAf  = 11U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t txAf = (fakeTxGpio.AFR[0] >> (7U * 4U)) & 0xFU;
    EXPECT_EQ(txAf, 11U);
}

TEST_F(BxCanDeviceTest, initGpioRxPin8BoundaryHigh)
{
    auto cfg  = makeDefaultConfig();
    cfg.rxPin = 8U;
    cfg.rxAf  = 5U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t rxAf = (fakeRxGpio.AFR[1] >> ((8U - 8U) * 4U)) & 0xFU;
    EXPECT_EQ(rxAf, 5U);
}

TEST_F(BxCanDeviceTest, initGpioRxPin15Max)
{
    auto cfg  = makeDefaultConfig();
    cfg.rxPin = 15U;
    cfg.rxAf  = 9U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t rxAf = (fakeRxGpio.AFR[1] >> ((15U - 8U) * 4U)) & 0xFU;
    EXPECT_EQ(rxAf, 9U);
}

TEST_F(BxCanDeviceTest, initClearsSleepModeWhenAlreadyClear)
{
    fakeCan.MCR = 0U; // SLEEP already clear
    auto cfg    = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_EQ(fakeCan.MCR & CAN_MCR_SLEEP, 0U);
}

TEST_F(BxCanDeviceTest, initAbomFlagSetAfterInit)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_NE(fakeCan.MCR & CAN_MCR_ABOM, 0U);
}

TEST_F(BxCanDeviceTest, initTxfpFlagSetAfterInit)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_NE(fakeCan.MCR & CAN_MCR_TXFP, 0U);
}

TEST_F(BxCanDeviceTest, initClockEnableBitPosition25)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_NE(fakeRcc.APB1ENR & (1U << 25U), 0U);
}

TEST_F(BxCanDeviceTest, initClockDoesNotAffectOtherApb1Bits)
{
    fakeRcc.APB1ENR = 0x12345678U;
    auto cfg        = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    // Other bits should still be set
    EXPECT_NE(fakeRcc.APB1ENR & 0x12345678U, 0U);
    EXPECT_NE(fakeRcc.APB1ENR & RCC_APB1ENR_CAN1EN, 0U);
}

TEST_F(BxCanDeviceTest, initInrqSetBeforeLeaveInit)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    // After init we are still in init mode (INRQ set)
    EXPECT_NE(fakeCan.MCR & CAN_MCR_INRQ, 0U);
}

TEST_F(BxCanDeviceTest, initGpioTxSpeedVeryHigh)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    uint32_t txSpeed = (fakeTxGpio.OSPEEDR >> (cfg.txPin * 2U)) & 3U;
    EXPECT_EQ(txSpeed, 3U);
}

TEST_F(BxCanDeviceTest, initGpioRxPullUp)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    uint32_t rxPupdr = (fakeRxGpio.PUPDR >> (cfg.rxPin * 2U)) & 3U;
    EXPECT_EQ(rxPupdr, 1U);
}

TEST_F(BxCanDeviceTest, initBtrFieldsDoNotOverlap)
{
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 512U;
    cfg.bs1       = 16U;
    cfg.bs2       = 8U;
    cfg.sjw       = 4U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t btr = fakeCan.BTR;
    uint32_t brp = btr & 0x3FFU;
    uint32_t ts1 = (btr >> CAN_BTR_TS1_Pos) & 0xFU;
    uint32_t ts2 = (btr >> CAN_BTR_TS2_Pos) & 0x7U;
    uint32_t sjw = (btr >> CAN_BTR_SJW_Pos) & 0x3U;
    EXPECT_EQ(brp, 511U);
    EXPECT_EQ(ts1, 15U);
    EXPECT_EQ(ts2, 7U);
    EXPECT_EQ(sjw, 3U);
}

TEST_F(BxCanDeviceTest, initFilterConfiguredAcceptAll)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    // Accept-all filter should be configured after init
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR1, 0U);
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR2, 0U);
    EXPECT_NE(fakeCan.FA1R & (1U << 0U), 0U);
}

TEST_F(BxCanDeviceTest, startWithoutInitDoesNotSetFmpie0)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev.start();
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, doubleStartDoesNotCrash)
{
    auto dev = makeStartedDevice();
    // Second start: re-enter init mode briefly, then leave again
    fakeCan.MSR |= CAN_MSR_INAK;
    dev->stop();
    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev->start();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, stopThenRestartClearsAndReenablesFmpie0)
{
    auto dev = makeStartedDevice();
    fakeCan.MSR |= CAN_MSR_INAK;
    dev->stop();
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);

    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev->start();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, startClearsInrq)
{
    auto dev = makeInitedDevice();
    EXPECT_NE(fakeCan.MCR & CAN_MCR_INRQ, 0U);
    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev->start();
    EXPECT_EQ(fakeCan.MCR & CAN_MCR_INRQ, 0U);
}

TEST_F(BxCanDeviceTest, stopSetsInrq)
{
    auto dev = makeStartedDevice();
    fakeCan.MSR |= CAN_MSR_INAK;
    dev->stop();
    EXPECT_NE(fakeCan.MCR & CAN_MCR_INRQ, 0U);
}

TEST_F(BxCanDeviceTest, startClearsFovrFlag)
{
    auto dev = makeInitedDevice();
    fakeCan.MSR &= ~CAN_MSR_INAK;
    fakeCan.RF0R = 0U;
    dev->start();
    // FOVR0 should have been written (write-1-to-clear)
    EXPECT_NE(fakeCan.RF0R & CAN_RF0R_FOVR0, 0U);
}

TEST_F(BxCanDeviceTest, startNoStaleFifoFrames)
{
    auto dev     = makeInitedDevice();
    fakeCan.RF0R = 0U; // No stale frames
    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev->start();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, stopDisablesTmeie)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.MSR |= CAN_MSR_INAK;
    dev->stop();
    EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, stopDisablesFmpie0)
{
    auto dev = makeStartedDevice();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
    fakeCan.MSR |= CAN_MSR_INAK;
    dev->stop();
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, stopThenStartTwice)
{
    auto dev = makeStartedDevice();

    // Stop
    fakeCan.MSR |= CAN_MSR_INAK;
    dev->stop();

    // Start again
    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev->start();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);

    // Stop again
    fakeCan.MSR |= CAN_MSR_INAK;
    dev->stop();
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);

    // Start once more
    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev->start();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, startPreservesAbomFlag)
{
    auto dev = makeInitedDevice();
    EXPECT_NE(fakeCan.MCR & CAN_MCR_ABOM, 0U);
    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev->start();
    // ABOM should still be set after leaving init mode
    EXPECT_NE(fakeCan.MCR & CAN_MCR_ABOM, 0U);
}

TEST_F(BxCanDeviceTest, startPreservesTxfpFlag)
{
    auto dev = makeInitedDevice();
    EXPECT_NE(fakeCan.MCR & CAN_MCR_TXFP, 0U);
    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev->start();
    EXPECT_NE(fakeCan.MCR & CAN_MCR_TXFP, 0U);
}

TEST_F(BxCanDeviceTest, stopThenInitThenStart)
{
    auto dev = makeStartedDevice();
    fakeCan.MSR |= CAN_MSR_INAK;
    dev->stop();

    // Re-init
    dev->init();
    EXPECT_NE(fakeCan.MCR & CAN_MCR_INRQ, 0U);

    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev->start();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, startIerOnlyFmpie0Set)
{
    auto dev    = makeInitedDevice();
    fakeCan.IER = 0U;
    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev->start();
    // After start, only FMPIE0 should be enabled (not TMEIE)
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
    EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, stopClearsIerCompletely)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.MSR |= CAN_MSR_INAK;
    dev->stop();
    EXPECT_EQ(fakeCan.IER & (CAN_IER_FMPIE0 | CAN_IER_TMEIE), 0U);
}

TEST_F(BxCanDeviceTest, startAfterStopRxQueuePreserved)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    receiveSingleFrame(*dev, 0x100U, false, 1U, data);
    EXPECT_EQ(dev->getRxCount(), 1U);

    fakeCan.MSR |= CAN_MSR_INAK;
    dev->stop();

    // RX queue should still have the frame
    EXPECT_EQ(dev->getRxCount(), 1U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x100U);

    fakeCan.MSR &= ~CAN_MSR_INAK;
    dev->start();
    EXPECT_EQ(dev->getRxCount(), 1U);
}

TEST_F(BxCanDeviceTest, startSetsMailboxesEmptyForSubsequentTx)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    uint8_t data[8] = {};
    EXPECT_TRUE(dev->transmit(::can::CANFrame(0x100U, data, 1U)));
}

TEST_F(BxCanDeviceTest, stopDoesNotAffectBtrRegister)
{
    auto dev           = makeStartedDevice();
    uint32_t btrBefore = fakeCan.BTR;
    fakeCan.MSR |= CAN_MSR_INAK;
    dev->stop();
    EXPECT_EQ(fakeCan.BTR, btrBefore);
}

TEST_F(BxCanDeviceTest, startWithFifo2StaleFrames)
{
    auto dev     = makeInitedDevice();
    fakeCan.RF0R = 2U; // 2 stale frames
    fakeCan.MSR &= ~CAN_MSR_INAK;

    // Background thread to simulate HW draining
    std::atomic<bool> done{false};
    std::thread hwSim(
        [&]()
        {
            uint8_t remaining = 2U;
            while (!done.load(std::memory_order_relaxed))
            {
                if ((fakeCan.RF0R & CAN_RF0R_RFOM0) != 0U)
                {
                    remaining--;
                    fakeCan.RF0R = remaining;
                    if (remaining == 0U)
                    {
                        done.store(true, std::memory_order_relaxed);
                        return;
                    }
                }
            }
        });

    dev->start();
    done.store(true, std::memory_order_relaxed);
    hwSim.join();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, stopPreservesFilterConfiguration)
{
    auto dev = makeStartedDevice();
    // Check filter is configured after init/start
    EXPECT_NE(fakeCan.FA1R & (1U << 0U), 0U);
    uint32_t fa1rBefore = fakeCan.FA1R;

    fakeCan.MSR |= CAN_MSR_INAK;
    dev->stop();

    // Filter config should not be touched by stop
    EXPECT_EQ(fakeCan.FA1R, fa1rBefore);
}

TEST_F(BxCanDeviceTest, enableRxInterruptFromZeroIer)
{
    auto dev    = makeStartedDevice();
    fakeCan.IER = 0U;
    dev->enableRxInterrupt();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, disableRxInterruptIdempotent)
{
    auto dev = makeStartedDevice();
    dev->disableRxInterrupt();
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);
    dev->disableRxInterrupt();
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, enableRxInterruptIdempotent)
{
    auto dev = makeStartedDevice();
    dev->enableRxInterrupt();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
    dev->enableRxInterrupt();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, transmitEnablesTmeieFromCleanIer)
{
    auto dev    = makeStartedDevice();
    fakeCan.IER = CAN_IER_FMPIE0; // Only FMPIE0 set
    fakeCan.TSR = CAN_TSR_TME0;

    uint8_t data[8] = {};
    dev->transmit(::can::CANFrame(0x100U, data, 1U));
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
    // FMPIE0 should still be set
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrDisablesTmeieAllEmpty)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    dev->transmitISR();
    EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrKeepsTmeieMailbox0Busy)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    // Mailbox 0 busy, 1 and 2 empty
    fakeCan.TSR = CAN_TSR_TME1 | CAN_TSR_TME2;
    dev->transmitISR();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrKeepsTmeieMailbox1Busy)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    // Mailbox 1 busy, 0 and 2 empty
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME2;
    dev->transmitISR();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrKeepsTmeieMailbox2Busy)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    // Mailbox 2 busy, 0 and 1 empty
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1;
    dev->transmitISR();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrKeepsTmeieAllBusy)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.TSR = 0U; // All mailboxes busy
    dev->transmitISR();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrKeepsTmeieOnlyMailbox0Empty)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.TSR = CAN_TSR_TME0;
    dev->transmitISR();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrKeepsTmeieOnlyMailbox1Empty)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.TSR = CAN_TSR_TME1;
    dev->transmitISR();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrKeepsTmeieOnlyMailbox2Empty)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.TSR = CAN_TSR_TME2;
    dev->transmitISR();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, disableRxInterruptDoesNotAffectTmeie)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    dev->disableRxInterrupt();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, enableRxInterruptDoesNotAffectTmeie)
{
    auto dev    = makeStartedDevice();
    fakeCan.IER = CAN_IER_TMEIE; // Only TMEIE set
    dev->enableRxInterrupt();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrDoesNotAffectFmpie0)
{
    auto dev = makeStartedDevice();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    dev->transmitISR();
    // FMPIE0 should still be set
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, ierBitIsolationFmpie0Only)
{
    auto dev    = makeStartedDevice();
    fakeCan.IER = 0U;
    dev->enableRxInterrupt();
    // Only FMPIE0 (bit 1) should be set
    EXPECT_EQ(fakeCan.IER, CAN_IER_FMPIE0);
}

TEST_F(BxCanDeviceTest, ierBitIsolationTmeieFromTransmit)
{
    auto dev        = makeStartedDevice();
    fakeCan.IER     = 0U;
    fakeCan.TSR     = CAN_TSR_TME0;
    uint8_t data[8] = {};
    dev->transmit(::can::CANFrame(0x100U, data, 1U));
    // TMEIE (bit 0) should be set
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, multipleTxThenIsrCycleIerState)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    // TX -> TMEIE enabled
    fakeCan.TSR = CAN_TSR_TME0;
    dev->transmit(::can::CANFrame(0x100U, data, 1U));
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);

    // ISR with all empty -> TMEIE disabled
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    dev->transmitISR();
    EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U);

    // TX again -> TMEIE re-enabled
    fakeCan.TSR = CAN_TSR_TME1;
    dev->transmit(::can::CANFrame(0x200U, data, 1U));
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);

    // ISR with all empty again -> TMEIE disabled
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    dev->transmitISR();
    EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, disableRxInterruptThenReceiveDoesNotEnqueue)
{
    auto dev = makeStartedDevice();
    dev->disableRxInterrupt();
    // Manually call receiveISR (would normally be called by HW interrupt)
    uint8_t data[8] = {};
    // receiveISR can still be called manually, it does not check IER
    placeRxFrameStd(0x100U, 1U, data);
    fakeCan.RF0R = 1U;

    std::atomic<bool> done{false};
    std::thread hwSim(
        [&]()
        {
            while (!done.load(std::memory_order_relaxed))
            {
                if ((fakeCan.RF0R & CAN_RF0R_RFOM0) != 0U)
                {
                    fakeCan.RF0R = 0U;
                    done.store(true, std::memory_order_relaxed);
                    return;
                }
            }
        });

    uint8_t count = dev->receiveISR(nullptr);
    done.store(true, std::memory_order_relaxed);
    hwSim.join();
    // receiveISR still works even if FMPIE0 disabled (just won't be called by HW)
    EXPECT_EQ(count, 1U);
}

TEST_F(BxCanDeviceTest, enableDisableRxInterruptRapidToggle)
{
    auto dev = makeStartedDevice();
    for (int i = 0; i < 10; i++)
    {
        dev->disableRxInterrupt();
        EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);
        dev->enableRxInterrupt();
        EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
    }
}

TEST_F(BxCanDeviceTest, acceptAllFilterFs1rBit0Set)
{
    auto dev = makeInitedDevice();
    EXPECT_NE(fakeCan.FS1R & (1U << 0U), 0U);
}

TEST_F(BxCanDeviceTest, acceptAllFilterFm1rBit0Clear)
{
    auto dev = makeInitedDevice();
    EXPECT_EQ(fakeCan.FM1R & (1U << 0U), 0U);
}

TEST_F(BxCanDeviceTest, acceptAllFilterFfa1rBit0Clear)
{
    auto dev = makeInitedDevice();
    EXPECT_EQ(fakeCan.FFA1R & (1U << 0U), 0U);
}

TEST_F(BxCanDeviceTest, acceptAllFilterFa1rBit0Set)
{
    auto dev = makeInitedDevice();
    EXPECT_NE(fakeCan.FA1R & (1U << 0U), 0U);
}

TEST_F(BxCanDeviceTest, acceptAllFilterFinitClearedAfterConfig)
{
    auto dev = makeInitedDevice();
    EXPECT_EQ(fakeCan.FMR & CAN_FMR_FINIT, 0U);
}

TEST_F(BxCanDeviceTest, filterListMode2Ids)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x100U, 0x200U};
    dev->configureFilterList({ids, 2U});

    EXPECT_NE(fakeCan.FM1R & (1U << 0U), 0U);
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR1, 0x100U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR2, 0x200U << CAN_RI0R_STID_Pos);
    EXPECT_NE(fakeCan.FA1R & (1U << 0U), 0U);
}

TEST_F(BxCanDeviceTest, filterListMode1IdDuplicatesInBank)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x7FFU};
    dev->configureFilterList({ids, 1U});

    EXPECT_EQ(fakeCan.sFilterRegister[0].FR1, 0x7FFU << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR2, 0x7FFU << CAN_RI0R_STID_Pos);
}

TEST_F(BxCanDeviceTest, filterListMode3IdsOdd)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x10U, 0x20U, 0x30U};
    dev->configureFilterList({ids, 3U});

    EXPECT_EQ(fakeCan.sFilterRegister[0].FR1, 0x10U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR2, 0x20U << CAN_RI0R_STID_Pos);
    // Bank 1: odd count -> last ID duplicated
    EXPECT_EQ(fakeCan.sFilterRegister[1].FR1, 0x30U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[1].FR2, 0x30U << CAN_RI0R_STID_Pos);
}

TEST_F(BxCanDeviceTest, filterListMode5IdsOdd)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x10U, 0x20U, 0x30U, 0x40U, 0x50U};
    dev->configureFilterList({ids, 5U});

    // Bank 0: IDs 0 and 1
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR1, 0x10U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR2, 0x20U << CAN_RI0R_STID_Pos);
    // Bank 1: IDs 2 and 3
    EXPECT_EQ(fakeCan.sFilterRegister[1].FR1, 0x30U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[1].FR2, 0x40U << CAN_RI0R_STID_Pos);
    // Bank 2: ID 4 duplicated
    EXPECT_EQ(fakeCan.sFilterRegister[2].FR1, 0x50U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[2].FR2, 0x50U << CAN_RI0R_STID_Pos);
}

TEST_F(BxCanDeviceTest, filterListMode6Ids3Banks)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x100U, 0x200U, 0x300U, 0x400U, 0x500U, 0x600U};
    dev->configureFilterList({ids, 6U});

    EXPECT_NE(fakeCan.FA1R & (1U << 0U), 0U);
    EXPECT_NE(fakeCan.FA1R & (1U << 1U), 0U);
    EXPECT_NE(fakeCan.FA1R & (1U << 2U), 0U);
}

TEST_F(BxCanDeviceTest, filterListMode8Ids4Banks)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x10U, 0x20U, 0x30U, 0x40U, 0x50U, 0x60U, 0x70U, 0x80U};
    dev->configureFilterList({ids, 8U});

    for (uint8_t b = 0; b < 4; b++)
    {
        EXPECT_NE(fakeCan.FA1R & (1U << b), 0U) << "Bank " << (int)b;
    }
    EXPECT_EQ(fakeCan.sFilterRegister[3].FR1, 0x70U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[3].FR2, 0x80U << CAN_RI0R_STID_Pos);
}

TEST_F(BxCanDeviceTest, filterListMode14Ids7Banks)
{
    auto dev = makeInitedDevice();
    uint32_t ids[14];
    for (uint8_t i = 0; i < 14; i++)
    {
        ids[i] = 0x100U + i;
    }
    dev->configureFilterList({ids, 14U});

    for (uint8_t b = 0; b < 7; b++)
    {
        EXPECT_NE(fakeCan.FA1R & (1U << b), 0U) << "Bank " << (int)b;
    }
}

TEST_F(BxCanDeviceTest, filterListMode28IdsMax14Banks)
{
    auto dev = makeInitedDevice();
    uint32_t ids[28];
    for (uint8_t i = 0; i < 28; i++)
    {
        ids[i] = 0x10U + i;
    }
    dev->configureFilterList({ids, 28U});

    for (uint8_t b = 0; b < 14; b++)
    {
        EXPECT_NE(fakeCan.FA1R & (1U << b), 0U) << "Bank " << (int)b;
        EXPECT_NE(fakeCan.FM1R & (1U << b), 0U) << "Bank " << (int)b << " list mode";
    }
}

TEST_F(BxCanDeviceTest, filterListFinitClearedAfterConfig)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x100U, 0x200U};
    dev->configureFilterList({ids, 2U});
    EXPECT_EQ(fakeCan.FMR & CAN_FMR_FINIT, 0U);
}

TEST_F(BxCanDeviceTest, filterListFs1r32BitScale)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x100U, 0x200U};
    dev->configureFilterList({ids, 2U});
    EXPECT_NE(fakeCan.FS1R & (1U << 0U), 0U);
}

TEST_F(BxCanDeviceTest, filterListFm1rListMode)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x100U, 0x200U};
    dev->configureFilterList({ids, 2U});
    EXPECT_NE(fakeCan.FM1R & (1U << 0U), 0U);
}

TEST_F(BxCanDeviceTest, filterListFfa1rFifo0Assignment)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x100U, 0x200U};
    dev->configureFilterList({ids, 2U});
    EXPECT_EQ(fakeCan.FFA1R & (1U << 0U), 0U);
}

TEST_F(BxCanDeviceTest, filterListIdZero)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x000U, 0x000U};
    dev->configureFilterList({ids, 2U});
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR1, 0x000U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR2, 0x000U << CAN_RI0R_STID_Pos);
}

TEST_F(BxCanDeviceTest, filterListIdMax0x7FF)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x7FFU, 0x7FFU};
    dev->configureFilterList({ids, 2U});
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR1, 0x7FFU << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR2, 0x7FFU << CAN_RI0R_STID_Pos);
}

TEST_F(BxCanDeviceTest, filterListOverwritesPreviousAcceptAll)
{
    auto dev = makeInitedDevice();
    // After init, accept-all filter is configured (mask mode)
    EXPECT_EQ(fakeCan.FM1R & (1U << 0U), 0U); // Mask mode

    uint32_t ids[] = {0x100U, 0x200U};
    dev->configureFilterList({ids, 2U});
    // Now should be list mode
    EXPECT_NE(fakeCan.FM1R & (1U << 0U), 0U);
}

TEST_F(BxCanDeviceTest, acceptAllFilterOverwritesPreviousListFilter)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x100U, 0x200U};
    dev->configureFilterList({ids, 2U});
    EXPECT_NE(fakeCan.FM1R & (1U << 0U), 0U);

    // Re-configure accept-all
    dev->configureAcceptAllFilter();
    EXPECT_EQ(fakeCan.FM1R & (1U << 0U), 0U); // Back to mask mode
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR1, 0U);
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR2, 0U);
}

TEST_F(BxCanDeviceTest, filterListFr1CorrectShift)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x001U, 0x002U};
    dev->configureFilterList({ids, 2U});
    // STID_Pos is 21, so 0x001 << 21 = 0x00200000
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR1, 0x00200000U);
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR2, 0x00400000U);
}

TEST_F(BxCanDeviceTest, filterListBank0And1IndependentFr)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x111U, 0x222U, 0x333U, 0x444U};
    dev->configureFilterList({ids, 4U});

    EXPECT_EQ(fakeCan.sFilterRegister[0].FR1, 0x111U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[0].FR2, 0x222U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[1].FR1, 0x333U << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[1].FR2, 0x444U << CAN_RI0R_STID_Pos);
}

TEST_F(BxCanDeviceTest, filterListSequentialIds)
{
    auto dev       = makeInitedDevice();
    uint32_t ids[] = {0x400U, 0x401U, 0x402U, 0x403U, 0x404U, 0x405U};
    dev->configureFilterList({ids, 6U});

    for (uint8_t b = 0; b < 3; b++)
    {
        uint32_t expected1 = (0x400U + b * 2U) << CAN_RI0R_STID_Pos;
        uint32_t expected2 = (0x401U + b * 2U) << CAN_RI0R_STID_Pos;
        EXPECT_EQ(fakeCan.sFilterRegister[b].FR1, expected1) << "Bank " << (int)b;
        EXPECT_EQ(fakeCan.sFilterRegister[b].FR2, expected2) << "Bank " << (int)b;
    }
}

TEST_F(BxCanDeviceTest, filterList10Ids5Banks)
{
    auto dev = makeInitedDevice();
    uint32_t ids[10];
    for (uint8_t i = 0; i < 10; i++)
    {
        ids[i] = 0x200U + i;
    }
    dev->configureFilterList({ids, 10U});

    for (uint8_t b = 0; b < 5; b++)
    {
        EXPECT_NE(fakeCan.FA1R & (1U << b), 0U) << "Bank " << (int)b;
    }
}

TEST_F(BxCanDeviceTest, filterList20Ids10Banks)
{
    auto dev = makeInitedDevice();
    uint32_t ids[20];
    for (uint8_t i = 0; i < 20; i++)
    {
        ids[i] = 0x300U + i;
    }
    dev->configureFilterList({ids, 20U});

    for (uint8_t b = 0; b < 10; b++)
    {
        EXPECT_NE(fakeCan.FA1R & (1U << b), 0U) << "Bank " << (int)b;
    }
}

TEST_F(BxCanDeviceTest, filterListReconfigureLeavesOldBanksActive)
{
    auto dev = makeInitedDevice();

    // First configure 6 IDs (3 banks)
    uint32_t ids1[] = {0x100U, 0x200U, 0x300U, 0x400U, 0x500U, 0x600U};
    dev->configureFilterList({ids1, 6U});
    EXPECT_NE(fakeCan.FA1R & (1U << 2U), 0U);

    // Now reconfigure with just 2 IDs (1 bank)
    uint32_t ids2[] = {0x700U, 0x701U};
    dev->configureFilterList({ids2, 2U});
    EXPECT_NE(fakeCan.FA1R & (1U << 0U), 0U);
    // configureFilterList does NOT deactivate banks beyond the new list -
    // bank 2 from the previous configuration remains active
    EXPECT_NE(fakeCan.FA1R & (1U << 2U), 0U);
}

TEST_F(BxCanDeviceTest, txMailbox0SelectedWhenAllEmpty)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    uint8_t data[8] = {};
    dev->transmit(::can::CANFrame(0x100U, data, 1U));
    EXPECT_NE(fakeCan.sTxMailBox[0].TIR & CAN_TI0R_TXRQ, 0U);
}

TEST_F(BxCanDeviceTest, txMailbox1SelectedWhen0Full)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME1 | CAN_TSR_TME2;
    uint8_t data[8] = {};
    dev->transmit(::can::CANFrame(0x100U, data, 1U));
    EXPECT_NE(fakeCan.sTxMailBox[1].TIR & CAN_TI0R_TXRQ, 0U);
}

TEST_F(BxCanDeviceTest, txMailbox2SelectedWhen01Full)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME2;
    uint8_t data[8] = {};
    dev->transmit(::can::CANFrame(0x100U, data, 1U));
    EXPECT_NE(fakeCan.sTxMailBox[2].TIR & CAN_TI0R_TXRQ, 0U);
}

TEST_F(BxCanDeviceTest, txAllFullReturnsFalse)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = 0U;
    uint8_t data[8] = {};
    EXPECT_FALSE(dev->transmit(::can::CANFrame(0x100U, data, 1U)));
}

TEST_F(BxCanDeviceTest, txTmeBit000AllFull)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = 0U; // TME0=0, TME1=0, TME2=0
    uint8_t data[8] = {};
    EXPECT_FALSE(dev->transmit(::can::CANFrame(0x100U, data, 1U)));
}

TEST_F(BxCanDeviceTest, txTmeBit100Only0Empty)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0;
    uint8_t data[8] = {};
    EXPECT_TRUE(dev->transmit(::can::CANFrame(0x100U, data, 1U)));
    uint32_t stid = (fakeCan.sTxMailBox[0].TIR >> CAN_TI0R_STID_Pos) & 0x7FFU;
    EXPECT_EQ(stid, 0x100U);
}

TEST_F(BxCanDeviceTest, txTmeBit010Only1Empty)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME1;
    uint8_t data[8] = {};
    EXPECT_TRUE(dev->transmit(::can::CANFrame(0x100U, data, 1U)));
    uint32_t stid = (fakeCan.sTxMailBox[1].TIR >> CAN_TI0R_STID_Pos) & 0x7FFU;
    EXPECT_EQ(stid, 0x100U);
}

TEST_F(BxCanDeviceTest, txTmeBit001Only2Empty)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME2;
    uint8_t data[8] = {};
    EXPECT_TRUE(dev->transmit(::can::CANFrame(0x100U, data, 1U)));
    uint32_t stid = (fakeCan.sTxMailBox[2].TIR >> CAN_TI0R_STID_Pos) & 0x7FFU;
    EXPECT_EQ(stid, 0x100U);
}

TEST_F(BxCanDeviceTest, txTmeBit110Only01Empty)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0 | CAN_TSR_TME1;
    uint8_t data[8] = {};
    EXPECT_TRUE(dev->transmit(::can::CANFrame(0x100U, data, 1U)));
    // Should pick mailbox 0 (first empty)
    EXPECT_NE(fakeCan.sTxMailBox[0].TIR & CAN_TI0R_TXRQ, 0U);
}

TEST_F(BxCanDeviceTest, txTmeBit101Only02Empty)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0 | CAN_TSR_TME2;
    uint8_t data[8] = {};
    EXPECT_TRUE(dev->transmit(::can::CANFrame(0x100U, data, 1U)));
    EXPECT_NE(fakeCan.sTxMailBox[0].TIR & CAN_TI0R_TXRQ, 0U);
}

TEST_F(BxCanDeviceTest, txTmeBit011Only12Empty)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME1 | CAN_TSR_TME2;
    uint8_t data[8] = {};
    EXPECT_TRUE(dev->transmit(::can::CANFrame(0x100U, data, 1U)));
    EXPECT_NE(fakeCan.sTxMailBox[1].TIR & CAN_TI0R_TXRQ, 0U);
}

TEST_F(BxCanDeviceTest, txTmeBit111AllEmpty)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    uint8_t data[8] = {};
    EXPECT_TRUE(dev->transmit(::can::CANFrame(0x100U, data, 1U)));
    EXPECT_NE(fakeCan.sTxMailBox[0].TIR & CAN_TI0R_TXRQ, 0U);
}

TEST_F(BxCanDeviceTest, txTxrqSetInSelectedMailbox)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME1;
    uint8_t data[8] = {};
    dev->transmit(::can::CANFrame(0x200U, data, 1U));
    EXPECT_NE(fakeCan.sTxMailBox[1].TIR & CAN_TI0R_TXRQ, 0U);
}

TEST_F(BxCanDeviceTest, txStandardIdNotIde)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0;
    uint8_t data[8] = {};
    dev->transmit(::can::CANFrame(0x100U, data, 1U));
    EXPECT_EQ(fakeCan.sTxMailBox[0].TIR & CAN_TI0R_IDE, 0U);
}

TEST_F(BxCanDeviceTest, txExtendedIdSetsIde)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0;
    uint8_t data[8] = {};
    dev->transmit(::can::CANFrame(0x80000100U, data, 1U));
    EXPECT_NE(fakeCan.sTxMailBox[0].TIR & CAN_TI0R_IDE, 0U);
}

TEST_F(BxCanDeviceTest, txDlc0)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0;
    uint8_t data[8] = {};
    dev->transmit(::can::CANFrame(0x100U, data, 0U));
    EXPECT_EQ(fakeCan.sTxMailBox[0].TDTR & 0xFU, 0U);
}

TEST_F(BxCanDeviceTest, txDlc1)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0;
    uint8_t data[8] = {0xAA};
    dev->transmit(::can::CANFrame(0x100U, data, 1U));
    EXPECT_EQ(fakeCan.sTxMailBox[0].TDTR & 0xFU, 1U);
}

TEST_F(BxCanDeviceTest, txDlc2)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0;
    uint8_t data[8] = {0xAA, 0xBB};
    dev->transmit(::can::CANFrame(0x100U, data, 2U));
    EXPECT_EQ(fakeCan.sTxMailBox[0].TDTR & 0xFU, 2U);
}

TEST_F(BxCanDeviceTest, txDlc3)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0;
    uint8_t data[8] = {0xAA, 0xBB, 0xCC};
    dev->transmit(::can::CANFrame(0x100U, data, 3U));
    EXPECT_EQ(fakeCan.sTxMailBox[0].TDTR & 0xFU, 3U);
}

TEST_F(BxCanDeviceTest, txDlc4)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0;
    uint8_t data[8] = {0xAA, 0xBB, 0xCC, 0xDD};
    dev->transmit(::can::CANFrame(0x100U, data, 4U));
    EXPECT_EQ(fakeCan.sTxMailBox[0].TDTR & 0xFU, 4U);
}

TEST_F(BxCanDeviceTest, txDlc5)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0;
    uint8_t data[8] = {0xAA, 0xBB, 0xCC, 0xDD, 0xEE};
    dev->transmit(::can::CANFrame(0x100U, data, 5U));
    EXPECT_EQ(fakeCan.sTxMailBox[0].TDTR & 0xFU, 5U);
}

TEST_F(BxCanDeviceTest, txDlc6)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0;
    uint8_t data[8] = {0xAA, 0xBB, 0xCC, 0xDD, 0xEE, 0xFF};
    dev->transmit(::can::CANFrame(0x100U, data, 6U));
    EXPECT_EQ(fakeCan.sTxMailBox[0].TDTR & 0xFU, 6U);
}

TEST_F(BxCanDeviceTest, txDlc7)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0;
    uint8_t data[8] = {0xAA, 0xBB, 0xCC, 0xDD, 0xEE, 0xFF, 0x11};
    dev->transmit(::can::CANFrame(0x100U, data, 7U));
    EXPECT_EQ(fakeCan.sTxMailBox[0].TDTR & 0xFU, 7U);
}

TEST_F(BxCanDeviceTest, txDlc8)
{
    auto dev        = makeStartedDevice();
    fakeCan.TSR     = CAN_TSR_TME0;
    uint8_t data[8] = {0xAA, 0xBB, 0xCC, 0xDD, 0xEE, 0xFF, 0x11, 0x22};
    dev->transmit(::can::CANFrame(0x100U, data, 8U));
    EXPECT_EQ(fakeCan.sTxMailBox[0].TDTR & 0xFU, 8U);
}

TEST_F(BxCanDeviceTest, transmitIsrWritesRqcp0)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = 0U;
    dev->transmitISR();
    EXPECT_NE(fakeCan.TSR & CAN_TSR_RQCP0, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrWritesRqcp1)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = 0U;
    dev->transmitISR();
    EXPECT_NE(fakeCan.TSR & CAN_TSR_RQCP1, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrWritesRqcp2)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = 0U;
    dev->transmitISR();
    EXPECT_NE(fakeCan.TSR & CAN_TSR_RQCP2, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrTme000KeepsTmeie)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.TSR = 0U; // All busy
    dev->transmitISR();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrTme001KeepsTmeie)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.TSR = CAN_TSR_TME2;
    dev->transmitISR();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrTme010KeepsTmeie)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.TSR = CAN_TSR_TME1;
    dev->transmitISR();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrTme011KeepsTmeie)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.TSR = CAN_TSR_TME1 | CAN_TSR_TME2;
    dev->transmitISR();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrTme100KeepsTmeie)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.TSR = CAN_TSR_TME0;
    dev->transmitISR();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrTme101KeepsTmeie)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME2;
    dev->transmitISR();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrTme110KeepsTmeie)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1;
    dev->transmitISR();
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrTme111DisablesTmeie)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    dev->transmitISR();
    EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrPreservesFmpie0)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    dev->transmitISR();
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrNoTmeieWhenNotPreviouslySet)
{
    auto dev = makeStartedDevice();
    fakeCan.IER &= ~CAN_IER_TMEIE;
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    dev->transmitISR();
    EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrCalledMultipleTimesIdempotent)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    fakeCan.IER |= CAN_IER_TMEIE;
    dev->transmitISR();
    EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U);
    dev->transmitISR();
    EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrThenTransmitReenablesTmeie)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    fakeCan.IER |= CAN_IER_TMEIE;
    dev->transmitISR();
    EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U);

    fakeCan.TSR = CAN_TSR_TME0;
    dev->transmit(::can::CANFrame(0x100U, data, 1U));
    EXPECT_NE(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrRqcpSetEvenWhenAllEmpty)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
    dev->transmitISR();
    EXPECT_NE(fakeCan.TSR & CAN_TSR_RQCP0, 0U);
    EXPECT_NE(fakeCan.TSR & CAN_TSR_RQCP1, 0U);
    EXPECT_NE(fakeCan.TSR & CAN_TSR_RQCP2, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrRqcpSetEvenWhenAllBusy)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = 0U;
    dev->transmitISR();
    EXPECT_NE(fakeCan.TSR & CAN_TSR_RQCP0, 0U);
    EXPECT_NE(fakeCan.TSR & CAN_TSR_RQCP1, 0U);
    EXPECT_NE(fakeCan.TSR & CAN_TSR_RQCP2, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrWithRqcpAlreadySet)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_RQCP0 | CAN_TSR_RQCP1 | CAN_TSR_RQCP2 | CAN_TSR_TME0 | CAN_TSR_TME1
                  | CAN_TSR_TME2;
    fakeCan.IER |= CAN_IER_TMEIE;
    dev->transmitISR();
    EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrRapidCallsDoNotCorruptIer)
{
    auto dev = makeStartedDevice();
    for (int i = 0; i < 10; i++)
    {
        fakeCan.IER |= CAN_IER_TMEIE;
        fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2;
        dev->transmitISR();
        EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U);
        EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
    }
}

TEST_F(BxCanDeviceTest, busOffClearWhenBoffBitClear)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = 0U;
    EXPECT_FALSE(dev->isBusOff());
}

TEST_F(BxCanDeviceTest, busOffSetWhenBoffBitSet)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = CAN_ESR_BOFF;
    EXPECT_TRUE(dev->isBusOff());
}

TEST_F(BxCanDeviceTest, busOffWithTecMaxAndBoff)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = CAN_ESR_BOFF | (255U << CAN_ESR_TEC_Pos);
    EXPECT_TRUE(dev->isBusOff());
    EXPECT_EQ(dev->getTxErrorCounter(), 255U);
}

TEST_F(BxCanDeviceTest, tecZero)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = 0U;
    EXPECT_EQ(dev->getTxErrorCounter(), 0U);
}

TEST_F(BxCanDeviceTest, tec128)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = (128U << CAN_ESR_TEC_Pos);
    EXPECT_EQ(dev->getTxErrorCounter(), 128U);
}

TEST_F(BxCanDeviceTest, tec255)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = (255U << CAN_ESR_TEC_Pos);
    EXPECT_EQ(dev->getTxErrorCounter(), 255U);
}

TEST_F(BxCanDeviceTest, tec1)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = (1U << CAN_ESR_TEC_Pos);
    EXPECT_EQ(dev->getTxErrorCounter(), 1U);
}

TEST_F(BxCanDeviceTest, recZero)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = 0U;
    EXPECT_EQ(dev->getRxErrorCounter(), 0U);
}

TEST_F(BxCanDeviceTest, rec64)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = (64U << CAN_ESR_REC_Pos);
    EXPECT_EQ(dev->getRxErrorCounter(), 64U);
}

TEST_F(BxCanDeviceTest, rec127)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = (127U << CAN_ESR_REC_Pos);
    EXPECT_EQ(dev->getRxErrorCounter(), 127U);
}

TEST_F(BxCanDeviceTest, rec255)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = (255U << CAN_ESR_REC_Pos);
    EXPECT_EQ(dev->getRxErrorCounter(), 255U);
}

TEST_F(BxCanDeviceTest, rec1)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = (1U << CAN_ESR_REC_Pos);
    EXPECT_EQ(dev->getRxErrorCounter(), 1U);
}

TEST_F(BxCanDeviceTest, tecAndRecSimultaneous)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = (100U << CAN_ESR_TEC_Pos) | (200U << CAN_ESR_REC_Pos);
    EXPECT_EQ(dev->getTxErrorCounter(), 100U);
    EXPECT_EQ(dev->getRxErrorCounter(), 200U);
}

TEST_F(BxCanDeviceTest, busOffDoesNotAffectErrorCounters)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = CAN_ESR_BOFF | (50U << CAN_ESR_TEC_Pos) | (75U << CAN_ESR_REC_Pos);
    EXPECT_TRUE(dev->isBusOff());
    EXPECT_EQ(dev->getTxErrorCounter(), 50U);
    EXPECT_EQ(dev->getRxErrorCounter(), 75U);
}

TEST_F(BxCanDeviceTest, errorCountersChangeOverTime)
{
    auto dev    = makeStartedDevice();
    fakeCan.ESR = (10U << CAN_ESR_TEC_Pos) | (20U << CAN_ESR_REC_Pos);
    EXPECT_EQ(dev->getTxErrorCounter(), 10U);
    EXPECT_EQ(dev->getRxErrorCounter(), 20U);

    fakeCan.ESR = (150U << CAN_ESR_TEC_Pos) | (200U << CAN_ESR_REC_Pos);
    EXPECT_EQ(dev->getTxErrorCounter(), 150U);
    EXPECT_EQ(dev->getRxErrorCounter(), 200U);

    fakeCan.ESR = 0U;
    EXPECT_EQ(dev->getTxErrorCounter(), 0U);
    EXPECT_EQ(dev->getRxErrorCounter(), 0U);
}

TEST_F(BxCanDeviceTest, getRxCountInitiallyZero)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    EXPECT_EQ(dev.getRxCount(), 0U);
}

TEST_F(BxCanDeviceTest, getRxCountAfterOneFrame)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    receiveSingleFrame(*dev, 0x100U, false, 1U, data);
    EXPECT_EQ(dev->getRxCount(), 1U);
}

TEST_F(BxCanDeviceTest, getRxCountAfter5Frames)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    for (uint8_t i = 0; i < 5; i++)
    {
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    EXPECT_EQ(dev->getRxCount(), 5U);
}

TEST_F(BxCanDeviceTest, getRxCountAfter32Frames)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    for (uint8_t i = 0; i < 32; i++)
    {
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    EXPECT_EQ(dev->getRxCount(), 32U);
}

TEST_F(BxCanDeviceTest, clearRxQueueSetsCountToZero)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    receiveSingleFrame(*dev, 0x100U, false, 1U, data);
    EXPECT_EQ(dev->getRxCount(), 1U);
    dev->clearRxQueue();
    EXPECT_EQ(dev->getRxCount(), 0U);
}

TEST_F(BxCanDeviceTest, clearRxQueueMultipleTimes)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    receiveSingleFrame(*dev, 0x100U, false, 1U, data);
    dev->clearRxQueue();
    EXPECT_EQ(dev->getRxCount(), 0U);
    dev->clearRxQueue();
    EXPECT_EQ(dev->getRxCount(), 0U);
}

TEST_F(BxCanDeviceTest, clearRxQueueOnEmptyQueue)
{
    auto dev = makeStartedDevice();
    dev->clearRxQueue();
    EXPECT_EQ(dev->getRxCount(), 0U);
}

TEST_F(BxCanDeviceTest, rxQueueWrappingWithExactCapacity)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    // Fill to 30 frames, clear, then fill to 32 (wraps around)
    for (uint8_t i = 0; i < 30; i++)
    {
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    dev->clearRxQueue();

    for (uint8_t i = 0; i < 32; i++)
    {
        data[0] = i;
        receiveSingleFrame(*dev, 0x200U + i, false, 1U, data);
    }
    EXPECT_EQ(dev->getRxCount(), 32U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x200U);
    EXPECT_EQ(dev->getRxFrame(31).getId(), 0x21FU);
}

TEST_F(BxCanDeviceTest, rxQueueHeadAdvancesOnClear)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    for (uint8_t i = 0; i < 10; i++)
    {
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    dev->clearRxQueue();

    // Head should now be at 10
    receiveSingleFrame(*dev, 0x500U, false, 1U, data);
    EXPECT_EQ(dev->getRxCount(), 1U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x500U);
}

TEST_F(BxCanDeviceTest, rxQueueMultipleCycleFillAndClear)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    for (int cycle = 0; cycle < 5; cycle++)
    {
        for (uint8_t i = 0; i < 8; i++)
        {
            receiveSingleFrame(*dev, 0x100U * (cycle + 1) + i, false, 1U, data);
        }
        EXPECT_EQ(dev->getRxCount(), 8U);
        dev->clearRxQueue();
        EXPECT_EQ(dev->getRxCount(), 0U);
    }
}

TEST_F(BxCanDeviceTest, rxQueueFrameContentAfterWrapping)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    // Fill 28 frames, clear, then add 8 more (wraps 28+8=36 > 32)
    for (uint8_t i = 0; i < 28; i++)
    {
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    dev->clearRxQueue();

    for (uint8_t i = 0; i < 8; i++)
    {
        data[0] = 0xA0U + i;
        receiveSingleFrame(*dev, 0x300U + i, false, 1U, data);
    }
    EXPECT_EQ(dev->getRxCount(), 8U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x300U);
    EXPECT_EQ(dev->getRxFrame(0).getPayload()[0], 0xA0U);
    EXPECT_EQ(dev->getRxFrame(7).getId(), 0x307U);
    EXPECT_EQ(dev->getRxFrame(7).getPayload()[0], 0xA7U);
}

TEST_F(BxCanDeviceTest, rxQueueFullThen33rdDropped)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    for (uint8_t i = 0; i < 32; i++)
    {
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    EXPECT_EQ(dev->getRxCount(), 32U);

    // 33rd frame should be dropped
    placeRxFrameStd(0x999U, 1U, data);
    fakeCan.RF0R = 1U;
    std::atomic<bool> done{false};
    std::thread hwSim(
        [&]()
        {
            while (!done.load(std::memory_order_relaxed))
            {
                if ((fakeCan.RF0R & CAN_RF0R_RFOM0) != 0U)
                {
                    fakeCan.RF0R = 0U;
                    done.store(true, std::memory_order_relaxed);
                    return;
                }
            }
        });
    uint8_t count = dev->receiveISR(nullptr);
    done.store(true, std::memory_order_relaxed);
    hwSim.join();
    EXPECT_EQ(count, 0U);
    EXPECT_EQ(dev->getRxCount(), 32U);
}

TEST_F(BxCanDeviceTest, rxQueueClearThenFillToCapacity)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    for (uint8_t i = 0; i < 32; i++)
    {
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    dev->clearRxQueue();

    for (uint8_t i = 0; i < 32; i++)
    {
        receiveSingleFrame(*dev, 0x200U + i, false, 1U, data);
    }
    EXPECT_EQ(dev->getRxCount(), 32U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x200U);
    EXPECT_EQ(dev->getRxFrame(31).getId(), 0x21FU);
}

TEST_F(BxCanDeviceTest, rxQueueGetFrameIndex0)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {0x42};
    receiveSingleFrame(*dev, 0x123U, false, 1U, data);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x123U);
    EXPECT_EQ(dev->getRxFrame(0).getPayload()[0], 0x42U);
}

TEST_F(BxCanDeviceTest, rxQueueGetFrameLastIndex)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    for (uint8_t i = 0; i < 10; i++)
    {
        data[0] = i;
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    EXPECT_EQ(dev->getRxFrame(9).getId(), 0x109U);
    EXPECT_EQ(dev->getRxFrame(9).getPayload()[0], 9U);
}

TEST_F(BxCanDeviceTest, rxQueueStandardAndExtendedMixed)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    receiveSingleFrame(*dev, 0x100U, false, 1U, data);
    receiveSingleFrame(*dev, 0x1ABCDU, true, 1U, data);
    receiveSingleFrame(*dev, 0x200U, false, 1U, data);

    EXPECT_EQ(dev->getRxCount(), 3U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x100U);
    EXPECT_EQ(dev->getRxFrame(1).getId(), 0x1ABCDU | 0x80000000U);
    EXPECT_EQ(dev->getRxFrame(2).getId(), 0x200U);
}

TEST_F(BxCanDeviceTest, rxQueueDifferentDlcValues)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {1, 2, 3, 4, 5, 6, 7, 8};

    for (uint8_t dlc = 0; dlc <= 8; dlc++)
    {
        receiveSingleFrame(*dev, 0x100U + dlc, false, dlc, data);
    }
    EXPECT_EQ(dev->getRxCount(), 9U);
    for (uint8_t dlc = 0; dlc <= 8; dlc++)
    {
        EXPECT_EQ(dev->getRxFrame(dlc).getPayloadLength(), dlc);
    }
}

TEST_F(BxCanDeviceTest, rxQueueReceiveClearReceive)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    receiveSingleFrame(*dev, 0x100U, false, 1U, data);
    receiveSingleFrame(*dev, 0x101U, false, 1U, data);
    EXPECT_EQ(dev->getRxCount(), 2U);

    dev->clearRxQueue();
    EXPECT_EQ(dev->getRxCount(), 0U);

    receiveSingleFrame(*dev, 0x200U, false, 1U, data);
    EXPECT_EQ(dev->getRxCount(), 1U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x200U);
}

TEST_F(BxCanDeviceTest, rxQueueWrappingPreservesDataIntegrity)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    // Fill 31 frames and clear
    for (uint8_t i = 0; i < 31; i++)
    {
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    dev->clearRxQueue();

    // Fill 5 more (wraps around position 31 -> 0 -> 1 -> 2 -> 3 -> 4)
    for (uint8_t i = 0; i < 5; i++)
    {
        data[0] = 0xF0U + i;
        receiveSingleFrame(*dev, 0x400U + i, false, 1U, data);
    }
    EXPECT_EQ(dev->getRxCount(), 5U);
    for (uint8_t i = 0; i < 5; i++)
    {
        EXPECT_EQ(dev->getRxFrame(i).getId(), 0x400U + i);
        EXPECT_EQ(dev->getRxFrame(i).getPayload()[0], 0xF0U + i);
    }
}

TEST_F(BxCanDeviceTest, rxQueueFullExactly32)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    for (uint8_t i = 0; i < 32; i++)
    {
        data[0] = i;
        receiveSingleFrame(*dev, i, false, 1U, data);
    }
    EXPECT_EQ(dev->getRxCount(), 32U);
    for (uint8_t i = 0; i < 32; i++)
    {
        EXPECT_EQ(dev->getRxFrame(i).getId(), static_cast<uint32_t>(i));
        EXPECT_EQ(dev->getRxFrame(i).getPayload()[0], i);
    }
}

TEST_F(BxCanDeviceTest, rxQueueClearAfterFullThenRefill)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};

    // Fill to capacity
    for (uint8_t i = 0; i < 32; i++)
    {
        receiveSingleFrame(*dev, 0x100U + i, false, 1U, data);
    }
    dev->clearRxQueue();

    // Fill again to capacity
    for (uint8_t i = 0; i < 32; i++)
    {
        data[0] = 0x80U + i;
        receiveSingleFrame(*dev, 0x300U + i, false, 1U, data);
    }
    EXPECT_EQ(dev->getRxCount(), 32U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x300U);
    EXPECT_EQ(dev->getRxFrame(31).getId(), 0x31FU);
}

TEST_F(BxCanDeviceTest, rxQueueFilterRejectDoesNotIncrementCount)
{
    auto dev            = makeStartedDevice();
    uint8_t data[8]     = {};
    uint8_t filter[256] = {};
    // Only accept ID 0x100
    filter[0x100 / 8U] |= (1U << (0x100 % 8U));

    // Try to receive ID 0x200 (rejected)
    uint8_t count = receiveSingleFrame(*dev, 0x200U, false, 1U, data, filter);
    EXPECT_EQ(count, 0U);
    EXPECT_EQ(dev->getRxCount(), 0U);

    // Now receive ID 0x100 (accepted)
    count = receiveSingleFrame(*dev, 0x100U, false, 1U, data, filter);
    EXPECT_EQ(count, 1U);
    EXPECT_EQ(dev->getRxCount(), 1U);
}

TEST_F(BxCanDeviceTest, rxQueueFilterAcceptMultipleIds)
{
    auto dev            = makeStartedDevice();
    uint8_t data[8]     = {};
    uint8_t filter[256] = {};
    filter[0x100 / 8U] |= (1U << (0x100 % 8U));
    filter[0x200 / 8U] |= (1U << (0x200 % 8U));
    filter[0x300 / 8U] |= (1U << (0x300 % 8U));

    receiveSingleFrame(*dev, 0x100U, false, 1U, data, filter);
    receiveSingleFrame(*dev, 0x150U, false, 1U, data, filter); // Rejected
    receiveSingleFrame(*dev, 0x200U, false, 1U, data, filter);
    receiveSingleFrame(*dev, 0x250U, false, 1U, data, filter); // Rejected
    receiveSingleFrame(*dev, 0x300U, false, 1U, data, filter);

    EXPECT_EQ(dev->getRxCount(), 3U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x100U);
    EXPECT_EQ(dev->getRxFrame(1).getId(), 0x200U);
    EXPECT_EQ(dev->getRxFrame(2).getId(), 0x300U);
}

TEST_F(BxCanDeviceTest, btrBrpField10Bits)
{
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 1024U;
    bios::BxCanDevice dev(cfg);
    dev.init();
    uint32_t brp = fakeCan.BTR & 0x3FFU;
    EXPECT_EQ(brp, 1023U);
}

TEST_F(BxCanDeviceTest, btrTs1Field4Bits)
{
    auto cfg = makeDefaultConfig();
    cfg.bs1  = 16U;
    bios::BxCanDevice dev(cfg);
    dev.init();
    uint32_t ts1 = (fakeCan.BTR >> CAN_BTR_TS1_Pos) & 0xFU;
    EXPECT_EQ(ts1, 15U);
}

TEST_F(BxCanDeviceTest, btrTs2Field3Bits)
{
    auto cfg = makeDefaultConfig();
    cfg.bs2  = 8U;
    bios::BxCanDevice dev(cfg);
    dev.init();
    uint32_t ts2 = (fakeCan.BTR >> CAN_BTR_TS2_Pos) & 0x7U;
    EXPECT_EQ(ts2, 7U);
}

TEST_F(BxCanDeviceTest, btrSjwField2Bits)
{
    auto cfg = makeDefaultConfig();
    cfg.sjw  = 4U;
    bios::BxCanDevice dev(cfg);
    dev.init();
    uint32_t sjw = (fakeCan.BTR >> CAN_BTR_SJW_Pos) & 0x3U;
    EXPECT_EQ(sjw, 3U);
}

TEST_F(BxCanDeviceTest, btrPrescaler2)
{
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 2U;
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_EQ(fakeCan.BTR & 0x3FFU, 1U);
}

TEST_F(BxCanDeviceTest, btrPrescaler100)
{
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 100U;
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_EQ(fakeCan.BTR & 0x3FFU, 99U);
}

TEST_F(BxCanDeviceTest, btrPrescaler256)
{
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 256U;
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_EQ(fakeCan.BTR & 0x3FFU, 255U);
}

TEST_F(BxCanDeviceTest, btrCan250kbpsAt42MHz)
{
    // 42 MHz APB1, 250 kbps: prescaler=12, BS1=11, BS2=2, SJW=1
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 12U;
    cfg.bs1       = 11U;
    cfg.bs2       = 2U;
    cfg.sjw       = 1U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t btr = fakeCan.BTR;
    EXPECT_EQ(btr & 0x3FFU, 11U);
    EXPECT_EQ((btr >> CAN_BTR_TS1_Pos) & 0xFU, 10U);
    EXPECT_EQ((btr >> CAN_BTR_TS2_Pos) & 0x7U, 1U);
    EXPECT_EQ((btr >> CAN_BTR_SJW_Pos) & 0x3U, 0U);
}

TEST_F(BxCanDeviceTest, btrCan1MbpsAt42MHz)
{
    // 42 MHz APB1, 1 Mbps: prescaler=3, BS1=11, BS2=2, SJW=1
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 3U;
    cfg.bs1       = 11U;
    cfg.bs2       = 2U;
    cfg.sjw       = 1U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t btr = fakeCan.BTR;
    EXPECT_EQ(btr & 0x3FFU, 2U);
    EXPECT_EQ((btr >> CAN_BTR_TS1_Pos) & 0xFU, 10U);
    EXPECT_EQ((btr >> CAN_BTR_TS2_Pos) & 0x7U, 1U);
}

TEST_F(BxCanDeviceTest, btrCan125kbpsAt36MHz)
{
    // 36 MHz APB1, 125 kbps: prescaler=18, BS1=13, BS2=2, SJW=1
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 18U;
    cfg.bs1       = 13U;
    cfg.bs2       = 2U;
    cfg.sjw       = 1U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    EXPECT_EQ(fakeCan.BTR & 0x3FFU, 17U);
    EXPECT_EQ((fakeCan.BTR >> CAN_BTR_TS1_Pos) & 0xFU, 12U);
    EXPECT_EQ((fakeCan.BTR >> CAN_BTR_TS2_Pos) & 0x7U, 1U);
}

TEST_F(BxCanDeviceTest, btrAllFieldsMaxValues)
{
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 1024U;
    cfg.bs1       = 16U;
    cfg.bs2       = 8U;
    cfg.sjw       = 4U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t btr = fakeCan.BTR;
    EXPECT_EQ(btr & 0x3FFU, 1023U);
    EXPECT_EQ((btr >> CAN_BTR_TS1_Pos) & 0xFU, 15U);
    EXPECT_EQ((btr >> CAN_BTR_TS2_Pos) & 0x7U, 7U);
    EXPECT_EQ((btr >> CAN_BTR_SJW_Pos) & 0x3U, 3U);
}

TEST_F(BxCanDeviceTest, btrAllFieldsMinValues)
{
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 1U;
    cfg.bs1       = 1U;
    cfg.bs2       = 1U;
    cfg.sjw       = 1U;
    bios::BxCanDevice dev(cfg);
    dev.init();

    uint32_t btr = fakeCan.BTR;
    EXPECT_EQ(btr & 0x3FFU, 0U);
    EXPECT_EQ((btr >> CAN_BTR_TS1_Pos) & 0xFU, 0U);
    EXPECT_EQ((btr >> CAN_BTR_TS2_Pos) & 0x7U, 0U);
    EXPECT_EQ((btr >> CAN_BTR_SJW_Pos) & 0x3U, 0U);
}

TEST_F(BxCanDeviceTest, btrNoSilentOrLoopbackMode)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    // SILM and LBKM should not be set for normal operation
    EXPECT_EQ(fakeCan.BTR & CAN_BTR_SILM, 0U);
    EXPECT_EQ(fakeCan.BTR & CAN_BTR_LBKM, 0U);
}

TEST_F(BxCanDeviceTest, btrRewrittenOnDoubleInit)
{
    auto cfg      = makeDefaultConfig();
    cfg.prescaler = 4U;
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_EQ(fakeCan.BTR & 0x3FFU, 3U);

    // Corrupt BTR
    fakeCan.BTR = 0xFFFFFFFFU;

    // Re-init should restore correct BTR
    dev.init();
    EXPECT_EQ(fakeCan.BTR & 0x3FFU, 3U);
}

TEST_F(BxCanDeviceTest, btrBs1Value8)
{
    auto cfg = makeDefaultConfig();
    cfg.bs1  = 8U;
    bios::BxCanDevice dev(cfg);
    dev.init();
    uint32_t ts1 = (fakeCan.BTR >> CAN_BTR_TS1_Pos) & 0xFU;
    EXPECT_EQ(ts1, 7U);
}

TEST_F(BxCanDeviceTest, clockEnableSetsApb1enrBit25)
{
    fakeRcc.APB1ENR = 0U;
    auto cfg        = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_NE(fakeRcc.APB1ENR & (1U << 25U), 0U);
}

TEST_F(BxCanDeviceTest, clockEnablePreservesOtherBitsInApb1enr)
{
    fakeRcc.APB1ENR = 0x00000001U; // Some other peripheral enabled
    auto cfg        = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_NE(fakeRcc.APB1ENR & 0x00000001U, 0U);
    EXPECT_NE(fakeRcc.APB1ENR & RCC_APB1ENR_CAN1EN, 0U);
}

TEST_F(BxCanDeviceTest, clockEnableIdempotentMultipleInits)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    uint32_t v1 = fakeRcc.APB1ENR;
    dev.init();
    uint32_t v2 = fakeRcc.APB1ENR;
    dev.init();
    uint32_t v3 = fakeRcc.APB1ENR;
    EXPECT_EQ(v1, v2);
    EXPECT_EQ(v2, v3);
}

TEST_F(BxCanDeviceTest, clockEnableBeforeGpioConfig)
{
    // After init, both clock and GPIO should be configured
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_NE(fakeRcc.APB1ENR & RCC_APB1ENR_CAN1EN, 0U);
    uint32_t txModer = (fakeTxGpio.MODER >> (cfg.txPin * 2U)) & 3U;
    EXPECT_EQ(txModer, 2U);
}

TEST_F(BxCanDeviceTest, clockEnableWithAllApb1BitsSet)
{
    fakeRcc.APB1ENR = 0xFFFFFFFFU;
    auto cfg        = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    // All bits should still be set
    EXPECT_EQ(fakeRcc.APB1ENR, 0xFFFFFFFFU);
}

TEST_F(BxCanDeviceTest, clockEnableBitExactValue)
{
    fakeRcc.APB1ENR = 0U;
    auto cfg        = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_EQ(fakeRcc.APB1ENR & RCC_APB1ENR_CAN1EN, (1U << 25U));
}

TEST_F(BxCanDeviceTest, clockEnableDoesNotTouchApb2enr)
{
    fakeRcc.APB2ENR = 0U;
    auto cfg        = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_EQ(fakeRcc.APB2ENR, 0U);
}

TEST_F(BxCanDeviceTest, clockEnableDoesNotTouchAhb1enr)
{
    fakeRcc.AHB1ENR = 0U;
    auto cfg        = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    // Note: GPIO clock enable might set AHB1ENR bits,
    // but CAN clock should only touch APB1ENR
    // We just verify CAN1EN is in APB1ENR
    EXPECT_NE(fakeRcc.APB1ENR & RCC_APB1ENR_CAN1EN, 0U);
}

TEST_F(BxCanDeviceTest, clockEnableWithNeighborBitsPreserved)
{
    // Set bits 24 and 26 (neighbors of bit 25)
    fakeRcc.APB1ENR = (1U << 24U) | (1U << 26U);
    auto cfg        = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();
    EXPECT_NE(fakeRcc.APB1ENR & (1U << 24U), 0U);
    EXPECT_NE(fakeRcc.APB1ENR & (1U << 25U), 0U);
    EXPECT_NE(fakeRcc.APB1ENR & (1U << 26U), 0U);
}

TEST_F(BxCanDeviceTest, clockEnableAfterStopAndReInit)
{
    auto dev = makeStartedDevice();
    fakeCan.MSR |= CAN_MSR_INAK;
    dev->stop();

    // Re-init
    dev->init();
    EXPECT_NE(fakeRcc.APB1ENR & RCC_APB1ENR_CAN1EN, 0U);
}

TEST_F(BxCanDeviceTest, gpioRxPullUpConfigured)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();

    // RX pin should have pull-up (PUPDR = 01)
    uint32_t pupdr = (fakeRxGpio.PUPDR >> (cfg.rxPin * 2U)) & 3U;
    EXPECT_EQ(pupdr, 1U);
}

TEST_F(BxCanDeviceTest, gpioTxHighSpeedConfigured)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    dev.init();

    // TX pin should have high speed (OSPEEDR = 11)
    uint32_t speed = (fakeTxGpio.OSPEEDR >> (cfg.txPin * 2U)) & 3U;
    EXPECT_EQ(speed, 3U);
}

TEST_F(BxCanDeviceTest, rxQueueCapacityConstant)
{
    EXPECT_EQ(bios::BxCanDevice::RX_QUEUE_SIZE, 32U);
}

// --- Lifecycle failure and recovery paths ---

TEST_F(BxCanDeviceTest, initFailureThenRecoverySucceeds)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);

    // First init: hardware never acknowledges INAK -> timeout
    fakeCan.MSR = 0U;
    EXPECT_FALSE(dev.init());

    // Device must not be startable after the failed init
    EXPECT_FALSE(dev.start());
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);

    // Hardware recovers: INAK acknowledges again
    fakeCan.MSR = CAN_MSR_INAK;
    EXPECT_TRUE(dev.init());

    fakeCan.MSR &= ~CAN_MSR_INAK;
    EXPECT_TRUE(dev.start());
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, startFailureThenRetrySucceeds)
{
    auto dev = makeInitedDevice();

    // INAK stuck high -> leaveInitMode times out, RX interrupt stays masked
    EXPECT_FALSE(dev->start());
    EXPECT_EQ(fakeCan.IER & CAN_IER_FMPIE0, 0U);

    // Hardware acknowledges now -> retry succeeds and unmasks the interrupt
    fakeCan.MSR &= ~CAN_MSR_INAK;
    EXPECT_TRUE(dev->start());
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, stopMasksInterruptsEvenWhenInitModeTimesOut)
{
    auto dev    = makeStartedDevice(); // MSR.INAK is 0 afterwards
    fakeCan.IER = CAN_IER_FMPIE0 | CAN_IER_TMEIE;

    // INAK never sets -> enterInitMode inside stop() times out, but the
    // interrupt masks must already be cleared before the mode request.
    dev->stop();

    EXPECT_EQ(fakeCan.IER & (CAN_IER_FMPIE0 | CAN_IER_TMEIE), 0U);
    EXPECT_NE(fakeCan.MCR & CAN_MCR_INRQ, 0U);
}

TEST_F(BxCanDeviceTest, stopBeforeInitStillMasksInterrupts)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);
    fakeCan.IER = CAN_IER_FMPIE0 | CAN_IER_TMEIE;

    dev.stop(); // MSR.INAK preset in SetUp -> enterInitMode succeeds

    EXPECT_EQ(fakeCan.IER & (CAN_IER_FMPIE0 | CAN_IER_TMEIE), 0U);
    EXPECT_NE(fakeCan.MCR & CAN_MCR_INRQ, 0U);
}

TEST_F(BxCanDeviceTest, initAfterStartReentersInitMode)
{
    auto dev = makeStartedDevice();

    // Hardware acknowledges re-entering init mode
    fakeCan.MSR |= CAN_MSR_INAK;
    EXPECT_TRUE(dev->init());
    EXPECT_NE(fakeCan.MCR & CAN_MCR_INRQ, 0U);

    // A subsequent start still works
    fakeCan.MSR &= ~CAN_MSR_INAK;
    EXPECT_TRUE(dev->start());
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

// --- rc_w1 snapshot-before-write semantics (RF0R / TSR) ---

TEST_F(BxCanDeviceTest, startFovrClearWriteDoesNotEchoFull0Flag)
{
    auto dev = makeInitedDevice();
    fakeCan.MSR &= ~CAN_MSR_INAK;
    // FULL0 pending in RF0R, no stale frames. A read-modify-write would
    // write FULL0 back and silently clear it (rc_w1); the driver must write
    // the FOVR0 clear mask directly.
    fakeCan.RF0R = CAN_RF0R_FULL0;

    dev->start();

    EXPECT_EQ(fakeCan.RF0R, CAN_RF0R_FOVR0);
}

TEST_F(BxCanDeviceTest, startWithStaleFramesFinalWriteIsRfomOnly)
{
    auto dev = makeInitedDevice();
    fakeCan.MSR &= ~CAN_MSR_INAK;
    fakeCan.RF0R = CAN_RF0R_FULL0 | 2U; // FULL0 flag + 2 stale frames

    dev->start();

    // Every RF0R write is a direct assignment: the last one releases a
    // frame and must not echo FULL0 back into the register.
    EXPECT_EQ(fakeCan.RF0R, CAN_RF0R_RFOM0);
}

TEST_F(BxCanDeviceTest, startWithThreeStaleFramesBoundedDrainTerminates)
{
    auto dev = makeInitedDevice();
    fakeCan.MSR &= ~CAN_MSR_INAK;
    fakeCan.RF0R = 3U; // FMP0 max fill level; the fake never decrements it

    // The snapshot drain must release exactly 3 frames and terminate even
    // though FMP0 never changes (no hardware simulation thread involved).
    EXPECT_TRUE(dev->start());
    EXPECT_EQ(fakeCan.RF0R, CAN_RF0R_RFOM0);
    EXPECT_NE(fakeCan.IER & CAN_IER_FMPIE0, 0U);
}

TEST_F(BxCanDeviceTest, transmitIsrTsrClearWriteDoesNotEchoStatusFlags)
{
    auto dev = makeStartedDevice();
    fakeCan.IER |= CAN_IER_TMEIE;
    // TXOK/ALST/TERR are rc_w1 status flags: a read-modify-write of TSR
    // would write them back and clear them. The driver must write only the
    // RQCP clear mask.
    fakeCan.TSR = CAN_TSR_TME0 | CAN_TSR_TME1 | CAN_TSR_TME2 | CAN_TSR_TXOK0 | CAN_TSR_ALST0
                  | CAN_TSR_TERR0;

    dev->transmitISR();

    EXPECT_EQ(fakeCan.TSR, CAN_TSR_RQCP0 | CAN_TSR_RQCP1 | CAN_TSR_RQCP2);
    // All mailboxes were empty in the snapshot -> TMEIE disabled
    EXPECT_EQ(fakeCan.IER & CAN_IER_TMEIE, 0U);
}

// --- RX path: DLC clamping, extended-ID filter bypass, bounded drain ---

TEST_F(BxCanDeviceTest, receiveIsrDlc9ClampedTo8)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {1, 2, 3, 4, 5, 6, 7, 8};
    placeRxFrameStd(0x100U, 9U, data);
    fakeCan.RF0R = 1U;

    uint8_t count = dev->receiveISR(nullptr);

    // Classic CAN allows DLC 9-15 on the wire (all mean 8 data bytes)
    EXPECT_EQ(count, 1U);
    EXPECT_EQ(dev->getRxFrame(0).getPayloadLength(), 8U);
    EXPECT_EQ(dev->getRxFrame(0).getPayload()[7], 8U);
}

TEST_F(BxCanDeviceTest, receiveIsrDlc15ClampedTo8)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88};
    placeRxFrameStd(0x100U, 15U, data);
    fakeCan.RF0R = 1U;

    uint8_t count = dev->receiveISR(nullptr);

    EXPECT_EQ(count, 1U);
    EXPECT_EQ(dev->getRxFrame(0).getPayloadLength(), 8U);
    EXPECT_EQ(dev->getRxFrame(0).getPayload()[0], 0x11U);
}

TEST_F(BxCanDeviceTest, receiveIsrExtendedFrameBypassesBitfieldFilter)
{
    auto dev            = makeStartedDevice();
    uint8_t filter[256] = {}; // rejects every standard ID
    uint8_t data[8]     = {};
    placeRxFrameExt(0x1ABCDEFU, 1U, data);
    fakeCan.RF0R = 1U;

    uint8_t count = dev->receiveISR(filter);

    // Extended frames bypass the 11-bit-indexed software filter
    EXPECT_EQ(count, 1U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x1ABCDEFU | 0x80000000U);
}

TEST_F(BxCanDeviceTest, receiveIsrExtendedMaxIdWithFilterNoOutOfBoundsIndex)
{
    // Regression: a 29-bit ID must never be used as an index into the
    // 256-byte standard-ID bit field (0x1FFFFFFF / 8 is far out of range).
    auto dev            = makeStartedDevice();
    uint8_t filter[256] = {};
    uint8_t data[8]     = {};
    placeRxFrameExt(0x1FFFFFFFU, 8U, data);
    fakeCan.RF0R = 1U;

    uint8_t count = dev->receiveISR(filter);

    EXPECT_EQ(count, 1U);
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x1FFFFFFFU | 0x80000000U);
}

TEST_F(BxCanDeviceTest, receiveIsrExtendedIdZero)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    placeRxFrameExt(0U, 1U, data);
    fakeCan.RF0R = 1U;

    uint8_t count = dev->receiveISR(nullptr);

    EXPECT_EQ(count, 1U);
    // Extended ID 0 is distinct from standard ID 0 (extended qualifier set)
    EXPECT_EQ(dev->getRxFrame(0).getId(), 0x80000000U);
}

TEST_F(BxCanDeviceTest, receiveIsrSnapshotFillLevel3DrainsExactlyThree)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {0xAB};
    placeRxFrameStd(0x123U, 1U, data);
    fakeCan.RF0R = 3U; // fill level 3; the fake never decrements FMP0

    uint8_t count = dev->receiveISR(nullptr);

    // Bounded snapshot drain: exactly 3 frames, then terminate
    EXPECT_EQ(count, 3U);
    EXPECT_EQ(dev->getRxCount(), 3U);
}

TEST_F(BxCanDeviceTest, receiveIsrFilterRejectReleasesFifoEntry)
{
    auto dev            = makeStartedDevice();
    uint8_t filter[256] = {};
    uint8_t data[8]     = {};
    placeRxFrameStd(0x100U, 1U, data);
    fakeCan.RF0R = 1U;

    uint8_t count = dev->receiveISR(filter);

    EXPECT_EQ(count, 0U);
    // The rejected frame must still be released from the hardware FIFO
    EXPECT_EQ(fakeCan.RF0R, CAN_RF0R_RFOM0);
}

TEST_F(BxCanDeviceTest, receiveIsrQueueFullReleasesFifoEntry)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    for (uint8_t i = 0U; i < 32U; i++)
    {
        placeRxFrameStd(0x100U + i, 1U, data);
        fakeCan.RF0R = 1U;
        dev->receiveISR(nullptr);
    }
    EXPECT_EQ(dev->getRxCount(), 32U);

    placeRxFrameStd(0x200U, 1U, data);
    fakeCan.RF0R = 1U;

    uint8_t count = dev->receiveISR(nullptr);

    EXPECT_EQ(count, 0U);
    EXPECT_EQ(dev->getRxCount(), 32U);
    // The dropped frame must still be released so the FIFO does not stall
    EXPECT_EQ(fakeCan.RF0R, CAN_RF0R_RFOM0);
}

// --- TX path: mailbox isolation and register write discipline ---

TEST_F(BxCanDeviceTest, transmitDoesNotTouchOtherMailboxes)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME1; // only mailbox 1 empty

    uint8_t data[8] = {0xAA, 0xBB, 0xCC, 0xDD, 0xEE, 0xFF, 0x11, 0x22};
    ::can::CANFrame frame(0x2ABU, data, 8U);
    EXPECT_TRUE(dev->transmit(frame));

    EXPECT_NE(fakeCan.sTxMailBox[1].TIR & CAN_TI0R_TXRQ, 0U);
    // Mailboxes 0 and 2 must stay untouched (zeroed in SetUp)
    EXPECT_EQ(fakeCan.sTxMailBox[0].TIR, 0U);
    EXPECT_EQ(fakeCan.sTxMailBox[0].TDTR, 0U);
    EXPECT_EQ(fakeCan.sTxMailBox[2].TIR, 0U);
    EXPECT_EQ(fakeCan.sTxMailBox[2].TDTR, 0U);
}

TEST_F(BxCanDeviceTest, transmitSameMailboxTwiceOverwritesContent)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0;

    uint8_t dataA[8] = {0xA1, 0xA2, 0xA3, 0xA4, 0xA5, 0xA6, 0xA7, 0xA8};
    ::can::CANFrame frameA(0x101U, dataA, 8U);
    EXPECT_TRUE(dev->transmit(frameA));

    uint8_t dataB[8] = {0xB1, 0xB2, 0, 0, 0, 0, 0, 0};
    ::can::CANFrame frameB(0x202U, dataB, 2U);
    EXPECT_TRUE(dev->transmit(frameB));

    uint32_t stid = (fakeCan.sTxMailBox[0].TIR >> CAN_TI0R_STID_Pos) & 0x7FFU;
    EXPECT_EQ(stid, 0x202U);
    EXPECT_EQ(fakeCan.sTxMailBox[0].TDTR & 0xFU, 2U);
    EXPECT_EQ(static_cast<uint8_t>(fakeCan.sTxMailBox[0].TDLR), 0xB1U);
    EXPECT_EQ(static_cast<uint8_t>(fakeCan.sTxMailBox[0].TDLR >> 8U), 0xB2U);
}

TEST_F(BxCanDeviceTest, transmitDataFrameKeepsRtrClear)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0;

    uint8_t data[8] = {};
    ::can::CANFrame stdFrame(0x100U, data, 1U);
    EXPECT_TRUE(dev->transmit(stdFrame));
    EXPECT_EQ(fakeCan.sTxMailBox[0].TIR & CAN_TI0R_RTR, 0U);

    fakeCan.TSR = CAN_TSR_TME1;
    ::can::CANFrame extFrame(0x80012345U, data, 1U);
    EXPECT_TRUE(dev->transmit(extFrame));
    EXPECT_EQ(fakeCan.sTxMailBox[1].TIR & CAN_TI0R_RTR, 0U);
}

TEST_F(BxCanDeviceTest, transmitDoesNotWriteTsr)
{
    auto dev    = makeStartedDevice();
    fakeCan.TSR = CAN_TSR_TME0;

    uint8_t data[8] = {};
    ::can::CANFrame frame(0x100U, data, 1U);
    EXPECT_TRUE(dev->transmit(frame));

    // transmit() only reads TSR to pick a mailbox - writing it would clear
    // rc_w1 status flags as a side effect
    EXPECT_EQ(fakeCan.TSR, CAN_TSR_TME0);
}

// --- Filter list: empty span and odd-count boundary ---

TEST_F(BxCanDeviceTest, filterListEmptySpanActivatesNoBanks)
{
    auto cfg = makeDefaultConfig();
    bios::BxCanDevice dev(cfg);

    dev.configureFilterList(::etl::span<uint32_t const>());

    EXPECT_EQ(fakeCan.FA1R, 0U);
    // Filter init mode must be left again even for an empty list
    EXPECT_EQ(fakeCan.FMR & CAN_FMR_FINIT, 0U);
}

TEST_F(BxCanDeviceTest, filterList27IdsLastBankDuplicatesFinalId)
{
    auto dev = makeInitedDevice();
    uint32_t ids[27];
    for (uint8_t i = 0U; i < 27U; i++)
    {
        ids[i] = 0x200U + i;
    }

    dev->configureFilterList({ids, 27U});

    // 27 IDs -> banks 0..13; the odd final ID is duplicated into FR2
    EXPECT_EQ(fakeCan.sFilterRegister[13].FR1, (0x200U + 26U) << CAN_RI0R_STID_Pos);
    EXPECT_EQ(fakeCan.sFilterRegister[13].FR2, (0x200U + 26U) << CAN_RI0R_STID_Pos);
    EXPECT_NE(fakeCan.FA1R & (1U << 13U), 0U);
}

// --- Boundary values on index parameters ---

TEST_F(BxCanDeviceTest, getRxFrameIndex255WrapsModuloQueueSize)
{
    auto dev        = makeStartedDevice();
    uint8_t data[8] = {};
    for (uint8_t i = 0U; i < 32U; i++)
    {
        placeRxFrameStd(0x100U + i, 1U, data);
        fakeCan.RF0R = 1U;
        dev->receiveISR(nullptr);
    }

    // Head is 0, so index 255 wraps to (0 + 255) % 32 == 31
    EXPECT_EQ(dev->getRxFrame(255U).getId(), 0x100U + 31U);
}
