vsim -L altera_mf_ver work.tb_rtl_task2
# vsim -L altera_mf_ver work.tb_rtl_task2 
# Start time: 14:52:58 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb_rtl_task2
# Loading work.task2
# Loading work.s_mem
# Loading altera_mf_ver.altsyncram
# Loading work.init
# Loading work.ksa
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
s.altsyncram_component.m_default.altsyncram_inst.mem_data
# invalid command name "s.altsyncram_component.m_default.altsyncram_inst.mem_data"
project compileall; restart; run -all
# Compile of init.sv was successful.
# Compile of task1.sv was successful.
# Compile of tb_syn_task1.sv was successful.
# Compile of tb_rtl_init.sv was successful.
# Compile of tb_rtl_task1.sv was successful.
# Compile of tb_syn_init.sv was successful.
# Compile of s_mem.v was successful.
# Compile of prga.sv was successful with warnings.
# Compile of arc4.sv was successful with warnings.
# Compile of task3.sv was successful with warnings.
# Compile of tb_rtl_task3.sv was successful.
# Compile of tb_syn_task3.sv was successful.
# Compile of tb_syn_task2.sv was successful.
# Compile of ksa.sv was successful.
# Compile of task2.sv was successful with warnings.
# Compile of tb_rtl_ksa.sv was successful.
# Compile of tb_rtl_task2.sv was successful with warnings.
# Compile of tb_syn_ksa.sv was successful.
# Compile of pt_mem.v was successful.
# Compile of ct_mem.v was successful.
# 20 compiles, 0 failed with no errors.
# Loading work.tb_rtl_task2
# Loading work.task2
# Loading work.s_mem
# Loading work.init
# Loading work.ksa
# ** Error: (vsim-3043) C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task2/tb_rtl_task2.sv(23): Unresolved reference to 'dut'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_rtl_task2 File: C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task2/tb_rtl_task2.sv
# No Design Loaded!
project compileall; restart; run -all
# Compile of init.sv was successful.
# Compile of task1.sv was successful.
# Compile of tb_syn_task1.sv was successful.
# Compile of tb_rtl_init.sv was successful.
# Compile of tb_rtl_task1.sv was successful.
# Compile of tb_syn_init.sv was successful.
# Compile of s_mem.v was successful.
# Compile of prga.sv was successful with warnings.
# Compile of arc4.sv was successful with warnings.
# Compile of task3.sv was successful with warnings.
# Compile of tb_rtl_task3.sv was successful.
# Compile of tb_syn_task3.sv was successful.
# Compile of tb_syn_task2.sv was successful.
# Compile of ksa.sv was successful.
# Compile of task2.sv was successful with warnings.
# Compile of tb_rtl_ksa.sv was successful.
# Compile of tb_rtl_task2.sv was successful with warnings.
# Compile of tb_syn_ksa.sv was successful.
# Compile of pt_mem.v was successful.
# Compile of ct_mem.v was successful.
# 20 compiles, 0 failed with no errors.
# No Design Loaded!
vsim -L altera_mf_ver work.tb_rtl_task2
# vsim -L altera_mf_ver work.tb_rtl_task2 
# Start time: 14:52:58 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb_rtl_task2
# Loading work.task2
# Loading work.s_mem
# Loading altera_mf_ver.altsyncram
# Loading work.init
# Loading work.ksa
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vsim-3043) C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task2/tb_rtl_task2.sv(27): Unresolved reference to 'DUT'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_rtl_task2 File: C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task2/tb_rtl_task2.sv
# Error loading design
# End time: 15:01:46 on Oct 18,2023, Elapsed time: 0:08:48
# Errors: 3, Warnings: 0
project compileall; restart; run -all
# Compile of init.sv was successful.
# Compile of task1.sv was successful.
# Compile of tb_syn_task1.sv was successful.
# Compile of tb_rtl_init.sv was successful.
# Compile of tb_rtl_task1.sv was successful.
# Compile of tb_syn_init.sv was successful.
# Compile of s_mem.v was successful.
# Compile of prga.sv was successful with warnings.
# Compile of arc4.sv was successful with warnings.
# Compile of task3.sv was successful with warnings.
# Compile of tb_rtl_task3.sv was successful.
# Compile of tb_syn_task3.sv was successful.
# Compile of tb_syn_task2.sv was successful.
# Compile of ksa.sv was successful.
# Compile of task2.sv was successful with warnings.
# Compile of tb_rtl_ksa.sv was successful.
# Compile of tb_rtl_task2.sv was successful with warnings.
# Compile of tb_syn_ksa.sv was successful.
# Compile of pt_mem.v was successful.
# Compile of ct_mem.v was successful.
# 20 compiles, 0 failed with no errors.
# No Design Loaded!
vsim -L altera_mf_ver work.tb_rtl_task2
# vsim -L altera_mf_ver work.tb_rtl_task2 
# Start time: 15:02:13 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb_rtl_task2
# Loading work.task2
# Loading work.s_mem
# Loading altera_mf_ver.altsyncram
# Loading work.init
# Loading work.ksa
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position insertpoint sim:/tb_rtl_task2/dut/*
vsim -L altera_mf_ver work.tb_rtl_task3
# End time: 15:03:33 on Oct 18,2023, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver work.tb_rtl_task3 
# Start time: 15:03:33 on Oct 18,2023
# Loading sv_std.std
# Loading work.tb_rtl_task3
# Loading work.task3
# Loading work.ct_mem
# Loading altera_mf_ver.altsyncram
# Loading work.pt_mem
# Loading work.arc4
# Loading work.s_mem
# Loading work.init
# Loading work.ksa
# Loading work.prga
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
add wave -position insertpoint sim:/tb_rtl_task3/dut/*
project compileall; restart; run -all
# Compile of init.sv was successful.
# Compile of task1.sv was successful.
# Compile of tb_syn_task1.sv was successful.
# Compile of tb_rtl_init.sv was successful.
# Compile of tb_rtl_task1.sv was successful.
# Compile of tb_syn_init.sv was successful.
# Compile of s_mem.v was successful.
# Compile of prga.sv was successful with warnings.
# Compile of arc4.sv was successful with warnings.
# Compile of task3.sv was successful with warnings.
# Compile of tb_rtl_task3.sv was successful.
# Compile of tb_syn_task3.sv was successful.
# Compile of tb_syn_task2.sv was successful.
# Compile of ksa.sv was successful.
# Compile of task2.sv was successful with warnings.
# Compile of tb_rtl_ksa.sv was successful.
# Compile of tb_rtl_task2.sv was successful with warnings.
# Compile of tb_syn_ksa.sv was successful.
# Compile of pt_mem.v was successful.
# Compile of ct_mem.v was successful.
# 20 compiles, 0 failed with no errors.
# Loading work.tb_rtl_task3
# Loading work.task3
# Loading work.ct_mem
# Loading work.pt_mem
# Loading work.arc4
# Loading work.s_mem
# Loading work.init
# Loading work.ksa
# Loading work.prga
# ** Note: $stop    : C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task3/tb_rtl_task3.sv(28)
#    Time: 11055 ps  Iteration: 0  Instance: /tb_rtl_task3
# Break in Module tb_rtl_task3 at C:/Users/sants/Desktop/CPEN-311/Lab-3/Lab-3-CPEN311/task3/tb_rtl_task3.sv line 28
# Compile of init.sv was successful.
# Compile of task1.sv was successful.
# Compile of tb_syn_task1.sv was successful.
# Compile of tb_rtl_init.sv was successful.
# Compile of tb_rtl_task1.sv was successful.
# Compile of tb_syn_init.sv was successful.
# Compile of s_mem.v was successful.
# Compile of prga.sv failed with 1 errors.
# Compile of arc4.sv was successful with warnings.
# Compile of task3.sv was successful with warnings.
# Compile of tb_rtl_task3.sv was successful.
# Compile of tb_syn_task3.sv was successful.
# Compile of tb_syn_task2.sv was successful.
# Compile of ksa.sv was successful.
# Compile of task2.sv was successful with warnings.
# Compile of tb_rtl_ksa.sv was successful.
# Compile of tb_rtl_task2.sv was successful with warnings.
# Compile of tb_syn_ksa.sv was successful.
# Compile of pt_mem.v was successful.
# Compile of ct_mem.v was successful.
# 20 compiles, 1 failed with 1 error.
# Compile of init.sv was successful.
# Compile of task1.sv was successful.
# Compile of tb_syn_task1.sv was successful.
# Compile of tb_rtl_init.sv was successful.
# Compile of tb_rtl_task1.sv was successful.
# Compile of tb_syn_init.sv was successful.
# Compile of s_mem.v was successful.
# Compile of prga.sv was successful with warnings.
# Compile of arc4.sv was successful with warnings.
# Compile of task3.sv was successful with warnings.
# Compile of tb_rtl_task3.sv was successful.
# Compile of tb_syn_task3.sv was successful.
# Compile of tb_syn_task2.sv was successful.
# Compile of ksa.sv was successful.
# Compile of task2.sv was successful with warnings.
# Compile of tb_rtl_ksa.sv was successful.
# Compile of tb_rtl_task2.sv was successful with warnings.
# Compile of tb_syn_ksa.sv was successful.
# Compile of pt_mem.v was successful.
# Compile of ct_mem.v was successful.
# 20 compiles, 0 failed with no errors.
