#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Jul 19 15:54:40 2023
# Process ID: 5500
# Current directory: E:/comp2012/proj_miniRV/proj_pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9340 E:\comp2012\proj_miniRV\proj_pipeline\proj_pipeline.xpr
# Log file: E:/comp2012/proj_miniRV/proj_pipeline/vivado.log
# Journal file: E:/comp2012/proj_miniRV/proj_pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.xpr
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name cpuclk -dir e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {cpuclk} CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} CONFIG.USE_RESET {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips cpuclk]
generate_target {instantiation_template} [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs -jobs 16 cpuclk_synth_1
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name IROM -dir e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {16384} CONFIG.data_width {32} CONFIG.Component_Name {IROM} CONFIG.coefficient_file {E:/comp2012/proj_miniRV/proj_single_cycle/IROM.coe}] [get_ips IROM]
generate_target {instantiation_template} [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
launch_runs -jobs 16 IROM_synth_1
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name DRAM -dir e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip
set_property -dict [list CONFIG.depth {16384} CONFIG.data_width {32} CONFIG.Component_Name {DRAM}] [get_ips DRAM]
generate_target {instantiation_template} [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
catch { config_ip_cache -export [get_ips -all DRAM] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci]
launch_runs -jobs 16 DRAM_synth_1
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/DRAM/DRAM.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
add_files -norecurse E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/defines.vh
add_files -norecurse {E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/controller.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/myCPU.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/IF_ID.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/LED.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Switch.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/miniRV_SoC.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Digital_LED.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/ID_EX.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/EX_MEM.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/RF.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Bridge.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/SEXT.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/PC.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/ALU.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/MEM_WB.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/if_stop.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/Button.v E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/new/NPC.v}
update_compile_order -fileset sources_1
launch_simulation
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips cpuclk]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 16 cpuclk_synth_1
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sim_1/new/cpuclk_sim.v w ]
add_files -fileset sim_1 E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sim_1/new/cpuclk_sim.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top cpuclk_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
launch_simulation
source cpuclk_sim.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer}] [get_ips cpuclk]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 16 cpuclk_synth_1
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property -dict [list CONFIG.memory_type {rom}] [get_ips IROM]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci]
catch { config_ip_cache -export [get_ips -all IROM] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -no_script -sync -force -quiet
reset_run IROM_synth_1
launch_runs -jobs 16 IROM_synth_1
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/IROM/IROM.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.runs/impl_1/miniRV_SoC.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {137.681} CONFIG.CLKOUT1_PHASE_ERROR {105.461}] [get_ips cpuclk]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 16 cpuclk_synth_1
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75.000} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11} CONFIG.CLKOUT1_JITTER {272.433} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips cpuclk]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 16 cpuclk_synth_1
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {90.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10} CONFIG.CLKOUT1_JITTER {140.709} CONFIG.CLKOUT1_PHASE_ERROR {105.461}] [get_ips cpuclk]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 16 cpuclk_synth_1
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {80.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {44} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11} CONFIG.CLKOUT1_JITTER {285.756} CONFIG.CLKOUT1_PHASE_ERROR {307.118}] [get_ips cpuclk]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 16 cpuclk_synth_1
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {75.000} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.CLKOUT1_JITTER {272.433} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips cpuclk]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
catch { [ delete_ip_run [get_ips -all cpuclk] ] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {60.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {42} CONFIG.MMCM_CLKOUT0_DIVIDE_F {14} CONFIG.CLKOUT1_JITTER {313.062} CONFIG.CLKOUT1_PHASE_ERROR {310.955}] [get_ips cpuclk]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs -jobs 16 cpuclk_synth_1
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips cpuclk]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
catch { [ delete_ip_run [get_ips -all cpuclk] ] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {55.000} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_CLKOUT0_DIVIDE_F {15} CONFIG.CLKOUT1_JITTER {291.846} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips cpuclk]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
launch_runs -jobs 16 cpuclk_synth_1
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {52.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {52} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20} CONFIG.CLKOUT1_JITTER {255.201} CONFIG.CLKOUT1_PHASE_ERROR {300.278}] [get_ips cpuclk]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 16 cpuclk_synth_1
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {51.000} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {51} CONFIG.CLKOUT1_JITTER {260.227} CONFIG.CLKOUT1_PHASE_ERROR {300.046}] [get_ips cpuclk]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 16 cpuclk_synth_1
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.MMCM_DIVCLK_DIVIDE {2} CONFIG.MMCM_CLKFBOUT_MULT_F {17} CONFIG.MMCM_CLKOUT0_DIVIDE_F {17} CONFIG.CLKOUT1_JITTER {203.457} CONFIG.CLKOUT1_PHASE_ERROR {155.540}] [get_ips cpuclk]
generate_target all [get_files  e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
catch { [ delete_ip_run [get_ips -all cpuclk] ] }
export_ip_user_files -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci]
export_simulation -of_objects [get_files e:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.srcs/sources_1/ip/cpuclk/cpuclk.xci] -directory E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/sim_scripts -ip_user_files_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files -ipstatic_source_dir E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/modelsim} {questa=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/questa} {riviera=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/riviera} {activehdl=E:/comp2012/proj_miniRV/proj_pipeline/proj_pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_sim
