// Seed: 425753581
module module_0 (
    output wand  id_0,
    output tri1  id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  wand  id_4,
    input  uwire id_5,
    output tri   id_6,
    output tri1  id_7
);
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output wire id_2,
    output supply0 id_3,
    input wand id_4,
    output wor id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    input tri id_10,
    input tri0 id_11,
    output wor id_12,
    output tri id_13,
    input tri id_14,
    input uwire id_15,
    input tri1 id_16,
    output wor id_17,
    input wand id_18,
    output tri0 id_19,
    input tri0 id_20,
    input wand id_21,
    input wand id_22,
    input supply0 id_23,
    output wor id_24,
    input wor id_25,
    input tri0 id_26,
    output supply0 id_27,
    input tri id_28,
    input tri0 id_29,
    output supply0 id_30,
    input supply1 id_31,
    input supply0 id_32,
    output supply0 id_33
);
  assign id_13 = id_7;
  module_0(
      id_19, id_19, id_30, id_21, id_22, id_32, id_3, id_24
  );
endmodule
