Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 08:54:31 2021
| Host         : DESKTOP-SRQN4L0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DashTop_timing_summary_routed.rpt -pb DashTop_timing_summary_routed.pb -rpx DashTop_timing_summary_routed.rpx -warn_on_violation
| Design       : DashTop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.703        0.000                      0                 1125        0.115        0.000                      0                 1125        3.000        0.000                       0                   221  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
fakelcd/clkgen/inst/mclk  {0.000 5.000}      10.000          100.000         
  clkfbout_pixelclock     {0.000 5.000}      10.000          100.000         
  pclk_pixelclock         {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fakelcd/clkgen/inst/mclk                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_pixelclock                                                                                                                                                       8.751        0.000                       0                     2  
  pclk_pixelclock              36.550        0.000                      0                   31        0.261        0.000                      0                   31       19.500        0.000                       0                    23  
sys_clk_pin                     2.255        0.000                      0                  112        0.221        0.000                      0                  112        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pclk_pixelclock  sys_clk_pin            0.703        0.000                      0                  982        0.115        0.000                      0                  982  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fakelcd/clkgen/inst/mclk
  To Clock:  fakelcd/clkgen/inst/mclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fakelcd/clkgen/inst/mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fakelcd/clkgen/inst/mclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  fakelcd/clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  fakelcd/clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  fakelcd/clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  fakelcd/clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  fakelcd/clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  fakelcd/clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelclock
  To Clock:  clkfbout_pixelclock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelclock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fakelcd/clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  fakelcd/clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  fakelcd/clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  fakelcd/clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  fakelcd/clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pclk_pixelclock
  To Clock:  pclk_pixelclock

Setup :            0  Failing Endpoints,  Worst Slack       36.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.550ns  (required time - arrival time)
  Source:                 fakelcd/vga/vcs_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/vcs_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_pixelclock rise@40.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.964ns (28.293%)  route 2.443ns (71.707%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 45.278 - 40.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620     5.632    fakelcd/vga/CLK
    SLICE_X45Y79         FDCE                                         r  fakelcd/vga/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDCE (Prop_fdce_C_Q)         0.419     6.051 r  fakelcd/vga/vcs_reg[7]/Q
                         net (fo=14, routed)          0.998     7.049    fakelcd/vga/vcs_reg[7]
    SLICE_X42Y79         LUT5 (Prop_lut5_I2_O)        0.297     7.346 r  fakelcd/vga/vsync_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.135     8.481    fakelcd/vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.605 r  fakelcd/vga/vcs[9]_i_2/O
                         net (fo=1, routed)           0.310     8.915    fakelcd/vga/vcs[9]_i_2_n_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.039 r  fakelcd/vga/vcs[9]_i_1/O
                         net (fo=1, routed)           0.000     9.039    fakelcd/vga/p_0_in__0[9]
    SLICE_X42Y77         FDCE                                         r  fakelcd/vga/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683    41.683    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.766 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    43.689    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.780 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.498    45.278    fakelcd/vga/CLK
    SLICE_X42Y77         FDCE                                         r  fakelcd/vga/vcs_reg[9]/C
                         clock pessimism              0.328    45.606    
                         clock uncertainty           -0.098    45.509    
    SLICE_X42Y77         FDCE (Setup_fdce_C_D)        0.081    45.590    fakelcd/vga/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         45.590    
                         arrival time                          -9.039    
  -------------------------------------------------------------------
                         slack                                 36.550    

Slack (MET) :             36.616ns  (required time - arrival time)
  Source:                 fakelcd/vga/vcs_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/vcs_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_pixelclock rise@40.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.840ns (25.640%)  route 2.436ns (74.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 45.278 - 40.000 ) 
    Source Clock Delay      (SCD):    5.632ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620     5.632    fakelcd/vga/CLK
    SLICE_X45Y79         FDCE                                         r  fakelcd/vga/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDCE (Prop_fdce_C_Q)         0.419     6.051 r  fakelcd/vga/vcs_reg[7]/Q
                         net (fo=14, routed)          0.998     7.049    fakelcd/vga/vcs_reg[7]
    SLICE_X42Y79         LUT5 (Prop_lut5_I2_O)        0.297     7.346 r  fakelcd/vga/vsync_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.438     8.784    fakelcd/vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.124     8.908 r  fakelcd/vga/vcs[3]_i_1/O
                         net (fo=1, routed)           0.000     8.908    fakelcd/vga/vcs[3]_i_1_n_0
    SLICE_X47Y78         FDCE                                         r  fakelcd/vga/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683    41.683    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.766 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    43.689    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.780 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.498    45.278    fakelcd/vga/CLK
    SLICE_X47Y78         FDCE                                         r  fakelcd/vga/vcs_reg[3]/C
                         clock pessimism              0.312    45.590    
                         clock uncertainty           -0.098    45.493    
    SLICE_X47Y78         FDCE (Setup_fdce_C_D)        0.032    45.525    fakelcd/vga/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         45.525    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                 36.616    

Slack (MET) :             36.663ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/vsenable_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_pixelclock rise@40.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 1.191ns (36.736%)  route 2.051ns (63.264%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 45.281 - 40.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624     5.636    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.419     6.055 r  fakelcd/vga/hcs_reg[3]/Q
                         net (fo=78, routed)          1.045     7.100    fakelcd/vga/Q[3]
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.322     7.422 f  fakelcd/vga/hcs[9]_i_2/O
                         net (fo=6, routed)           0.506     7.928    fakelcd/vga/hcs[9]_i_2_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I0_O)        0.326     8.254 r  fakelcd/vga/vsenable_i_2/O
                         net (fo=1, routed)           0.500     8.754    fakelcd/vga/load
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.124     8.878 r  fakelcd/vga/vsenable_i_1/O
                         net (fo=1, routed)           0.000     8.878    fakelcd/vga/vsenable_i_1_n_0
    SLICE_X45Y78         FDRE                                         r  fakelcd/vga/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683    41.683    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.766 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    43.689    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.780 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.500    45.280    fakelcd/vga/CLK
    SLICE_X45Y78         FDRE                                         r  fakelcd/vga/vsenable_reg/C
                         clock pessimism              0.328    45.608    
                         clock uncertainty           -0.098    45.511    
    SLICE_X45Y78         FDRE (Setup_fdre_C_D)        0.031    45.542    fakelcd/vga/vsenable_reg
  -------------------------------------------------------------------
                         required time                         45.542    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                 36.663    

Slack (MET) :             36.826ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/hcs_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_pixelclock rise@40.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 1.067ns (34.655%)  route 2.012ns (65.345%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 45.278 - 40.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624     5.636    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.419     6.055 f  fakelcd/vga/hcs_reg[3]/Q
                         net (fo=78, routed)          1.045     7.100    fakelcd/vga/Q[3]
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.322     7.422 r  fakelcd/vga/hcs[9]_i_2/O
                         net (fo=6, routed)           0.967     8.389    fakelcd/vga/hcs[9]_i_2_n_0
    SLICE_X45Y77         LUT3 (Prop_lut3_I1_O)        0.326     8.715 r  fakelcd/vga/hcs[6]_i_1/O
                         net (fo=1, routed)           0.000     8.715    fakelcd/vga/p_0_in[6]
    SLICE_X45Y77         FDCE                                         r  fakelcd/vga/hcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683    41.683    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.766 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    43.689    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.780 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.498    45.278    fakelcd/vga/CLK
    SLICE_X45Y77         FDCE                                         r  fakelcd/vga/hcs_reg[6]/C
                         clock pessimism              0.328    45.606    
                         clock uncertainty           -0.098    45.509    
    SLICE_X45Y77         FDCE (Setup_fdce_C_D)        0.032    45.541    fakelcd/vga/hcs_reg[6]
  -------------------------------------------------------------------
                         required time                         45.541    
                         arrival time                          -8.715    
  -------------------------------------------------------------------
                         slack                                 36.826    

Slack (MET) :             36.843ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/hcs_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_pixelclock rise@40.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 1.093ns (35.203%)  route 2.012ns (64.797%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 45.278 - 40.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624     5.636    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.419     6.055 f  fakelcd/vga/hcs_reg[3]/Q
                         net (fo=78, routed)          1.045     7.100    fakelcd/vga/Q[3]
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.322     7.422 r  fakelcd/vga/hcs[9]_i_2/O
                         net (fo=6, routed)           0.967     8.389    fakelcd/vga/hcs[9]_i_2_n_0
    SLICE_X45Y77         LUT4 (Prop_lut4_I2_O)        0.352     8.741 r  fakelcd/vga/hcs[7]_i_1/O
                         net (fo=1, routed)           0.000     8.741    fakelcd/vga/p_0_in[7]
    SLICE_X45Y77         FDCE                                         r  fakelcd/vga/hcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683    41.683    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.766 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    43.689    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.780 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.498    45.278    fakelcd/vga/CLK
    SLICE_X45Y77         FDCE                                         r  fakelcd/vga/hcs_reg[7]/C
                         clock pessimism              0.328    45.606    
                         clock uncertainty           -0.098    45.509    
    SLICE_X45Y77         FDCE (Setup_fdce_C_D)        0.075    45.584    fakelcd/vga/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                         45.584    
                         arrival time                          -8.741    
  -------------------------------------------------------------------
                         slack                                 36.843    

Slack (MET) :             36.886ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/hcs_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_pixelclock rise@40.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 1.067ns (35.361%)  route 1.950ns (64.639%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 45.281 - 40.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624     5.636    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.419     6.055 f  fakelcd/vga/hcs_reg[3]/Q
                         net (fo=78, routed)          1.045     7.100    fakelcd/vga/Q[3]
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.322     7.422 r  fakelcd/vga/hcs[9]_i_2/O
                         net (fo=6, routed)           0.906     8.328    fakelcd/vga/hcs[9]_i_2_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I3_O)        0.326     8.654 r  fakelcd/vga/hcs[8]_i_1/O
                         net (fo=1, routed)           0.000     8.654    fakelcd/vga/hcs[8]_i_1_n_0
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683    41.683    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.766 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    43.689    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.780 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.500    45.280    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[8]/C
                         clock pessimism              0.328    45.608    
                         clock uncertainty           -0.098    45.511    
    SLICE_X44Y78         FDCE (Setup_fdce_C_D)        0.029    45.540    fakelcd/vga/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         45.540    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                 36.886    

Slack (MET) :             36.895ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/hcs_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_pixelclock rise@40.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 1.067ns (35.446%)  route 1.943ns (64.554%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 45.281 - 40.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624     5.636    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.419     6.055 f  fakelcd/vga/hcs_reg[3]/Q
                         net (fo=78, routed)          1.045     7.100    fakelcd/vga/Q[3]
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.322     7.422 r  fakelcd/vga/hcs[9]_i_2/O
                         net (fo=6, routed)           0.898     8.320    fakelcd/vga/hcs[9]_i_2_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I4_O)        0.326     8.646 r  fakelcd/vga/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000     8.646    fakelcd/vga/p_0_in[5]
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683    41.683    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.766 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    43.689    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.780 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.500    45.280    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
                         clock pessimism              0.328    45.608    
                         clock uncertainty           -0.098    45.511    
    SLICE_X44Y78         FDCE (Setup_fdce_C_D)        0.031    45.542    fakelcd/vga/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         45.542    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                 36.895    

Slack (MET) :             37.173ns  (required time - arrival time)
  Source:                 fakelcd/vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/vcs_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_pixelclock rise@40.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.580ns (22.207%)  route 2.032ns (77.793%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns = ( 45.282 - 40.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.618     5.630    fakelcd/vga/CLK
    SLICE_X47Y78         FDCE                                         r  fakelcd/vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDCE (Prop_fdce_C_Q)         0.456     6.086 r  fakelcd/vga/vcs_reg[3]/Q
                         net (fo=15, routed)          1.340     7.426    fakelcd/vga/vcs_reg[3]
    SLICE_X41Y78         LUT5 (Prop_lut5_I1_O)        0.124     7.550 r  fakelcd/vga/vcs[4]_i_1/O
                         net (fo=1, routed)           0.692     8.242    fakelcd/vga/p_0_in__0[4]
    SLICE_X45Y79         FDCE                                         r  fakelcd/vga/vcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683    41.683    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.766 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    43.689    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.780 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.501    45.281    fakelcd/vga/CLK
    SLICE_X45Y79         FDCE                                         r  fakelcd/vga/vcs_reg[4]/C
                         clock pessimism              0.312    45.593    
                         clock uncertainty           -0.098    45.496    
    SLICE_X45Y79         FDCE (Setup_fdce_C_D)       -0.081    45.415    fakelcd/vga/vcs_reg[4]
  -------------------------------------------------------------------
                         required time                         45.415    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                 37.173    

Slack (MET) :             37.324ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/hcs_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_pixelclock rise@40.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 1.067ns (41.368%)  route 1.512ns (58.632%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 45.278 - 40.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624     5.636    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.419     6.055 f  fakelcd/vga/hcs_reg[3]/Q
                         net (fo=78, routed)          1.045     7.100    fakelcd/vga/Q[3]
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.322     7.422 r  fakelcd/vga/hcs[9]_i_2/O
                         net (fo=6, routed)           0.467     7.889    fakelcd/vga/hcs[9]_i_2_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.326     8.215 r  fakelcd/vga/hcs[9]_i_1/O
                         net (fo=1, routed)           0.000     8.215    fakelcd/vga/hcs[9]_i_1_n_0
    SLICE_X44Y77         FDCE                                         r  fakelcd/vga/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683    41.683    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.766 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    43.689    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.780 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.498    45.278    fakelcd/vga/CLK
    SLICE_X44Y77         FDCE                                         r  fakelcd/vga/hcs_reg[9]/C
                         clock pessimism              0.328    45.606    
                         clock uncertainty           -0.098    45.509    
    SLICE_X44Y77         FDCE (Setup_fdce_C_D)        0.031    45.540    fakelcd/vga/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         45.540    
                         arrival time                          -8.215    
  -------------------------------------------------------------------
                         slack                                 37.324    

Slack (MET) :             37.367ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/hcs_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk_pixelclock rise@40.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.715ns (29.493%)  route 1.709ns (70.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 45.278 - 40.000 ) 
    Source Clock Delay      (SCD):    5.636ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.624     5.636    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.419     6.055 r  fakelcd/vga/hcs_reg[3]/Q
                         net (fo=78, routed)          1.045     7.100    fakelcd/vga/Q[3]
    SLICE_X45Y78         LUT5 (Prop_lut5_I4_O)        0.296     7.396 r  fakelcd/vga/hcs[4]_i_1/O
                         net (fo=1, routed)           0.665     8.061    fakelcd/vga/p_0_in[4]
    SLICE_X45Y77         FDCE                                         r  fakelcd/vga/hcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.683    41.683    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    41.766 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    43.689    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.780 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.498    45.278    fakelcd/vga/CLK
    SLICE_X45Y77         FDCE                                         r  fakelcd/vga/hcs_reg[4]/C
                         clock pessimism              0.328    45.606    
                         clock uncertainty           -0.098    45.509    
    SLICE_X45Y77         FDCE (Setup_fdce_C_D)       -0.081    45.428    fakelcd/vga/hcs_reg[4]
  -------------------------------------------------------------------
                         required time                         45.428    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                 37.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fakelcd/vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/vcs_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_pixelclock rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.726%)  route 0.167ns (47.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.554     1.902    fakelcd/vga/CLK
    SLICE_X47Y78         FDCE                                         r  fakelcd/vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDCE (Prop_fdce_C_Q)         0.141     2.043 r  fakelcd/vga/vcs_reg[3]/Q
                         net (fo=15, routed)          0.167     2.209    fakelcd/vga/vcs_reg[3]
    SLICE_X47Y78         LUT6 (Prop_lut6_I5_O)        0.045     2.254 r  fakelcd/vga/vcs[3]_i_1/O
                         net (fo=1, routed)           0.000     2.254    fakelcd/vga/vcs[3]_i_1_n_0
    SLICE_X47Y78         FDCE                                         r  fakelcd/vga/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.651    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.680 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.823     2.503    fakelcd/vga/CLK
    SLICE_X47Y78         FDCE                                         r  fakelcd/vga/vcs_reg[3]/C
                         clock pessimism             -0.601     1.902    
    SLICE_X47Y78         FDCE (Hold_fdce_C_D)         0.092     1.994    fakelcd/vga/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 fakelcd/vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/hcs_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_pixelclock rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.190ns (49.037%)  route 0.197ns (50.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     1.904    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.141     2.045 r  fakelcd/vga/hcs_reg[5]/Q
                         net (fo=14, routed)          0.197     2.242    fakelcd/vga/hcs_reg__0[5]
    SLICE_X45Y77         LUT4 (Prop_lut4_I1_O)        0.049     2.291 r  fakelcd/vga/hcs[7]_i_1/O
                         net (fo=1, routed)           0.000     2.291    fakelcd/vga/p_0_in[7]
    SLICE_X45Y77         FDCE                                         r  fakelcd/vga/hcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.651    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.680 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.823     2.503    fakelcd/vga/CLK
    SLICE_X45Y77         FDCE                                         r  fakelcd/vga/hcs_reg[7]/C
                         clock pessimism             -0.586     1.917    
    SLICE_X45Y77         FDCE (Hold_fdce_C_D)         0.107     2.024    fakelcd/vga/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 fakelcd/vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/vcs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_pixelclock rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.684%)  route 0.240ns (56.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.554     1.902    fakelcd/vga/CLK
    SLICE_X47Y78         FDCE                                         r  fakelcd/vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDCE (Prop_fdce_C_Q)         0.141     2.043 f  fakelcd/vga/vcs_reg[3]/Q
                         net (fo=15, routed)          0.240     2.282    fakelcd/vga/vcs_reg[3]
    SLICE_X42Y79         LUT6 (Prop_lut6_I3_O)        0.045     2.327 r  fakelcd/vga/vcs[0]_i_1/O
                         net (fo=1, routed)           0.000     2.327    fakelcd/vga/p_0_in__0[0]
    SLICE_X42Y79         FDCE                                         r  fakelcd/vga/vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.651    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.680 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.825     2.504    fakelcd/vga/CLK
    SLICE_X42Y79         FDCE                                         r  fakelcd/vga/vcs_reg[0]/C
                         clock pessimism             -0.566     1.939    
    SLICE_X42Y79         FDCE (Hold_fdce_C_D)         0.121     2.060    fakelcd/vga/vcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 fakelcd/vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/hcs_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_pixelclock rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.505%)  route 0.197ns (51.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     1.904    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.141     2.045 r  fakelcd/vga/hcs_reg[5]/Q
                         net (fo=14, routed)          0.197     2.242    fakelcd/vga/hcs_reg__0[5]
    SLICE_X45Y77         LUT3 (Prop_lut3_I2_O)        0.045     2.287 r  fakelcd/vga/hcs[6]_i_1/O
                         net (fo=1, routed)           0.000     2.287    fakelcd/vga/p_0_in[6]
    SLICE_X45Y77         FDCE                                         r  fakelcd/vga/hcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.651    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.680 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.823     2.503    fakelcd/vga/CLK
    SLICE_X45Y77         FDCE                                         r  fakelcd/vga/hcs_reg[6]/C
                         clock pessimism             -0.586     1.917    
    SLICE_X45Y77         FDCE (Hold_fdce_C_D)         0.092     2.009    fakelcd/vga/hcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 fakelcd/vga/vcs_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/vcs_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_pixelclock rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.189ns (44.938%)  route 0.232ns (55.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.557     1.905    fakelcd/vga/CLK
    SLICE_X45Y79         FDCE                                         r  fakelcd/vga/vcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDCE (Prop_fdce_C_Q)         0.141     2.046 r  fakelcd/vga/vcs_reg[6]/Q
                         net (fo=17, routed)          0.232     2.277    fakelcd/vga/vcs_reg[6]
    SLICE_X44Y79         LUT5 (Prop_lut5_I1_O)        0.048     2.325 r  fakelcd/vga/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000     2.325    fakelcd/vga/p_0_in__0[8]
    SLICE_X44Y79         FDCE                                         r  fakelcd/vga/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.651    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.680 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.825     2.504    fakelcd/vga/CLK
    SLICE_X44Y79         FDCE                                         r  fakelcd/vga/vcs_reg[8]/C
                         clock pessimism             -0.587     1.918    
    SLICE_X44Y79         FDCE (Hold_fdce_C_D)         0.105     2.023    fakelcd/vga/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 fakelcd/vga/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/vcs_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_pixelclock rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.706%)  route 0.161ns (53.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     1.904    fakelcd/vga/CLK
    SLICE_X45Y78         FDRE                                         r  fakelcd/vga/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     2.045 r  fakelcd/vga/vsenable_reg/Q
                         net (fo=11, routed)          0.161     2.205    fakelcd/vga/vsenable
    SLICE_X42Y79         FDCE                                         r  fakelcd/vga/vcs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.651    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.680 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.825     2.504    fakelcd/vga/CLK
    SLICE_X42Y79         FDCE                                         r  fakelcd/vga/vcs_reg[0]/C
                         clock pessimism             -0.586     1.919    
    SLICE_X42Y79         FDCE (Hold_fdce_C_CE)       -0.016     1.903    fakelcd/vga/vcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 fakelcd/vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/vcs_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_pixelclock rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.213ns (50.049%)  route 0.213ns (49.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.586ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.557     1.905    fakelcd/vga/CLK
    SLICE_X42Y79         FDCE                                         r  fakelcd/vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.164     2.069 r  fakelcd/vga/vcs_reg[0]/Q
                         net (fo=21, routed)          0.213     2.281    fakelcd/vga/vcs_reg[0]
    SLICE_X44Y79         LUT3 (Prop_lut3_I2_O)        0.049     2.330 r  fakelcd/vga/vcs[2]_i_1/O
                         net (fo=1, routed)           0.000     2.330    fakelcd/vga/p_0_in__0[2]
    SLICE_X44Y79         FDCE                                         r  fakelcd/vga/vcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.651    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.680 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.825     2.504    fakelcd/vga/CLK
    SLICE_X44Y79         FDCE                                         r  fakelcd/vga/vcs_reg[2]/C
                         clock pessimism             -0.586     1.919    
    SLICE_X44Y79         FDCE (Hold_fdce_C_D)         0.104     2.023    fakelcd/vga/vcs_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 fakelcd/vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/hcs_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_pixelclock rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.479%)  route 0.214ns (53.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     1.904    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.141     2.045 r  fakelcd/vga/hcs_reg[5]/Q
                         net (fo=14, routed)          0.214     2.259    fakelcd/vga/hcs_reg__0[5]
    SLICE_X44Y78         LUT6 (Prop_lut6_I5_O)        0.045     2.304 r  fakelcd/vga/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000     2.304    fakelcd/vga/p_0_in[5]
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.651    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.680 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.824     2.503    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
                         clock pessimism             -0.600     1.904    
    SLICE_X44Y78         FDCE (Hold_fdce_C_D)         0.092     1.996    fakelcd/vga/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 fakelcd/vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/hcs_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_pixelclock rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.364%)  route 0.215ns (53.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     1.904    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.141     2.045 r  fakelcd/vga/hcs_reg[5]/Q
                         net (fo=14, routed)          0.215     2.260    fakelcd/vga/hcs_reg__0[5]
    SLICE_X44Y78         LUT6 (Prop_lut6_I2_O)        0.045     2.305 r  fakelcd/vga/hcs[8]_i_1/O
                         net (fo=1, routed)           0.000     2.305    fakelcd/vga/hcs[8]_i_1_n_0
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.651    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.680 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.824     2.503    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[8]/C
                         clock pessimism             -0.600     1.904    
    SLICE_X44Y78         FDCE (Hold_fdce_C_D)         0.091     1.995    fakelcd/vga/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 fakelcd/vga/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/vga/vcs_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             pclk_pixelclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk_pixelclock rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.963%)  route 0.173ns (55.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.503ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.566ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     1.904    fakelcd/vga/CLK
    SLICE_X45Y78         FDRE                                         r  fakelcd/vga/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y78         FDRE (Prop_fdre_C_Q)         0.141     2.045 r  fakelcd/vga/vsenable_reg/Q
                         net (fo=11, routed)          0.173     2.217    fakelcd/vga/vsenable
    SLICE_X47Y78         FDCE                                         r  fakelcd/vga/vcs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.898     0.898    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.951 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700     1.651    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.680 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.823     2.503    fakelcd/vga/CLK
    SLICE_X47Y78         FDCE                                         r  fakelcd/vga/vcs_reg[3]/C
                         clock pessimism             -0.566     1.937    
    SLICE_X47Y78         FDCE (Hold_fdce_C_CE)       -0.039     1.898    fakelcd/vga/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk_pixelclock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    fakelcd/clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X44Y82     fakelcd/vga/hcs_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X44Y82     fakelcd/vga/hcs_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X44Y82     fakelcd/vga/hcs_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X44Y82     fakelcd/vga/hcs_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X45Y77     fakelcd/vga/hcs_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X44Y78     fakelcd/vga/hcs_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X45Y77     fakelcd/vga/hcs_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X45Y77     fakelcd/vga/hcs_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y77     fakelcd/vga/hcs_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y77     fakelcd/vga/hcs_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y82     fakelcd/vga/hcs_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y77     fakelcd/vga/hcs_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y77     fakelcd/vga/hcs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.255ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.426ns  (logic 0.642ns (8.645%)  route 6.784ns (91.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.631     5.234    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y99         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=76, routed)          5.877    11.629    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/pwropt
    SLICE_X62Y41         LUT4 (Prop_lut4_I3_O)        0.124    11.753 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_43/O
                         net (fo=1, routed)           0.907    12.660    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_22
    RAMB36_X1Y5          RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.701    15.124    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.311    
                         clock uncertainty           -0.035    15.275    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.915    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.915    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 0.642ns (8.697%)  route 6.740ns (91.303%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.631     5.234    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y99         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=76, routed)          5.805    11.557    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/pwropt
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.124    11.681 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_47/O
                         net (fo=1, routed)           0.934    12.616    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_24
    RAMB36_X1Y6          RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.706    15.129    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.316    
                         clock uncertainty           -0.035    15.280    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.920    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.172ns  (logic 0.668ns (9.313%)  route 6.504ns (90.687%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.631     5.234    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y99         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=76, routed)          5.877    11.629    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/pwropt
    SLICE_X62Y41         LUT4 (Prop_lut4_I3_O)        0.150    11.779 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_125/O
                         net (fo=1, routed)           0.627    12.406    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_63
    RAMB36_X1Y7          RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.710    15.133    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.320    
                         clock uncertainty           -0.035    15.284    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    14.720    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.390ns  (required time - arrival time)
  Source:                 fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.988ns  (logic 0.668ns (9.559%)  route 6.320ns (90.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.628     5.231    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y90         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.749 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=76, routed)          5.817    11.566    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/pwropt_2
    SLICE_X72Y115        LUT4 (Prop_lut4_I1_O)        0.150    11.716 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_95/O
                         net (fo=1, routed)           0.503    12.219    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_48
    RAMB36_X2Y23         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.604    15.026    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    15.206    
                         clock uncertainty           -0.035    15.171    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    14.609    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -12.219    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.138ns  (logic 0.642ns (8.994%)  route 6.496ns (91.006%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.628     5.231    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y90         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.749 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=76, routed)          5.817    11.566    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/pwropt_2
    SLICE_X72Y115        LUT4 (Prop_lut4_I1_O)        0.124    11.690 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_79/O
                         net (fo=1, routed)           0.679    12.369    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_40
    RAMB36_X2Y24         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.598    15.020    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    15.200    
                         clock uncertainty           -0.035    15.165    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.805    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.805    
                         arrival time                         -12.369    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 0.642ns (9.183%)  route 6.350ns (90.817%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.037ns = ( 15.037 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.628     5.231    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y90         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.518     5.749 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=76, routed)          5.482    11.231    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/pwropt_2
    SLICE_X72Y107        LUT4 (Prop_lut4_I1_O)        0.124    11.355 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_85/O
                         net (fo=1, routed)           0.867    12.222    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_43
    RAMB36_X2Y20         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.615    15.037    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    15.217    
                         clock uncertainty           -0.035    15.182    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    14.822    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -12.222    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.672ns  (required time - arrival time)
  Source:                 fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 0.666ns (9.771%)  route 6.150ns (90.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.631     5.234    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y99         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=76, routed)          5.805    11.557    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/pwropt
    SLICE_X62Y42         LUT4 (Prop_lut4_I3_O)        0.148    11.705 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_101/O
                         net (fo=1, routed)           0.345    12.050    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_51
    RAMB36_X1Y8          RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.712    15.135    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.322    
                         clock uncertainty           -0.035    15.286    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    14.722    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.722    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.859ns  (logic 0.668ns (9.740%)  route 6.191ns (90.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.631     5.234    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y99         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=76, routed)          5.358    11.110    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/pwropt
    SLICE_X72Y42         LUT4 (Prop_lut4_I3_O)        0.150    11.260 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_61/O
                         net (fo=1, routed)           0.832    12.092    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_31
    RAMB36_X2Y6          RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.757    15.180    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.187    15.367    
                         clock uncertainty           -0.035    15.331    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.562    14.769    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                  2.677    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 0.608ns (9.499%)  route 5.793ns (90.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.623     5.226    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y80         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456     5.682 f  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=76, routed)          4.920    10.602    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/pwropt_3
    SLICE_X62Y117        LUT4 (Prop_lut4_I0_O)        0.152    10.754 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.872    11.626    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3
    RAMB36_X1Y24         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.514    14.936    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    15.116    
                         clock uncertainty           -0.035    15.081    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.584    14.497    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.602ns (9.395%)  route 5.806ns (90.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.623     5.226    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y80         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y80         FDRE (Prop_fdre_C_Q)         0.456     5.682 f  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=76, routed)          4.928    10.610    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/pwropt_3
    SLICE_X62Y117        LUT4 (Prop_lut4_I0_O)        0.146    10.756 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.877    11.633    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_13
    RAMB36_X1Y25         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.520    14.942    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.180    15.122    
                         clock uncertainty           -0.035    15.087    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.564    14.523    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                  2.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.569     1.488    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y98         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116     1.768    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X62Y98         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.840     2.005    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y98         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X62Y98         FDRE (Hold_fdre_C_D)         0.059     1.547    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.569     1.488    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y98         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y98         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.112     1.764    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X62Y98         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.840     2.005    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X62Y98         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X62Y98         FDRE (Hold_fdre_C_D)         0.052     1.540    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 demodiv/ctr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demodiv/ctr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.562     1.481    demodiv/mclk
    SLICE_X30Y79         FDCE                                         r  demodiv/ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  demodiv/ctr_reg[6]/Q
                         net (fo=1, routed)           0.114     1.760    demodiv/ctr_reg_n_0_[6]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  demodiv/ctr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    demodiv/ctr_reg[4]_i_1_n_5
    SLICE_X30Y79         FDCE                                         r  demodiv/ctr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.831     1.996    demodiv/mclk
    SLICE_X30Y79         FDCE                                         r  demodiv/ctr_reg[6]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X30Y79         FDCE (Hold_fdce_C_D)         0.134     1.615    demodiv/ctr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 demodiv/ctr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demodiv/ctr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.563     1.482    demodiv/mclk
    SLICE_X30Y80         FDCE                                         r  demodiv/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  demodiv/ctr_reg[10]/Q
                         net (fo=1, routed)           0.114     1.761    demodiv/ctr_reg_n_0_[10]
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  demodiv/ctr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    demodiv/ctr_reg[8]_i_1_n_5
    SLICE_X30Y80         FDCE                                         r  demodiv/ctr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.832     1.997    demodiv/mclk
    SLICE_X30Y80         FDCE                                         r  demodiv/ctr_reg[10]/C
                         clock pessimism             -0.514     1.482    
    SLICE_X30Y80         FDCE (Hold_fdce_C_D)         0.134     1.616    demodiv/ctr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 demodiv/ctr_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demodiv/ctr_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.565     1.484    demodiv/mclk
    SLICE_X30Y82         FDCE                                         r  demodiv/ctr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  demodiv/ctr_reg[18]/Q
                         net (fo=10, routed)          0.138     1.786    demodiv/rpm[4]
    SLICE_X30Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.896 r  demodiv/ctr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    demodiv/ctr_reg[16]_i_1_n_5
    SLICE_X30Y82         FDCE                                         r  demodiv/ctr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.834     1.999    demodiv/mclk
    SLICE_X30Y82         FDCE                                         r  demodiv/ctr_reg[18]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X30Y82         FDCE (Hold_fdce_C_D)         0.134     1.618    demodiv/ctr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 demodiv/ctr_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demodiv/ctr_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.556%)  route 0.138ns (33.444%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.567     1.486    demodiv/mclk
    SLICE_X30Y84         FDCE                                         r  demodiv/ctr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  demodiv/ctr_reg[26]/Q
                         net (fo=22, routed)          0.138     1.788    demodiv/ctr_reg[26]_0[5]
    SLICE_X30Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.898 r  demodiv/ctr_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.898    demodiv/ctr_reg[24]_i_1_n_5
    SLICE_X30Y84         FDCE                                         r  demodiv/ctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.836     2.001    demodiv/mclk
    SLICE_X30Y84         FDCE                                         r  demodiv/ctr_reg[26]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X30Y84         FDCE (Hold_fdce_C_D)         0.134     1.620    demodiv/ctr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.567     1.486    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y99         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.176     1.827    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X60Y99         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.838     2.003    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X60Y99         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.059     1.545    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 demodiv/ctr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demodiv/ctr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.562     1.481    demodiv/mclk
    SLICE_X30Y79         FDCE                                         r  demodiv/ctr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y79         FDCE (Prop_fdce_C_Q)         0.164     1.645 r  demodiv/ctr_reg[6]/Q
                         net (fo=1, routed)           0.114     1.760    demodiv/ctr_reg_n_0_[6]
    SLICE_X30Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.906 r  demodiv/ctr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    demodiv/ctr_reg[4]_i_1_n_4
    SLICE_X30Y79         FDCE                                         r  demodiv/ctr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.831     1.996    demodiv/mclk
    SLICE_X30Y79         FDCE                                         r  demodiv/ctr_reg[7]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X30Y79         FDCE (Hold_fdce_C_D)         0.134     1.615    demodiv/ctr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 demodiv/ctr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demodiv/ctr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.563     1.482    demodiv/mclk
    SLICE_X30Y80         FDCE                                         r  demodiv/ctr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDCE (Prop_fdce_C_Q)         0.164     1.646 r  demodiv/ctr_reg[10]/Q
                         net (fo=1, routed)           0.114     1.761    demodiv/ctr_reg_n_0_[10]
    SLICE_X30Y80         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.907 r  demodiv/ctr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    demodiv/ctr_reg[8]_i_1_n_4
    SLICE_X30Y80         FDCE                                         r  demodiv/ctr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.832     1.997    demodiv/mclk
    SLICE_X30Y80         FDCE                                         r  demodiv/ctr_reg[11]/C
                         clock pessimism             -0.514     1.482    
    SLICE_X30Y80         FDCE (Hold_fdce_C_D)         0.134     1.616    demodiv/ctr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 demodiv/ctr_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demodiv/ctr_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.503%)  route 0.151ns (35.497%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.566     1.485    demodiv/mclk
    SLICE_X30Y83         FDCE                                         r  demodiv/ctr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  demodiv/ctr_reg[22]/Q
                         net (fo=33, routed)          0.151     1.800    demodiv/ctr_reg[26]_0[1]
    SLICE_X30Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  demodiv/ctr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    demodiv/ctr_reg[20]_i_1_n_5
    SLICE_X30Y83         FDCE                                         r  demodiv/ctr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.835     2.000    demodiv/mclk
    SLICE_X30Y83         FDCE                                         r  demodiv/ctr_reg[22]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X30Y83         FDCE (Hold_fdce_C_D)         0.134     1.619    demodiv/ctr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y21  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y26  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y26  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y22  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y22  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y23  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y23  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y18  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y78  demodiv/ctr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y78  demodiv/ctr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y80  demodiv/ctr_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y80  demodiv/ctr_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y80  demodiv/ctr_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y80  demodiv/ctr_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y81  demodiv/ctr_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y81  demodiv/ctr_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y81  demodiv/ctr_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y81  demodiv/ctr_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y78  demodiv/ctr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y78  demodiv/ctr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y80  demodiv/ctr_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y80  demodiv/ctr_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y80  demodiv/ctr_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y80  demodiv/ctr_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y81  demodiv/ctr_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y81  demodiv/ctr_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y81  demodiv/ctr_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y81  demodiv/ctr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  pclk_pixelclock
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 2.230ns (27.734%)  route 5.811ns (72.266%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.619     5.631    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  fakelcd/vga/hcs_reg[5]/Q
                         net (fo=14, routed)          0.866     6.953    fakelcd/vga/hcs_reg__0[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.077 f  fakelcd/vga/plusOp__0_carry_i_8/O
                         net (fo=3, routed)           0.653     7.730    fakelcd/vga/plusOp__0_carry_i_8_n_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.149     7.879 r  fakelcd/vga/plusOp__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.524    fakelcd/vga/vcs_reg[2]_0[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.856 r  fakelcd/vga/plusOp__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.856    fakelcd/img/rom_0[0]
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.388 r  fakelcd/img/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.388    fakelcd/img/plusOp__0_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  fakelcd/img/plusOp__0_carry__1/O[1]
                         net (fo=59, routed)          2.772    12.494    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[13]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.303    12.797 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__39/O
                         net (fo=1, routed)           0.875    13.672    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/ena_array[39]
    RAMB36_X2Y24         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.598    15.020    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X2Y24         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.020    
                         clock uncertainty           -0.202    14.818    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.375    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.375    
                         arrival time                         -13.672    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        8.125ns  (logic 2.354ns (28.972%)  route 5.771ns (71.028%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.619     5.631    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  fakelcd/vga/hcs_reg[5]/Q
                         net (fo=14, routed)          0.866     6.953    fakelcd/vga/hcs_reg__0[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.077 f  fakelcd/vga/plusOp__0_carry_i_8/O
                         net (fo=3, routed)           0.653     7.730    fakelcd/vga/plusOp__0_carry_i_8_n_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.149     7.879 r  fakelcd/vga/plusOp__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.524    fakelcd/vga/vcs_reg[2]_0[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.856 r  fakelcd/vga/plusOp__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.856    fakelcd/img/rom_0[0]
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.388 r  fakelcd/img/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.388    fakelcd/img/plusOp__0_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 r  fakelcd/img/plusOp__0_carry__1/O[1]
                         net (fo=59, routed)          0.969    10.691    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/addra[15]
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.303    10.994 f  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=3, routed)           0.820    11.814    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X56Y63         LUT6 (Prop_lut6_I5_O)        0.124    11.938 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__29/O
                         net (fo=1, routed)           1.818    13.756    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/ena_array[30]
    RAMB36_X2Y6          RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.757    15.180    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.180    
                         clock uncertainty           -0.202    14.978    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.535    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.535    
                         arrival time                         -13.756    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        7.859ns  (logic 2.336ns (29.723%)  route 5.523ns (70.277%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.619     5.631    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  fakelcd/vga/hcs_reg[5]/Q
                         net (fo=14, routed)          0.866     6.953    fakelcd/vga/hcs_reg__0[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.077 f  fakelcd/vga/plusOp__0_carry_i_8/O
                         net (fo=3, routed)           0.653     7.730    fakelcd/vga/plusOp__0_carry_i_8_n_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.149     7.879 r  fakelcd/vga/plusOp__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.524    fakelcd/vga/vcs_reg[2]_0[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.856 r  fakelcd/vga/plusOp__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.856    fakelcd/img/rom_0[0]
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.388 r  fakelcd/img/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.388    fakelcd/img/plusOp__0_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.701 f  fakelcd/img/plusOp__0_carry__1/O[3]
                         net (fo=54, routed)          0.608    10.310    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/addra[17]
    SLICE_X44Y80         LUT2 (Prop_lut2_I0_O)        0.306    10.616 f  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=21, routed)          1.837    12.453    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X53Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__11/O
                         net (fo=1, routed)           0.913    13.490    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ena_array[12]
    RAMB36_X1Y23         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.520    14.942    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y23         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.942    
                         clock uncertainty           -0.202    14.740    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.297    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.822ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        7.964ns  (logic 2.365ns (29.696%)  route 5.599ns (70.304%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 15.062 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.619     5.631    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  fakelcd/vga/hcs_reg[5]/Q
                         net (fo=14, routed)          0.866     6.953    fakelcd/vga/hcs_reg__0[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.077 f  fakelcd/vga/plusOp__0_carry_i_8/O
                         net (fo=3, routed)           0.653     7.730    fakelcd/vga/plusOp__0_carry_i_8_n_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.149     7.879 r  fakelcd/vga/plusOp__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.524    fakelcd/vga/vcs_reg[2]_0[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.856 r  fakelcd/vga/plusOp__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.856    fakelcd/img/rom_0[0]
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.388 r  fakelcd/img/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.388    fakelcd/img/plusOp__0_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  fakelcd/img/plusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.502    fakelcd/img/plusOp__0_carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.737 f  fakelcd/img/plusOp__0_carry__2/O[0]
                         net (fo=46, routed)          1.497    11.234    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addra[18]
    SLICE_X72Y78         LUT2 (Prop_lut2_I0_O)        0.299    11.533 f  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=4, routed)           1.294    12.827    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X81Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.951 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27/O
                         net (fo=1, routed)           0.644    13.595    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/ena_array[28]
    RAMB36_X3Y10         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.640    15.062    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.062    
                         clock uncertainty           -0.202    14.860    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.417    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -13.595    
  -------------------------------------------------------------------
                         slack                                  0.822    

Slack (MET) :             0.838ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 2.212ns (27.958%)  route 5.700ns (72.042%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.619     5.631    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  fakelcd/vga/hcs_reg[5]/Q
                         net (fo=14, routed)          0.866     6.953    fakelcd/vga/hcs_reg__0[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.077 f  fakelcd/vga/plusOp__0_carry_i_8/O
                         net (fo=3, routed)           0.653     7.730    fakelcd/vga/plusOp__0_carry_i_8_n_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.149     7.879 r  fakelcd/vga/plusOp__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.524    fakelcd/vga/vcs_reg[2]_0[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.856 r  fakelcd/vga/plusOp__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.856    fakelcd/img/rom_0[0]
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.388 r  fakelcd/img/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.388    fakelcd/img/plusOp__0_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.701 r  fakelcd/img/plusOp__0_carry__1/O[3]
                         net (fo=54, routed)          2.825    12.526    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addra[15]
    SLICE_X72Y111        LUT6 (Prop_lut6_I0_O)        0.306    12.832 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__46/O
                         net (fo=1, routed)           0.711    13.543    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/ena_array[47]
    RAMB36_X2Y23         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.604    15.026    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X2Y23         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.026    
                         clock uncertainty           -0.202    14.824    
    RAMB36_X2Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.381    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 2.336ns (29.881%)  route 5.482ns (70.119%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.619     5.631    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  fakelcd/vga/hcs_reg[5]/Q
                         net (fo=14, routed)          0.866     6.953    fakelcd/vga/hcs_reg__0[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.077 f  fakelcd/vga/plusOp__0_carry_i_8/O
                         net (fo=3, routed)           0.653     7.730    fakelcd/vga/plusOp__0_carry_i_8_n_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.149     7.879 r  fakelcd/vga/plusOp__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.524    fakelcd/vga/vcs_reg[2]_0[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.856 r  fakelcd/vga/plusOp__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.856    fakelcd/img/rom_0[0]
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.388 r  fakelcd/img/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.388    fakelcd/img/plusOp__0_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.701 f  fakelcd/img/plusOp__0_carry__1/O[3]
                         net (fo=54, routed)          0.608    10.310    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/addra[17]
    SLICE_X44Y80         LUT2 (Prop_lut2_I0_O)        0.306    10.616 f  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=21, routed)          1.935    12.550    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X58Y117        LUT6 (Prop_lut6_I0_O)        0.124    12.674 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.775    13.449    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena_array[2]
    RAMB36_X1Y24         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.514    14.936    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y24         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.936    
                         clock uncertainty           -0.202    14.734    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.291    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.291    
                         arrival time                         -13.449    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 2.134ns (27.021%)  route 5.764ns (72.979%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.040ns = ( 15.040 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.619     5.631    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  fakelcd/vga/hcs_reg[5]/Q
                         net (fo=14, routed)          0.866     6.953    fakelcd/vga/hcs_reg__0[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.077 f  fakelcd/vga/plusOp__0_carry_i_8/O
                         net (fo=3, routed)           0.653     7.730    fakelcd/vga/plusOp__0_carry_i_8_n_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.149     7.879 r  fakelcd/vga/plusOp__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.524    fakelcd/vga/vcs_reg[2]_0[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.856 r  fakelcd/vga/plusOp__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.856    fakelcd/img/rom_0[0]
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.388 r  fakelcd/img/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.388    fakelcd/img/plusOp__0_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.627 f  fakelcd/img/plusOp__0_carry__1/O[2]
                         net (fo=56, routed)          2.904    12.531    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[14]
    SLICE_X72Y111        LUT6 (Prop_lut6_I1_O)        0.302    12.833 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__10/O
                         net (fo=1, routed)           0.696    13.529    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[11]
    RAMB36_X3Y22         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.618    15.040    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X3Y22         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.040    
                         clock uncertainty           -0.202    14.838    
    RAMB36_X3Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.395    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.395    
                         arrival time                         -13.529    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        7.940ns  (logic 2.354ns (29.647%)  route 5.586ns (70.353%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.619     5.631    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  fakelcd/vga/hcs_reg[5]/Q
                         net (fo=14, routed)          0.866     6.953    fakelcd/vga/hcs_reg__0[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.077 f  fakelcd/vga/plusOp__0_carry_i_8/O
                         net (fo=3, routed)           0.653     7.730    fakelcd/vga/plusOp__0_carry_i_8_n_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.149     7.879 r  fakelcd/vga/plusOp__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.524    fakelcd/vga/vcs_reg[2]_0[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.856 r  fakelcd/vga/plusOp__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.856    fakelcd/img/rom_0[0]
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.388 r  fakelcd/img/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.388    fakelcd/img/plusOp__0_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.722 f  fakelcd/img/plusOp__0_carry__1/O[1]
                         net (fo=59, routed)          0.498    10.220    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/addra[15]
    SLICE_X42Y80         LUT2 (Prop_lut2_I1_O)        0.303    10.523 f  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=15, routed)          2.198    12.722    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X59Y36         LUT6 (Prop_lut6_I1_O)        0.124    12.846 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__23/O
                         net (fo=1, routed)           0.726    13.571    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/ena_array[23]
    RAMB36_X1Y6          RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.706    15.129    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.129    
                         clock uncertainty           -0.202    14.927    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.484    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -13.571    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 2.336ns (30.184%)  route 5.403ns (69.816%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.619     5.631    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  fakelcd/vga/hcs_reg[5]/Q
                         net (fo=14, routed)          0.866     6.953    fakelcd/vga/hcs_reg__0[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.077 f  fakelcd/vga/plusOp__0_carry_i_8/O
                         net (fo=3, routed)           0.653     7.730    fakelcd/vga/plusOp__0_carry_i_8_n_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.149     7.879 r  fakelcd/vga/plusOp__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.524    fakelcd/vga/vcs_reg[2]_0[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.856 r  fakelcd/vga/plusOp__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.856    fakelcd/img/rom_0[0]
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.388 r  fakelcd/img/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.388    fakelcd/img/plusOp__0_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.701 f  fakelcd/img/plusOp__0_carry__1/O[3]
                         net (fo=54, routed)          0.608    10.310    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/addra[17]
    SLICE_X44Y80         LUT2 (Prop_lut2_I0_O)        0.306    10.616 f  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=21, routed)          1.259    11.874    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X29Y101        LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__63/O
                         net (fo=1, routed)           1.372    13.370    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/ena_array[64]
    RAMB36_X0Y24         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.527    14.949    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.949    
                         clock uncertainty           -0.202    14.747    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.304    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -13.370    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 fakelcd/vga/hcs_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        7.731ns  (logic 2.336ns (30.215%)  route 5.395ns (69.785%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.631ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.809     1.809    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     1.897 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     3.916    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.012 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          1.619     5.631    fakelcd/vga/CLK
    SLICE_X44Y78         FDCE                                         r  fakelcd/vga/hcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDCE (Prop_fdce_C_Q)         0.456     6.087 r  fakelcd/vga/hcs_reg[5]/Q
                         net (fo=14, routed)          0.866     6.953    fakelcd/vga/hcs_reg__0[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.077 f  fakelcd/vga/plusOp__0_carry_i_8/O
                         net (fo=3, routed)           0.653     7.730    fakelcd/vga/plusOp__0_carry_i_8_n_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I3_O)        0.149     7.879 r  fakelcd/vga/plusOp__0_carry__0_i_4/O
                         net (fo=2, routed)           0.645     8.524    fakelcd/vga/vcs_reg[2]_0[0]
    SLICE_X43Y78         LUT5 (Prop_lut5_I3_O)        0.332     8.856 r  fakelcd/vga/plusOp__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.856    fakelcd/img/rom_0[0]
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.388 r  fakelcd/img/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.388    fakelcd/img/plusOp__0_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.701 f  fakelcd/img/plusOp__0_carry__1/O[3]
                         net (fo=54, routed)          0.608    10.310    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/addra[17]
    SLICE_X44Y80         LUT2 (Prop_lut2_I0_O)        0.306    10.616 f  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=21, routed)          2.260    12.876    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    SLICE_X65Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.000 r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9/O
                         net (fo=1, routed)           0.363    13.363    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[10]
    RAMB36_X1Y26         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.525    14.947    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y26         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.947    
                         clock uncertainty           -0.202    14.745    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.302    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                  0.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fakelcd/vga/vcs_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.256ns (50.505%)  route 0.251ns (49.495%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.557     1.905    fakelcd/vga/CLK
    SLICE_X44Y79         FDCE                                         r  fakelcd/vga/vcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDCE (Prop_fdce_C_Q)         0.141     2.046 r  fakelcd/vga/vcs_reg[8]/Q
                         net (fo=11, routed)          0.251     2.296    fakelcd/vga/vcs_reg[8]
    SLICE_X43Y80         LUT6 (Prop_lut6_I5_O)        0.045     2.341 r  fakelcd/vga/plusOp__0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     2.341    fakelcd/img/rom_3[0]
    SLICE_X43Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.411 r  fakelcd/img/plusOp__0_carry__2/O[0]
                         net (fo=46, routed)          0.000     2.411    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[6]
    SLICE_X43Y80         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.828     1.993    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X43Y80         FDRE                                         r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                         clock pessimism              0.000     1.993    
                         clock uncertainty            0.202     2.195    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.102     2.297    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 fakelcd/vga/hcs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.141ns (20.403%)  route 0.550ns (79.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560     1.908    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.141     2.049 r  fakelcd/vga/hcs_reg[0]/Q
                         net (fo=81, routed)          0.550     2.599    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y16         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.874     2.039    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.202     2.241    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.424    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.599    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 fakelcd/vga/hcs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.141ns (20.088%)  route 0.561ns (79.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560     1.908    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.141     2.049 r  fakelcd/vga/hcs_reg[2]/Q
                         net (fo=79, routed)          0.561     2.609    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y16         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.874     2.039    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.202     2.241    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.424    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 fakelcd/vga/hcs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.128ns (19.753%)  route 0.520ns (80.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560     1.908    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.128     2.036 r  fakelcd/vga/hcs_reg[1]/Q
                         net (fo=80, routed)          0.520     2.556    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y16         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.874     2.039    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.202     2.241    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129     2.370    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 fakelcd/vga/hcs_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.128ns (19.093%)  route 0.542ns (80.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560     1.908    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.128     2.036 r  fakelcd/vga/hcs_reg[3]/Q
                         net (fo=78, routed)          0.542     2.578    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addra[3]
    RAMB36_X1Y16         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.874     2.039    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.039    
                         clock uncertainty            0.202     2.241    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130     2.371    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.371    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 fakelcd/vga/hcs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.689%)  route 0.656ns (82.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560     1.908    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.141     2.049 r  fakelcd/vga/hcs_reg[0]/Q
                         net (fo=81, routed)          0.656     2.705    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y17         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.879     2.044    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.044    
                         clock uncertainty            0.202     2.246    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.429    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 fakelcd/vga/hcs_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.128ns (17.155%)  route 0.618ns (82.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560     1.908    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.128     2.036 r  fakelcd/vga/hcs_reg[3]/Q
                         net (fo=78, routed)          0.618     2.654    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y16         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.881     2.046    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.046    
                         clock uncertainty            0.202     2.248    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130     2.378    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 fakelcd/vga/hcs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.689%)  route 0.656ns (82.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560     1.908    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.141     2.049 r  fakelcd/vga/hcs_reg[0]/Q
                         net (fo=81, routed)          0.656     2.705    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y15         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.869     2.034    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.034    
                         clock uncertainty            0.202     2.236    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.419    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 fakelcd/vga/hcs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.141ns (17.453%)  route 0.667ns (82.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560     1.908    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.141     2.049 r  fakelcd/vga/hcs_reg[2]/Q
                         net (fo=79, routed)          0.667     2.715    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X1Y17         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.879     2.044    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.044    
                         clock uncertainty            0.202     2.246    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.429    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 fakelcd/vga/hcs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by pclk_pixelclock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - pclk_pixelclock rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.128ns (16.976%)  route 0.626ns (83.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk_pixelclock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.624     0.624    fakelcd/clkgen/inst/mclk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.674 r  fakelcd/clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648     1.322    fakelcd/clkgen/inst/pclk_pixelclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.348 r  fakelcd/clkgen/inst/clkout1_buf/O
                         net (fo=21, routed)          0.560     1.908    fakelcd/vga/CLK
    SLICE_X44Y82         FDCE                                         r  fakelcd/vga/hcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDCE (Prop_fdce_C_Q)         0.128     2.036 r  fakelcd/vga/hcs_reg[1]/Q
                         net (fo=80, routed)          0.626     2.662    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y17         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    mclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  mclk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.879     2.044    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     2.044    
                         clock uncertainty            0.202     2.246    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129     2.375    fakelcd/rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.286    





