
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/lbm_1004B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000003 cycles: 2504745 heartbeat IPC: 3.99242 cumulative IPC: 3.99242 (Simulation time: 0 hr 0 min 28 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2504745 (Simulation time: 0 hr 0 min 28 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 40977683 heartbeat IPC: 0.259923 cumulative IPC: 0.259923 (Simulation time: 0 hr 3 min 8 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 79443205 heartbeat IPC: 0.259973 cumulative IPC: 0.259948 (Simulation time: 0 hr 5 min 46 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 117978784 heartbeat IPC: 0.2595 cumulative IPC: 0.259799 (Simulation time: 0 hr 8 min 24 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 156463274 heartbeat IPC: 0.259845 cumulative IPC: 0.25981 (Simulation time: 0 hr 11 min 11 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 194933333 heartbeat IPC: 0.259942 cumulative IPC: 0.259837 (Simulation time: 0 hr 13 min 57 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 233384299 heartbeat IPC: 0.260071 cumulative IPC: 0.259876 (Simulation time: 0 hr 16 min 44 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 298390703 heartbeat IPC: 0.153831 cumulative IPC: 0.236578 (Simulation time: 0 hr 22 min 19 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 336918140 heartbeat IPC: 0.259555 cumulative IPC: 0.239225 (Simulation time: 0 hr 25 min 16 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 375384319 heartbeat IPC: 0.259969 cumulative IPC: 0.241365 (Simulation time: 0 hr 28 min 9 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 414052785 heartbeat IPC: 0.258609 cumulative IPC: 0.242985 (Simulation time: 0 hr 31 min 3 sec) 
Finished CPU 0 instructions: 100000000 cycles: 411548040 cumulative IPC: 0.242985 (Simulation time: 0 hr 31 min 3 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.242985 instructions: 100000000 cycles: 411548040
cpu0_DTLB TOTAL     ACCESS:   13666915  HIT:   13616465  MISS:      50450
cpu0_DTLB LOAD      ACCESS:    6959562  HIT:    6946943  MISS:      12619
cpu0_DTLB RFO       ACCESS:    6707353  HIT:    6669522  MISS:      37831
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 395.756 cycles
cpu0_ITLB TOTAL     ACCESS:     118704  HIT:     118703  MISS:          1
cpu0_ITLB LOAD      ACCESS:     118704  HIT:     118703  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2749 cycles
cpu0_L1I TOTAL     ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I LOAD      ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 489.5 cycles
cpu0_STLB TOTAL     ACCESS:      50451  HIT:          5  MISS:      50446
cpu0_STLB LOAD      ACCESS:      12620  HIT:          0  MISS:      12620
cpu0_STLB RFO       ACCESS:      37831  HIT:          5  MISS:      37826
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 386.841 cycles
cpu0_L1D TOTAL     ACCESS:   15133796  HIT:    9813270  MISS:    5320526
cpu0_L1D LOAD      ACCESS:    4354808  HIT:    3548445  MISS:     806363
cpu0_L1D RFO       ACCESS:   10728557  HIT:    6214443  MISS:    4514114
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      50431  HIT:      50382  MISS:         49
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 623.248 cycles
cpu0_L2C TOTAL     ACCESS:    9834648  HIT:    6608185  MISS:    3226463
cpu0_L2C LOAD      ACCESS:     806369  HIT:        193  MISS:     806176
cpu0_L2C RFO       ACCESS:    4514114  HIT:    2093969  MISS:    2420145
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    4514116  HIT:    4514023  MISS:         93
cpu0_L2C TRANSLATION ACCESS:         49  HIT:          0  MISS:         49
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1008.26 cycles
LLC TOTAL     ACCESS:    5646845  HIT:       4527  MISS:    5642318
LLC LOAD      ACCESS:     806176  HIT:         64  MISS:     806112
LLC RFO       ACCESS:    2420145  HIT:       1661  MISS:    2418484
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2420475  HIT:       2779  MISS:    2417696
LLC TRANSLATION ACCESS:         49  HIT:         23  MISS:         26
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 564.546 cycles
OPTgen accesses: 55036
OPTgen hits: 359
OPTgen hit rate: 0.6523



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      51142  ROW_BUFFER_MISS:    3173466
 DBUS AVG_CONGESTED_CYCLE:    3.99828
 WQ ROW_BUFFER_HIT:      46513  ROW_BUFFER_MISS:    2375096  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.2476% MPKI: 0.09355 Average ROB Occupancy at Mispredict: 169.59
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.09349
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

