Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Dec 18 23:56:30 2019
| Host             : LAPTOP-69NJ2TNC running 64-bit major release  (build 9200)
| Command          : report_power -file UART_SDRAM_power_routed.rpt -pb UART_SDRAM_power_summary_routed.pb -rpx UART_SDRAM_power_routed.rpx
| Design           : UART_SDRAM
| Device           : xc7a100tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.111        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.006        |
| Device Static (W)        | 0.105        |
| Total Off-Chip Power (W) | 0.560        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 82.0         |
| Junction Temperature (C) | 28.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.033 |       28 |       --- |             --- |
| Slice Logic              |     0.014 |    12417 |       --- |             --- |
|   LUT as Logic           |     0.013 |     5466 |     63400 |            8.62 |
|   Register               |    <0.001 |     4537 |    126800 |            3.58 |
|   LUT as Distributed RAM |    <0.001 |      432 |     19000 |            2.27 |
|   CARRY4                 |    <0.001 |      174 |     15850 |            1.10 |
|   F7/F8 Muxes            |    <0.001 |       30 |     63400 |            0.05 |
|   LUT as Shift Register  |    <0.001 |       19 |     19000 |            0.10 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      163 |       --- |             --- |
| Signals                  |     0.014 |    10082 |       --- |             --- |
| MMCM                     |     0.219 |        2 |         6 |           33.33 |
| PLL                      |     0.206 |        1 |         6 |           16.67 |
| DSPs                     |    <0.001 |        5 |       240 |            2.08 |
| I/O                      |     0.312 |       69 |       285 |           24.21 |
| PHASER                   |     0.205 |       18 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.105 |          |           |                 |
| Total                    |     1.111 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.140 |       0.123 |      0.017 |
| Vccaux    |       1.800 |     0.395 |       0.377 |      0.018 |
| Vcco33    |       3.300 |     0.007 |       0.003 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.505 |       0.501 |      0.004 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                     | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk                                                                                                                                                       | clk                                                                                                                                                                                                        |            10.0 |
| clk_100_clk_400                                                                                                                                           | clk400/inst/clk_100_clk_400                                                                                                                                                                                |            10.0 |
| clk_400_clk_400                                                                                                                                           | clk400/inst/clk_400                                                                                                                                                                                        |             2.5 |
| clk_400_clk_400                                                                                                                                           | clk400/inst/clk_400_clk_400                                                                                                                                                                                |             2.5 |
| clk_pll_i                                                                                                                                                 | r/u_sdram_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            10.0 |
| clk_ref_i                                                                                                                                                 | clk_ref_i                                                                                                                                                                                                  |             5.0 |
| clkfbout_clk_400                                                                                                                                          | clk400/inst/clkfbout_clk_400                                                                                                                                                                               |            10.0 |
| freq_refclk                                                                                                                                               | r/u_sdram_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| iserdes_clkdiv                                                                                                                                            | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            10.0 |
| mem_refclk                                                                                                                                                | r/u_sdram_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             2.5 |
| oserdes_clk                                                                                                                                               | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_1                                                                                                                                             | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_2                                                                                                                                             | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clk_3                                                                                                                                             | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_4                                                                                                                                             | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clkdiv                                                                                                                                            | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_1                                                                                                                                          | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_2                                                                                                                                          | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_3                                                                                                                                          | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_4                                                                                                                                          | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| pll_clk3_out                                                                                                                                              | r/u_sdram_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            10.0 |
| pll_clkfbout                                                                                                                                              | r/u_sdram_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| sync_pulse                                                                                                                                                | r/u_sdram_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            40.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | r/u_sdram_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------+-----------+
| Name                                                                     | Power (W) |
+--------------------------------------------------------------------------+-----------+
| UART_SDRAM                                                               |     1.006 |
|   clk400                                                                 |     0.124 |
|     inst                                                                 |     0.124 |
|   ii                                                                     |     0.002 |
|   r                                                                      |     0.866 |
|     u_sdram_mig                                                          |     0.866 |
|       temp_mon_enabled.u_tempmon                                         |     0.007 |
|       u_ddr3_clk_ibuf                                                    |     0.000 |
|       u_ddr3_infrastructure                                              |     0.303 |
|       u_iodelay_ctrl                                                     |     0.001 |
|       u_memc_ui_top_std                                                  |     0.555 |
|         mem_intfc0                                                       |     0.552 |
|           ddr_phy_top0                                                   |     0.541 |
|             u_ddr_calib_top                                              |     0.027 |
|               ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                |     0.005 |
|               ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                          |     0.006 |
|               ddr_phy_tempmon_0                                          |     0.001 |
|               dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr              |     0.002 |
|               mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                  |    <0.001 |
|               mb_wrlvl_inst.u_ddr_phy_wrlvl                              |     0.002 |
|               u_ddr_phy_init                                             |     0.007 |
|               u_ddr_phy_wrcal                                            |     0.002 |
|               u_ddr_prbs_gen                                             |     0.001 |
|             u_ddr_mc_phy_wrapper                                         |     0.514 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                 |     0.008 |
|               gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                 |     0.008 |
|               gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs |     0.018 |
|                 OBUFTDS                                                  |     0.006 |
|               gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs |     0.018 |
|                 OBUFTDS                                                  |     0.006 |
|               u_ddr_mc_phy                                               |     0.296 |
|                 ddr_phy_4lanes_0.u_ddr_phy_4lanes                        |     0.132 |
|                   ddr_byte_lane_B.ddr_byte_lane_B                        |     0.019 |
|                     ddr_byte_group_io                                    |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                        |     0.020 |
|                     ddr_byte_group_io                                    |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |     0.001 |
|                       mem_reg_0_15_0_5                                   |    <0.001 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                        |     0.040 |
|                     ddr_byte_group_io                                    |    <0.001 |
|                     ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf            |     0.020 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |    <0.001 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                 ddr_phy_4lanes_1.u_ddr_phy_4lanes                        |     0.163 |
|                   ddr_byte_lane_C.ddr_byte_lane_C                        |     0.056 |
|                     ddr_byte_group_io                                    |     0.031 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                       mem_reg_0_3_12_17                                  |    <0.001 |
|                       mem_reg_0_3_18_23                                  |    <0.001 |
|                       mem_reg_0_3_24_29                                  |    <0.001 |
|                       mem_reg_0_3_30_35                                  |    <0.001 |
|                       mem_reg_0_3_36_41                                  |    <0.001 |
|                       mem_reg_0_3_42_47                                  |    <0.001 |
|                       mem_reg_0_3_48_53                                  |    <0.001 |
|                       mem_reg_0_3_54_59                                  |    <0.001 |
|                       mem_reg_0_3_60_65                                  |    <0.001 |
|                       mem_reg_0_3_66_71                                  |    <0.001 |
|                       mem_reg_0_3_6_11                                   |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |    <0.001 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|                   ddr_byte_lane_D.ddr_byte_lane_D                        |     0.056 |
|                     ddr_byte_group_io                                    |     0.031 |
|                     dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo        |    <0.001 |
|                       mem_reg_0_3_12_17                                  |    <0.001 |
|                       mem_reg_0_3_18_23                                  |    <0.001 |
|                       mem_reg_0_3_24_29                                  |    <0.001 |
|                       mem_reg_0_3_30_35                                  |    <0.001 |
|                       mem_reg_0_3_36_41                                  |    <0.001 |
|                       mem_reg_0_3_42_47                                  |    <0.001 |
|                       mem_reg_0_3_48_53                                  |    <0.001 |
|                       mem_reg_0_3_54_59                                  |    <0.001 |
|                       mem_reg_0_3_60_65                                  |    <0.001 |
|                       mem_reg_0_3_66_71                                  |    <0.001 |
|                       mem_reg_0_3_6_11                                   |    <0.001 |
|                     of_pre_fifo_gen.u_ddr_of_pre_fifo                    |    <0.001 |
|                       mem_reg_0_15_0_5                                   |    <0.001 |
|                       mem_reg_0_15_12_17                                 |    <0.001 |
|                       mem_reg_0_15_18_23                                 |    <0.001 |
|                       mem_reg_0_15_24_29                                 |    <0.001 |
|                       mem_reg_0_15_30_35                                 |    <0.001 |
|                       mem_reg_0_15_36_41                                 |    <0.001 |
|                       mem_reg_0_15_42_47                                 |    <0.001 |
|                       mem_reg_0_15_48_53                                 |    <0.001 |
|                       mem_reg_0_15_54_59                                 |    <0.001 |
|                       mem_reg_0_15_60_65                                 |    <0.001 |
|                       mem_reg_0_15_66_71                                 |    <0.001 |
|                       mem_reg_0_15_6_11                                  |    <0.001 |
|                       mem_reg_0_15_72_77                                 |    <0.001 |
|                       mem_reg_0_15_78_79                                 |    <0.001 |
|           mc0                                                            |     0.011 |
|             bank_mach0                                                   |     0.009 |
|               arb_mux0                                                   |     0.001 |
|                 arb_row_col0                                             |     0.001 |
|                   col_arb0                                               |    <0.001 |
|                   pre_4_1_1T_arb.pre_arb0                                |    <0.001 |
|                   row_arb0                                               |    <0.001 |
|                 arb_select0                                              |    <0.001 |
|               bank_cntrl[0].bank0                                        |    <0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_cntrl[1].bank0                                        |    <0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_cntrl[2].bank0                                        |    <0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_cntrl[3].bank0                                        |    <0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_cntrl[4].bank0                                        |     0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_cntrl[5].bank0                                        |     0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_cntrl[6].bank0                                        |    <0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_cntrl[7].bank0                                        |    <0.001 |
|                 bank_compare0                                            |    <0.001 |
|                 bank_queue0                                              |    <0.001 |
|                 bank_state0                                              |    <0.001 |
|               bank_common0                                               |    <0.001 |
|             col_mach0                                                    |    <0.001 |
|             rank_mach0                                                   |    <0.001 |
|               rank_cntrl[0].rank_cntrl0                                  |    <0.001 |
|               rank_common0                                               |    <0.001 |
|                 maintenance_request.maint_arb0                           |    <0.001 |
|         u_ui_top                                                         |     0.003 |
|           ui_cmd0                                                        |    <0.001 |
|           ui_rd_data0                                                    |    <0.001 |
|           ui_wr_data0                                                    |     0.002 |
|             pointer_ram.rams[0].RAM32M0                                  |    <0.001 |
|             pointer_ram.rams[1].RAM32M0                                  |    <0.001 |
|             write_buffer.wr_buffer_ram[0].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[10].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[11].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[12].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[13].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[14].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[15].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[16].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[17].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[18].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[19].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[1].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[20].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[21].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[22].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[23].RAM32M0                       |    <0.001 |
|             write_buffer.wr_buffer_ram[2].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[3].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[4].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[5].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[6].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[7].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[8].RAM32M0                        |    <0.001 |
|             write_buffer.wr_buffer_ram[9].RAM32M0                        |    <0.001 |
|   u                                                                      |    <0.001 |
|   uart_accept                                                            |     0.001 |
|   uart_read                                                              |    <0.001 |
+--------------------------------------------------------------------------+-----------+


