

================================================================
== Vivado HLS Report for 'GEMM_3D_float_1'
================================================================
* Date:           Fri Dec  6 22:01:09 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49185|    49185| 0.492 ms | 0.492 ms |  49185|  49185|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GEMM_3D_FLOAT_LOOP_1     |    49184|    49184|      3074|          -|          -|    16|    no    |
        | + GEMM_3D_FLOAT_LOOP_3    |     3072|     3072|        32|          -|          -|    96|    no    |
        |  ++ GEMM_3D_FLOAT_LOOP_4  |       30|       30|         5|          -|          -|     6|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      5|       0|    248|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     80|    -|
|Register         |        -|      -|     273|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     273|    328|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln1192_fu_326_p2  |     *    |      5|  0|  29|          40|          40|
    |add_ln1116_fu_276_p2  |     +    |      0|  0|  14|          10|          10|
    |add_ln1117_fu_307_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln1192_fu_340_p2  |     +    |      0|  0|  63|          56|          56|
    |add_ln203_fu_250_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln238_fu_236_p2   |     +    |      0|  0|  15|           7|           1|
    |add_ln240_fu_266_p2   |     +    |      0|  0|  12|           3|           1|
    |i_fu_164_p2           |     +    |      0|  0|  15|           5|           1|
    |sub_ln1116_fu_194_p2  |     -    |      0|  0|  15|           9|           9|
    |sub_ln1117_fu_301_p2  |     -    |      0|  0|  15|          15|          15|
    |sub_ln203_fu_224_p2   |     -    |      0|  0|  12|          12|          12|
    |icmp_ln236_fu_158_p2  |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln238_fu_230_p2  |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln240_fu_260_p2  |   icmp   |      0|  0|   9|           3|           3|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      5|  0| 248|         199|         188|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  44|          9|    1|          9|
    |i_0_reg_112              |   9|          2|    5|         10|
    |k_0_0_reg_123            |   9|          2|    7|         14|
    |l_0_0_reg_147            |   9|          2|    3|          6|
    |output_0_V_load_reg_134  |   9|          2|   40|         80|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  80|         17|   56|        119|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln1116_reg_399        |  10|   0|   10|          0|
    |add_ln1117_reg_404        |  15|   0|   15|          0|
    |add_ln238_reg_376         |   7|   0|    7|          0|
    |add_ln240_reg_394         |   3|   0|    3|          0|
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |i_0_reg_112               |   5|   0|    5|          0|
    |i_reg_358                 |   5|   0|    5|          0|
    |input_1_0_V_load_reg_419  |  40|   0|   40|          0|
    |input_2_V_load_reg_424    |  40|   0|   40|          0|
    |k_0_0_reg_123             |   7|   0|    7|          0|
    |l_0_0_reg_147             |   3|   0|    3|          0|
    |mul_ln1192_reg_429        |  56|   0|   56|          0|
    |output_0_V_addr_reg_386   |  11|   0|   11|          0|
    |output_0_V_load_reg_134   |  40|   0|   40|          0|
    |sext_ln1116_reg_363       |   9|   0|   10|          1|
    |sub_ln203_reg_368         |   7|   0|   12|          5|
    |zext_ln203_12_reg_381     |   7|   0|   15|          8|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 273|   0|  287|         14|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_start              |  in |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_done               | out |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_idle               | out |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|ap_ready              | out |    1| ap_ctrl_hs | GEMM_3D_float.1 | return value |
|input_1_0_V_address0  | out |    7|  ap_memory |   input_1_0_V   |     array    |
|input_1_0_V_ce0       | out |    1|  ap_memory |   input_1_0_V   |     array    |
|input_1_0_V_q0        |  in |   40|  ap_memory |   input_1_0_V   |     array    |
|input_2_V_address0    | out |   14|  ap_memory |    input_2_V    |     array    |
|input_2_V_ce0         | out |    1|  ap_memory |    input_2_V    |     array    |
|input_2_V_q0          |  in |   40|  ap_memory |    input_2_V    |     array    |
|output_0_V_address0   | out |   11|  ap_memory |    output_0_V   |     array    |
|output_0_V_ce0        | out |    1|  ap_memory |    output_0_V   |     array    |
|output_0_V_we0        | out |    1|  ap_memory |    output_0_V   |     array    |
|output_0_V_d0         | out |   40|  ap_memory |    output_0_V   |     array    |
+----------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %GEMM_3D_FLOAT_LOOP_2_end ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.36ns)   --->   "%icmp_ln236 = icmp eq i5 %i_0, -16" [./layer.h:236]   --->   Operation 11 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./layer.h:236]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %4, label %GEMM_3D_FLOAT_LOOP_2_begin" [./layer.h:236]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str25) nounwind" [./layer.h:236]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0, i3 0)" [./layer.h:241]   --->   Operation 16 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i8 %tmp_73 to i9" [./layer.h:241]   --->   Operation 17 'zext' 'zext_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_74 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)" [./layer.h:241]   --->   Operation 18 'bitconcatenate' 'tmp_74' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i6 %tmp_74 to i9" [./layer.h:241]   --->   Operation 19 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.91ns)   --->   "%sub_ln1116 = sub i9 %zext_ln1116, %zext_ln1116_3" [./layer.h:241]   --->   Operation 20 'sub' 'sub_ln1116' <Predicate = (!icmp_ln236)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i9 %sub_ln1116 to i10" [./layer.h:241]   --->   Operation 21 'sext' 'sext_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_75 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %i_0, i7 0)" [./layer.h:239]   --->   Operation 22 'bitconcatenate' 'tmp_75' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_76 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [./layer.h:239]   --->   Operation 23 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp_76 to i12" [./layer.h:239]   --->   Operation 24 'zext' 'zext_ln203' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.54ns)   --->   "%sub_ln203 = sub i12 %tmp_75, %zext_ln203" [./layer.h:239]   --->   Operation 25 'sub' 'sub_ln203' <Predicate = (!icmp_ln236)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str26)" [./layer.h:237]   --->   Operation 26 'specregionbegin' 'tmp' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 27 'br' <Predicate = (!icmp_ln236)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [./layer.h:245]   --->   Operation 28 'ret' <Predicate = (icmp_ln236)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%k_0_0 = phi i7 [ 0, %GEMM_3D_FLOAT_LOOP_2_begin ], [ %add_ln238, %GEMM_3D_FLOAT_LOOP_3_end ]" [./layer.h:238]   --->   Operation 29 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.48ns)   --->   "%icmp_ln238 = icmp eq i7 %k_0_0, -32" [./layer.h:238]   --->   Operation 30 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_483 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 31 'speclooptripcount' 'empty_483' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.87ns)   --->   "%add_ln238 = add i7 %k_0_0, 1" [./layer.h:238]   --->   Operation 32 'add' 'add_ln238' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln238, label %GEMM_3D_FLOAT_LOOP_2_end, label %GEMM_3D_FLOAT_LOOP_3_begin" [./layer.h:238]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str27) nounwind" [./layer.h:238]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str27)" [./layer.h:238]   --->   Operation 35 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln203_12 = zext i7 %k_0_0 to i15" [./layer.h:239]   --->   Operation 36 'zext' 'zext_ln203_12' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i7 %k_0_0 to i12" [./layer.h:239]   --->   Operation 37 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.54ns)   --->   "%add_ln203 = add i12 %sub_ln203, %zext_ln203_13" [./layer.h:239]   --->   Operation 38 'add' 'add_ln203' <Predicate = (!icmp_ln238)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i12 %add_ln203 to i64" [./layer.h:239]   --->   Operation 39 'sext' 'sext_ln203' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [1536 x i40]* %output_0_V, i64 0, i64 %sext_ln203" [./layer.h:239]   --->   Operation 40 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:240]   --->   Operation 41 'br' <Predicate = (!icmp_ln238)> <Delay = 1.76>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_482 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str26, i32 %tmp)" [./layer.h:243]   --->   Operation 42 'specregionend' 'empty_482' <Predicate = (icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 43 'br' <Predicate = (icmp_ln238)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.69>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%output_0_V_load = phi i40 [ 0, %GEMM_3D_FLOAT_LOOP_3_begin ], [ %trunc_ln, %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0 ]" [./layer.h:241]   --->   Operation 44 'phi' 'output_0_V_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%l_0_0 = phi i3 [ 0, %GEMM_3D_FLOAT_LOOP_3_begin ], [ %add_ln240, %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0 ]" [./layer.h:240]   --->   Operation 45 'phi' 'l_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.25ns)   --->   "store i40 %output_0_V_load, i40* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 46 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_4 : Operation 47 [1/1] (1.13ns)   --->   "%icmp_ln240 = icmp eq i3 %l_0_0, -2" [./layer.h:240]   --->   Operation 47 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_485 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 48 'speclooptripcount' 'empty_485' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.65ns)   --->   "%add_ln240 = add i3 %l_0_0, 1" [./layer.h:240]   --->   Operation 49 'add' 'add_ln240' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %GEMM_3D_FLOAT_LOOP_3_end, label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0" [./layer.h:240]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i3 %l_0_0 to i10" [./layer.h:241]   --->   Operation 51 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.82ns)   --->   "%add_ln1116 = add i10 %sext_ln1116, %zext_ln1116_4" [./layer.h:241]   --->   Operation 52 'add' 'add_ln1116' <Predicate = (!icmp_ln240)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i10 %add_ln1116 to i8" [./layer.h:241]   --->   Operation 53 'trunc' 'trunc_ln1117' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln1117, i7 0)" [./layer.h:241]   --->   Operation 54 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln1116, i5 0)" [./layer.h:241]   --->   Operation 55 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i15 %p_shl4_cast, %p_shl5_cast" [./layer.h:241]   --->   Operation 56 'sub' 'sub_ln1117' <Predicate = (!icmp_ln240)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i15 %sub_ln1117, %zext_ln203_12" [./layer.h:241]   --->   Operation 57 'add' 'add_ln1117' <Predicate = (!icmp_ln240)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_484 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str27, i32 %tmp_s)" [./layer.h:242]   --->   Operation 58 'specregionend' 'empty_484' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 59 'br' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i10 %add_ln1116 to i64" [./layer.h:241]   --->   Operation 60 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%input_1_0_V_addr = getelementptr [96 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_1" [./layer.h:241]   --->   Operation 61 'getelementptr' 'input_1_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i15 %add_ln1117 to i64" [./layer.h:241]   --->   Operation 62 'zext' 'zext_ln1117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%input_2_V_addr = getelementptr [9216 x i40]* %input_2_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 63 'getelementptr' 'input_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (3.25ns)   --->   "%input_1_0_V_load = load i40* %input_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 64 'load' 'input_1_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_5 : Operation 65 [2/2] (3.25ns)   --->   "%input_2_V_load = load i40* %input_2_V_addr, align 8" [./layer.h:241]   --->   Operation 65 'load' 'input_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%input_1_0_V_load = load i40* %input_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 66 'load' 'input_1_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>
ST_6 : Operation 67 [1/2] (3.25ns)   --->   "%input_2_V_load = load i40* %input_2_V_addr, align 8" [./layer.h:241]   --->   Operation 67 'load' 'input_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 1536> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i40 %input_1_0_V_load to i56" [./layer.h:241]   --->   Operation 68 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i40 %input_2_V_load to i56" [./layer.h:241]   --->   Operation 69 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (8.51ns)   --->   "%mul_ln1192 = mul i56 %sext_ln1192_1, %sext_ln1192" [./layer.h:241]   --->   Operation 70 'mul' 'mul_ln1192' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.31>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str28) nounwind" [./layer.h:241]   --->   Operation 71 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %output_0_V_load, i16 0)" [./layer.h:241]   --->   Operation 72 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (3.31ns)   --->   "%add_ln1192 = add i56 %mul_ln1192, %shl_ln" [./layer.h:241]   --->   Operation 73 'add' 'add_ln1192' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192, i32 16, i32 55)" [./layer.h:241]   --->   Operation 74 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:240]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln236           (br               ) [ 011111111]
i_0                (phi              ) [ 001000000]
icmp_ln236         (icmp             ) [ 001111111]
empty              (speclooptripcount) [ 000000000]
i                  (add              ) [ 011111111]
br_ln236           (br               ) [ 000000000]
specloopname_ln236 (specloopname     ) [ 000000000]
tmp_73             (bitconcatenate   ) [ 000000000]
zext_ln1116        (zext             ) [ 000000000]
tmp_74             (bitconcatenate   ) [ 000000000]
zext_ln1116_3      (zext             ) [ 000000000]
sub_ln1116         (sub              ) [ 000000000]
sext_ln1116        (sext             ) [ 000111111]
tmp_75             (bitconcatenate   ) [ 000000000]
tmp_76             (bitconcatenate   ) [ 000000000]
zext_ln203         (zext             ) [ 000000000]
sub_ln203          (sub              ) [ 000111111]
tmp                (specregionbegin  ) [ 000111111]
br_ln238           (br               ) [ 001111111]
ret_ln245          (ret              ) [ 000000000]
k_0_0              (phi              ) [ 000100000]
icmp_ln238         (icmp             ) [ 001111111]
empty_483          (speclooptripcount) [ 000000000]
add_ln238          (add              ) [ 001111111]
br_ln238           (br               ) [ 000000000]
specloopname_ln238 (specloopname     ) [ 000000000]
tmp_s              (specregionbegin  ) [ 000011111]
zext_ln203_12      (zext             ) [ 000011111]
zext_ln203_13      (zext             ) [ 000000000]
add_ln203          (add              ) [ 000000000]
sext_ln203         (sext             ) [ 000000000]
output_0_V_addr    (getelementptr    ) [ 000011111]
br_ln240           (br               ) [ 001111111]
empty_482          (specregionend    ) [ 000000000]
br_ln236           (br               ) [ 011111111]
output_0_V_load    (phi              ) [ 000011111]
l_0_0              (phi              ) [ 000010000]
store_ln241        (store            ) [ 000000000]
icmp_ln240         (icmp             ) [ 001111111]
empty_485          (speclooptripcount) [ 000000000]
add_ln240          (add              ) [ 001111111]
br_ln240           (br               ) [ 000000000]
zext_ln1116_4      (zext             ) [ 000000000]
add_ln1116         (add              ) [ 000001000]
trunc_ln1117       (trunc            ) [ 000000000]
p_shl4_cast        (bitconcatenate   ) [ 000000000]
p_shl5_cast        (bitconcatenate   ) [ 000000000]
sub_ln1117         (sub              ) [ 000000000]
add_ln1117         (add              ) [ 000001000]
empty_484          (specregionend    ) [ 000000000]
br_ln238           (br               ) [ 001111111]
sext_ln1116_1      (sext             ) [ 000000000]
input_1_0_V_addr   (getelementptr    ) [ 000000100]
zext_ln1117        (zext             ) [ 000000000]
input_2_V_addr     (getelementptr    ) [ 000000100]
input_1_0_V_load   (load             ) [ 000000010]
input_2_V_load     (load             ) [ 000000010]
sext_ln1192        (sext             ) [ 000000000]
sext_ln1192_1      (sext             ) [ 000000000]
mul_ln1192         (mul              ) [ 000000001]
specloopname_ln241 (specloopname     ) [ 000000000]
shl_ln             (bitconcatenate   ) [ 000000000]
add_ln1192         (add              ) [ 000000000]
trunc_ln           (partselect       ) [ 001111111]
br_ln240           (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_1_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_2_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i40.i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="output_0_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="40" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="12" slack="0"/>
<pin id="78" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_V_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln241_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="11" slack="1"/>
<pin id="83" dir="0" index="1" bw="40" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="40" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_1_0_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="40" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="10" slack="0"/>
<pin id="90" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_0_V_addr/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="input_2_V_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="40" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="15" slack="0"/>
<pin id="97" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_0_V_load/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="0"/>
<pin id="108" dir="0" index="1" bw="40" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_V_load/5 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_0_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="1"/>
<pin id="114" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_0_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="1"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="k_0_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="1"/>
<pin id="125" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_0_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="k_0_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_0/3 "/>
</bind>
</comp>

<comp id="134" class="1005" name="output_0_V_load_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="40" slack="1"/>
<pin id="136" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="output_0_V_load (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="output_0_V_load_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="40" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_0_V_load/4 "/>
</bind>
</comp>

<comp id="147" class="1005" name="l_0_0_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="1"/>
<pin id="149" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="l_0_0 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="l_0_0_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="3" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0_0/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln236_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln236/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_73_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="5" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_73/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln1116_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_74_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_74/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln1116_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="0"/>
<pin id="192" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_3/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sub_ln1116_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="6" slack="0"/>
<pin id="197" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln1116_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_75_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="12" slack="0"/>
<pin id="206" dir="0" index="1" bw="5" slack="0"/>
<pin id="207" dir="0" index="2" bw="1" slack="0"/>
<pin id="208" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_75/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_76_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="5" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_76/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln203_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="10" slack="0"/>
<pin id="222" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sub_ln203_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="0" index="1" bw="10" slack="0"/>
<pin id="227" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln238_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln238/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln238_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln203_12_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_12/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln203_13_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="7" slack="0"/>
<pin id="248" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_13/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln203_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="12" slack="1"/>
<pin id="252" dir="0" index="1" bw="7" slack="0"/>
<pin id="253" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sext_ln203_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln240_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="3" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln240_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln240/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln1116_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="0"/>
<pin id="274" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_4/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln1116_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="2"/>
<pin id="278" dir="0" index="1" bw="3" slack="0"/>
<pin id="279" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln1117_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1117/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_shl4_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="15" slack="0"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_shl5_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="15" slack="0"/>
<pin id="295" dir="0" index="1" bw="10" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="sub_ln1117_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="15" slack="0"/>
<pin id="303" dir="0" index="1" bw="15" slack="0"/>
<pin id="304" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add_ln1117_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="15" slack="0"/>
<pin id="309" dir="0" index="1" bw="7" slack="1"/>
<pin id="310" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sext_ln1116_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln1117_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="15" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln1192_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="40" slack="1"/>
<pin id="322" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln1192_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="40" slack="1"/>
<pin id="325" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/7 "/>
</bind>
</comp>

<comp id="326" class="1004" name="mul_ln1192_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="40" slack="0"/>
<pin id="328" dir="0" index="1" bw="40" slack="0"/>
<pin id="329" dir="1" index="2" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="shl_ln_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="56" slack="0"/>
<pin id="334" dir="0" index="1" bw="40" slack="4"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln1192_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="56" slack="1"/>
<pin id="342" dir="0" index="1" bw="56" slack="0"/>
<pin id="343" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/8 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="40" slack="0"/>
<pin id="347" dir="0" index="1" bw="56" slack="0"/>
<pin id="348" dir="0" index="2" bw="6" slack="0"/>
<pin id="349" dir="0" index="3" bw="7" slack="0"/>
<pin id="350" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/8 "/>
</bind>
</comp>

<comp id="358" class="1005" name="i_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="363" class="1005" name="sext_ln1116_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="2"/>
<pin id="365" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="368" class="1005" name="sub_ln203_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="12" slack="1"/>
<pin id="370" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln238_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln238 "/>
</bind>
</comp>

<comp id="381" class="1005" name="zext_ln203_12_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="15" slack="1"/>
<pin id="383" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203_12 "/>
</bind>
</comp>

<comp id="386" class="1005" name="output_0_V_addr_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="1"/>
<pin id="388" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_0_V_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="add_ln240_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln240 "/>
</bind>
</comp>

<comp id="399" class="1005" name="add_ln1116_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="1"/>
<pin id="401" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1116 "/>
</bind>
</comp>

<comp id="404" class="1005" name="add_ln1117_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="15" slack="1"/>
<pin id="406" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1117 "/>
</bind>
</comp>

<comp id="409" class="1005" name="input_1_0_V_addr_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="1"/>
<pin id="411" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_addr "/>
</bind>
</comp>

<comp id="414" class="1005" name="input_2_V_addr_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="14" slack="1"/>
<pin id="416" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr "/>
</bind>
</comp>

<comp id="419" class="1005" name="input_1_0_V_load_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="40" slack="1"/>
<pin id="421" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_1_0_V_load "/>
</bind>
</comp>

<comp id="424" class="1005" name="input_2_V_load_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="40" slack="1"/>
<pin id="426" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_load "/>
</bind>
</comp>

<comp id="429" class="1005" name="mul_ln1192_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="56" slack="1"/>
<pin id="431" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="434" class="1005" name="trunc_ln_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="40" slack="1"/>
<pin id="436" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="46" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="86" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="93" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="81" pin=1"/></net>

<net id="146"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="116" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="116" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="116" pin="4"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="116" pin="4"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="178" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="116" pin="4"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="116" pin="4"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="204" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="127" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="127" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="127" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="127" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="264"><net_src comp="151" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="52" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="151" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="151" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="276" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="58" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="298"><net_src comp="60" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="276" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="6" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="285" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="293" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="312" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="319"><net_src comp="316" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="320" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="134" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="66" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="332" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="351"><net_src comp="68" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="340" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="353"><net_src comp="70" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="354"><net_src comp="72" pin="0"/><net_sink comp="345" pin=3"/></net>

<net id="361"><net_src comp="164" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="366"><net_src comp="200" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="371"><net_src comp="224" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="379"><net_src comp="236" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="384"><net_src comp="242" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="389"><net_src comp="74" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="397"><net_src comp="266" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="402"><net_src comp="276" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="407"><net_src comp="307" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="412"><net_src comp="86" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="417"><net_src comp="93" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="422"><net_src comp="100" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="427"><net_src comp="106" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="432"><net_src comp="326" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="437"><net_src comp="345" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="138" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0_V | {4 }
 - Input state : 
	Port: GEMM_3D_float.1 : input_1_0_V | {5 6 }
	Port: GEMM_3D_float.1 : input_2_V | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln236 : 1
		i : 1
		br_ln236 : 2
		tmp_73 : 1
		zext_ln1116 : 2
		tmp_74 : 1
		zext_ln1116_3 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		tmp_75 : 1
		tmp_76 : 1
		zext_ln203 : 2
		sub_ln203 : 3
	State 3
		icmp_ln238 : 1
		add_ln238 : 1
		br_ln238 : 2
		zext_ln203_12 : 1
		zext_ln203_13 : 1
		add_ln203 : 2
		sext_ln203 : 3
		output_0_V_addr : 4
	State 4
		store_ln241 : 1
		icmp_ln240 : 1
		add_ln240 : 1
		br_ln240 : 2
		zext_ln1116_4 : 1
		add_ln1116 : 2
		trunc_ln1117 : 3
		p_shl4_cast : 4
		p_shl5_cast : 3
		sub_ln1117 : 5
		add_ln1117 : 6
	State 5
		input_1_0_V_addr : 1
		input_2_V_addr : 1
		input_1_0_V_load : 2
		input_2_V_load : 2
	State 6
	State 7
		mul_ln1192 : 1
	State 8
		add_ln1192 : 1
		trunc_ln : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       i_fu_164       |    0    |    0    |    15   |
|          |   add_ln238_fu_236   |    0    |    0    |    15   |
|          |   add_ln203_fu_250   |    0    |    0    |    12   |
|    add   |   add_ln240_fu_266   |    0    |    0    |    12   |
|          |   add_ln1116_fu_276  |    0    |    0    |    15   |
|          |   add_ln1117_fu_307  |    0    |    0    |    15   |
|          |   add_ln1192_fu_340  |    0    |    0    |    63   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1116_fu_194  |    0    |    0    |    15   |
|    sub   |   sub_ln203_fu_224   |    0    |    0    |    12   |
|          |   sub_ln1117_fu_301  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1192_fu_326  |    5    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln236_fu_158  |    0    |    0    |    11   |
|   icmp   |   icmp_ln238_fu_230  |    0    |    0    |    11   |
|          |   icmp_ln240_fu_260  |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_73_fu_170    |    0    |    0    |    0    |
|          |     tmp_74_fu_182    |    0    |    0    |    0    |
|          |     tmp_75_fu_204    |    0    |    0    |    0    |
|bitconcatenate|     tmp_76_fu_212    |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_285  |    0    |    0    |    0    |
|          |  p_shl5_cast_fu_293  |    0    |    0    |    0    |
|          |     shl_ln_fu_332    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln1116_fu_178  |    0    |    0    |    0    |
|          | zext_ln1116_3_fu_190 |    0    |    0    |    0    |
|          |   zext_ln203_fu_220  |    0    |    0    |    0    |
|   zext   | zext_ln203_12_fu_242 |    0    |    0    |    0    |
|          | zext_ln203_13_fu_246 |    0    |    0    |    0    |
|          | zext_ln1116_4_fu_272 |    0    |    0    |    0    |
|          |  zext_ln1117_fu_316  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1116_fu_200  |    0    |    0    |    0    |
|          |   sext_ln203_fu_255  |    0    |    0    |    0    |
|   sext   | sext_ln1116_1_fu_312 |    0    |    0    |    0    |
|          |  sext_ln1192_fu_320  |    0    |    0    |    0    |
|          | sext_ln1192_1_fu_323 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln1117_fu_281 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|    trunc_ln_fu_345   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    5    |    0    |   249   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln1116_reg_399   |   10   |
|   add_ln1117_reg_404   |   15   |
|    add_ln238_reg_376   |    7   |
|    add_ln240_reg_394   |    3   |
|       i_0_reg_112      |    5   |
|        i_reg_358       |    5   |
|input_1_0_V_addr_reg_409|    7   |
|input_1_0_V_load_reg_419|   40   |
| input_2_V_addr_reg_414 |   14   |
| input_2_V_load_reg_424 |   40   |
|      k_0_0_reg_123     |    7   |
|      l_0_0_reg_147     |    3   |
|   mul_ln1192_reg_429   |   56   |
| output_0_V_addr_reg_386|   11   |
| output_0_V_load_reg_134|   40   |
|   sext_ln1116_reg_363  |   10   |
|    sub_ln203_reg_368   |   12   |
|    trunc_ln_reg_434    |   40   |
|  zext_ln203_12_reg_381 |   15   |
+------------------------+--------+
|          Total         |   340  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_100    |  p0  |   2  |   7  |   14   ||    9    |
|    grp_access_fu_106    |  p0  |   2  |  14  |   28   ||    9    |
| output_0_V_load_reg_134 |  p0  |   2  |  40  |   80   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   122  ||  5.307  ||    27   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   249  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   340  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    5   |   340  |   276  |
+-----------+--------+--------+--------+--------+
