/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Aug 26 10:56:50 2014
 *                 Full Compile MD5 Checksum  fe5bf937ded6451208bcd12a03dadcff
 *                     (minus title and desc)
 *                 MD5 Checksum               e67548d0bfc4c43233ca60dd5a6dc076
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_MEMDMA_MCPB_CH28_H__
#define BCHP_XPT_MEMDMA_MCPB_CH28_H__

/***************************************************************************
 *XPT_MEMDMA_MCPB_CH28 - MCPB Channel 28 Configuration
 ***************************************************************************/
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_CONTROL 0x00a64400 /* [RW] MCPB Channel x Descriptor control information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DATA_CONTROL 0x00a64404 /* [RW] MCPB Channel x Data control information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_CURR_DESC_ADDRESS 0x00a64408 /* [RW] MCPB Channel x Current Descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_NEXT_DESC_ADDRESS 0x00a6440c /* [RW] MCPB Channel x Next Descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BUFF_BASE_ADDRESS_UPPER 0x00a64410 /* [RW] MCPB Channel x Data Buffer Base address */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BUFF_BASE_ADDRESS_LOWER 0x00a64414 /* [RW] MCPB Channel x Data Buffer Base address */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BUFF_END_ADDRESS_UPPER 0x00a64418 /* [RW] MCPB Channel x Data Buffer End address */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BUFF_END_ADDRESS_LOWER 0x00a6441c /* [RW] MCPB Channel x Data Buffer End address */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BUFF_CURR_RD_ADDRESS_UPPER 0x00a64420 /* [RW] MCPB Channel x Current Data Buffer Read address */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BUFF_CURR_RD_ADDRESS_LOWER 0x00a64424 /* [RW] MCPB Channel x Current Data Buffer Read address */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BUFF_WRITE_ADDRESS_UPPER 0x00a64428 /* [RW] MCPB Channel x Data Buffer Write address */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BUFF_WRITE_ADDRESS_LOWER 0x00a6442c /* [RW] MCPB Channel x Data Buffer Write address */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_STATUS_0   0x00a64430 /* [RW] MCPB Channel x Status information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_STATUS_1   0x00a64434 /* [RW] MCPB Channel x CRC value */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_STATUS_2   0x00a64438 /* [RW] MCPB Channel x Manual mode status */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT0_STATUS_0 0x00a6443c /* [RW] MCPB channel x Descriptor Slot 0 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT0_STATUS_1 0x00a64440 /* [RW] MCPB channel x Descriptor Slot 0 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT0_CURR_DESC_ADDR 0x00a64444 /* [RW] MCPB Channel x  Descriptor Slot 0 Current Descriptor Address */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT0_CURR_DATA_ADDR_UPPER 0x00a64448 /* [RW] MCPB Channel x  Descriptor Slot 0 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT0_CURR_DATA_ADDR_LOWER 0x00a6444c /* [RW] MCPB Channel x  Descriptor Slot 0 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT0_NEXT_TIMESTAMP 0x00a64450 /* [RW] MCPB Channel x Descriptor Slot 0 Next Packet Timestamp */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT0_PKT2PKT_TIMESTAMP_DELTA 0x00a64454 /* [RW] MCPB Channel x Descriptor Slot 0 Packet to packet Timestamp delta */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT1_STATUS_0 0x00a64458 /* [RW] MCPB channel x Descriptor Slot 1 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT1_STATUS_1 0x00a6445c /* [RW] MCPB channel x Descriptor Slot 1 status information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT1_CURR_DESC_ADDR 0x00a64460 /* [RW] MCPB Channel x  Descriptor Slot 1 Current Descriptor Address */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT1_CURR_DATA_ADDR_UPPER 0x00a64464 /* [RW] MCPB Channel x  Descriptor Slot 1 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT1_CURR_DATA_ADDR_LOWER 0x00a64468 /* [RW] MCPB Channel x  Descriptor Slot 1 Current Data Address */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT1_NEXT_TIMESTAMP 0x00a6446c /* [RW] MCPB Channel x Descriptor Slot 1 Next Packet Timestamp */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_DESC_SLOT1_PKT2PKT_TIMESTAMP_DELTA 0x00a64470 /* [RW] MCPB Channel x Descriptor Slot 1 Packet to packet Timestamp delta */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_PKT_LEN     0x00a64474 /* [RW] MCPB Channel x Packet length control */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_PARSER_CTRL 0x00a64478 /* [RW] MCPB Channel x Parser control */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_PARSER_CTRL1 0x00a6447c /* [RW] MCPB Channel x Parser control 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_TS_CONFIG   0x00a64480 /* [RW] MCPB Channel x TS Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_PES_ES_CONFIG 0x00a64484 /* [RW] MCPB Channel x PES and ES Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_PES_SYNC_COUNTER 0x00a64488 /* [RW] MCPB Channel x PES Sync counter */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_ASF_CONFIG  0x00a6448c /* [RW] MCPB Channel x ASF Configuration */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_STATE_REG_0 0x00a64490 /* [RW] MCPB Channel x Stream Processor State Register 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_STATE_REG_1 0x00a64494 /* [RW] MCPB Channel x Stream Processor State Register 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_STATE_REG_2 0x00a64498 /* [RW] MCPB Channel x Stream Processor State Register 2 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_STATE_REG_3 0x00a6449c /* [RW] MCPB Channel x Stream Processor State Register 3 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_STATE_REG_4 0x00a644a0 /* [RW] MCPB Channel x Stream Processor State Register 4 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_STATE_REG_5 0x00a644a4 /* [RW] MCPB Channel x Stream Processor State Register 5 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_STATE_REG_6 0x00a644a8 /* [RW] MCPB Channel x Stream Processor State Register 6 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_STATE_REG_7 0x00a644ac /* [RW] MCPB Channel x Stream Processor State Register 7 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_STATE_REG_8 0x00a644b0 /* [RW] MCPB Channel x Stream Processor State Register 8 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_STATE_REG_9 0x00a644b4 /* [RW] MCPB Channel x Stream Processor State Register 9 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_STATE_REG_10 0x00a644b8 /* [RW] MCPB Channel x Stream Processor State Register 10 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_STATE_REG_11 0x00a644bc /* [RW] MCPB Channel x Stream Processor State Register 11 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_STATE_REG_12 0x00a644c0 /* [RW] MCPB Channel x Stream Processor State Register 12 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_SP_STATE_REG_13 0x00a644c4 /* [RW] MCPB Channel x Stream Processor State Register 13 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BBUFF_CTRL 0x00a644c8 /* [RW] MCPB Channel x Burst buffer control */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BBUFF_CRC  0x00a644cc /* [RW] MCPB Channel x Current CRC value */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BBUFF0_RW_STATUS 0x00a644d0 /* [RW] MCPB Channel x Burst buffer 0 data specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BBUFF0_RO_STATUS 0x00a644d4 /* [RW] MCPB Channel x Burst buffer 0 control specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BBUFF1_RW_STATUS 0x00a644d8 /* [RW] MCPB Channel x Burst buffer 1 data specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DMA_BBUFF1_RO_STATUS 0x00a644dc /* [RW] MCPB Channel x Burst buffer 1 control specific information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_BLOCKOUT_CTRL 0x00a644e0 /* [RW] MCPB Channel x Blockout control information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_NEXT_BO_MON 0x00a644e4 /* [RW] MCPB Channel x next Blockout monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_TIMING_CTRL 0x00a644e8 /* [RW] MCPB Channel x next Blockout monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_REF_DIFF_VALUE_TS_MBOX 0x00a644ec /* [RW] MCPB Channel x reference difference value and next Timestamp information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_TS_ERR_BOUND_EARLY 0x00a644f0 /* [RW] MCPB Channel x TS error bound early information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_TS_ERR_BOUND_LATE 0x00a644f4 /* [RW] MCPB Channel x TS error bound late information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_NEXT_GPC_MON 0x00a644f8 /* [RW] MCPB Channel x next Global Pacing Counter and Timestamp monitor information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_REF_DIFF_VALUE_SIGN 0x00a644fc /* [RW] MCPB Channel x reference difference value sign information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_PES_PACING_CTRL 0x00a64500 /* [RW] MCPB Channel x PES pacing control information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_SLOT_STATUS 0x00a64504 /* [RW] MCPB Channel x Slot 0 and Slot 1 information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_TIMING_INFO_SLOT0_REG1 0x00a64508 /* [RW] MCPB Channel x timing information for Slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_TIMING_INFO_SLOT0_REG2 0x00a6450c /* [RW] MCPB Channel x timing information for Slot 0 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_TIMING_INFO_SLOT1_REG1 0x00a64510 /* [RW] MCPB Channel x timing information for Slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_TIMING_INFO_SLOT1_REG2 0x00a64514 /* [RW] MCPB Channel x timing information for Slot 1 */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_TIMING_INFO_LAST_TIMESTAMP_DELTA 0x00a64518 /* [RW] MCPB Channel x last TS delta value */
#define BCHP_XPT_MEMDMA_MCPB_CH28_TMEU_TIMING_INFO_LAST_NEXT_TIMESTAMP 0x00a6451c /* [RW] MCPB Channel x last NEXT TS value */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_STATUS    0x00a64520 /* [RW] MCPB Channel x DCPM status information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DESC_ADDR 0x00a64524 /* [RW] MCPB Channel x DCPM descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DESC_DONE_INT_ADDR 0x00a64528 /* [RW] MCPB Channel x DCPM descriptor done interrupt address information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_PAUSE_AFTER_GROUP_PACKETS_CTRL 0x00a6452c /* [RW] MCPB Channel x Pause after group of packets control information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_PAUSE_AFTER_GROUP_PACKETS_PKT_COUNTER 0x00a64530 /* [RW] MCPB Channel x Pause after group of packets local packet counter */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_LOCAL_PACKET_COUNTER 0x00a64534 /* [RW] MCPB Channel x local packet counter */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DATA_ADDR_UPPER 0x00a64538 /* [RW] MCPB Channel x DCPM data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DATA_ADDR_LOWER 0x00a6453c /* [RW] MCPB Channel x DCPM data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_CURR_DESC_ADDR 0x00a64540 /* [RW] MCPB Channel x DCPM current descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_SLOT_STATUS 0x00a64544 /* [RW] MCPB Channel x DCPM slot status information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DESC_ADDR_SLOT_0 0x00a64548 /* [RW] MCPB Channel x DCPM completed slot 0 descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DATA_ADDR_SLOT_0_UPPER 0x00a6454c /* [RW] MCPB Channel x DCPM completed slot 0 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DATA_ADDR_SLOT_0_LOWER 0x00a64550 /* [RW] MCPB Channel x DCPM completed slot 0 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DESC_ADDR_SLOT_1 0x00a64554 /* [RW] MCPB Channel x DCPM completed slot 1 descriptor address information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DATA_ADDR_SLOT_1_UPPER 0x00a64558 /* [RW] MCPB Channel x DCPM completed slot 1 data address information */
#define BCHP_XPT_MEMDMA_MCPB_CH28_DCPM_DATA_ADDR_SLOT_1_LOWER 0x00a6455c /* [RW] MCPB Channel x DCPM completed slot 1 data address information */

#endif /* #ifndef BCHP_XPT_MEMDMA_MCPB_CH28_H__ */

/* End of File */
