
---------- Begin Simulation Statistics ----------
final_tick                                 4219738750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 295907                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691748                       # Number of bytes of host memory used
host_op_rate                                   345222                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    33.79                       # Real time elapsed on the host
host_tick_rate                              124864602                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      11666617                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004220                       # Number of seconds simulated
sim_ticks                                  4219738750                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.970534                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1665862                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1666353                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               670                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1667822                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              84                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               77                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1668999                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     351                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  40136730                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9997742                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               461                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1666877                       # Number of branches committed
system.cpu.commit.bw_lim_events                   136                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              58                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            4349                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000013                       # Number of instructions committed
system.cpu.commit.committedOps               11666630                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      6729674                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.733610                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.975060                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1857966     27.61%     27.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3197013     47.51%     75.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1113      0.02%     75.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        14673      0.22%     75.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       104810      1.56%     76.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1342304     19.95%     96.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       190089      2.82%     99.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        21570      0.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          136      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6729674                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  148                       # Number of function calls committed.
system.cpu.commit.int_insts                  10000016                       # Number of committed integer instructions.
system.cpu.commit.loads                       1666697                       # Number of loads committed
system.cpu.commit.membars                          24                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8332963     71.43%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              35      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            2      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            1      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            2      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            1      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1666697     14.29%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1666929     14.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11666630                       # Class of committed instruction
system.cpu.commit.refs                        3333626                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      11666617                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.675158                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.675158                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1790643                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   222                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1666007                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11674065                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    28837                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   4881597                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    489                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2616                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 28900                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1668999                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3335587                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       6721789                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   210                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          348                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       10011623                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  190                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1396                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.247201                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               7441                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1666220                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.482856                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6730466                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.735344                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.303406                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1725558     25.64%     25.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1666745     24.76%     50.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1560      0.02%     50.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3336603     49.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6730466                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           21117                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  497                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1667218                       # Number of branches executed
system.cpu.iew.exec_nop                            46                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.734705                       # Inst execution rate
system.cpu.iew.exec_refs                      3377444                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1667152                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     563                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1667804                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1667574                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11671780                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1710292                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               800                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11712008                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     9                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    489                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    11                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          7204                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               35                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1104                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          641                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             20                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          488                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              9                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8863456                       # num instructions consuming a value
system.cpu.iew.wb_count                      11668742                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.770705                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6831107                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.728297                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11668853                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15043442                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6668308                       # number of integer regfile writes
system.cpu.ipc                               1.481134                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.481134                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8334901     71.16%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   45      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    5      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  5      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               2      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              2      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              1      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1710563     14.60%     85.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1667285     14.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11712810                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1981572                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.169180                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1944057     98.11%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  36532      1.84%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   982      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13694382                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           32137958                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11668742                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11676845                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11671653                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11712810                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  81                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               302                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             23                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        11631                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6730466                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.740267                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.316492                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1838928     27.32%     27.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1345304     19.99%     47.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              342647      5.09%     52.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3132136     46.54%     98.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               71451      1.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6730466                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.734824                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                88                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3893                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1667804                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1667574                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3335079                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     97                       # number of misc regfile writes
system.cpu.numCycles                          6751583                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1739083                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              16663658                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                      8                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    44672                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                 47867                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              53357323                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11672555                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            16670658                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   4894653                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  20125                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    489                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                   601                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles                 49026                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     6956                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         15004511                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2543                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 62                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     43862                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             58                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              146                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     18400361                       # The number of ROB reads
system.cpu.rob.rob_writes                    23342779                       # The number of ROB writes
system.cpu.timesIdled                             257                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       96                       # number of vector regfile reads
system.cpu.vec_regfile_writes                      66                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued           774255                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              774256                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 58536                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        87865                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        192434                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       103735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           17                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       208306                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             17                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             102911                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        87775                       # Transaction distribution
system.membus.trans_dist::CleanEvict               77                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1670                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1670                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         102912                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       297015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 297015                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12310784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                12310784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            104582                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  104582    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              104582                       # Request fanout histogram
system.membus.respLayer1.occupancy          538584491                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           596578143                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               431                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       191424                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           86                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              77                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           138620                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           104140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          104139                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           340                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           91                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          697                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       312179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                312876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        22848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13308672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               13331520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          226472                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5617600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           331043                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000103                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010134                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 331009     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     34      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             331043                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          259860000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         195432498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            638748                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                96915                       # number of demand (read+write) hits
system.l2.demand_hits::total                    96919                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data               96915                       # number of overall hits
system.l2.overall_hits::total                   96919                       # number of overall hits
system.l2.demand_misses::.cpu.inst                336                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7316                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7652                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               336                       # number of overall misses
system.l2.overall_misses::.cpu.data              7316                       # number of overall misses
system.l2.overall_misses::total                  7652                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     24363750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1233518750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1257882500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     24363750                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1233518750                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1257882500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              340                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           104231                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               104571                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             340                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          104231                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              104571                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.988235                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.070190                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073175                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988235                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.070190                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073175                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72511.160714                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 168605.624658                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164386.108207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72511.160714                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 168605.624658                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164386.108207                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     96927                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               87775                       # number of writebacks
system.l2.writebacks::total                     87775                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data            5557                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5559                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data           5557                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5559                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1759                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2093                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1759                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       102507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           104600                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21644125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    194459250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    216103375                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21644125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    194459250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  18044757020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18260860395                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.982353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.016876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.020015                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.982353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.016876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.000277                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64802.769461                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 110551.023309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103250.537506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64802.769461                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 110551.023309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 176034.388091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 174578.015249                       # average overall mshr miss latency
system.l2.replacements                          87852                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       103649                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           103649                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       103649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       103649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           69                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               69                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           69                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           69                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       102507                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         102507                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  18044757020                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  18044757020                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 176034.388091                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 176034.388091                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             96915                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 96915                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7225                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1226262500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1226262500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        104140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            104140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.069378                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.069378                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 169724.913495                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 169724.913495                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data         5555                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5555                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         1670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    188030375                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    188030375                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.016036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016036                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 112593.038922                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 112593.038922                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              336                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     24363750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     24363750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            340                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72511.160714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72511.160714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21644125                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21644125                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.982353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64802.769461                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64802.769461                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data           91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              91                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7256250                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7256250                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           91                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            91                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79739.010989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79739.010989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           89                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           89                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6428875                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6428875                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.978022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.978022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 72234.550562                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72234.550562                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 14819.380303                       # Cycle average of tags in use
system.l2.tags.total_refs                      303125                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    200682                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.510474                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2542000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   14059.976531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   759.403773                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.858153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.046350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.904503                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1019                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         14892                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          660                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1860                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9606                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3199                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062195                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.908936                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1866994                       # Number of tag accesses
system.l2.tags.data_accesses                  1866994                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          21376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         112576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      6559296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6693248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        21376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5617600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5617600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       102489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              104582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        87775                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              87775                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5065716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          26678429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1554431776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1586175921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5065716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5065716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1331267250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1331267250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1331267250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5065716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         26678429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1554431776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2917443171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     87775.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    102489.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000123853750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5483                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5483                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              235870                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              83330                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      104582                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      87775                       # Number of write requests accepted
system.mem_ctrls.readBursts                    104582                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    87775                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5504                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  12964321646                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  522910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14925234146                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    123963.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               142713.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    96517                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   51257                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                104582                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                87775                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    6795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    6557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.277441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.550380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.144281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15088     33.87%     33.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14138     31.74%     65.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5813     13.05%     78.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1959      4.40%     83.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1060      2.38%     85.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          518      1.16%     86.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          886      1.99%     88.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1069      2.40%     90.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4019      9.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44550                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5483                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.072041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.851104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    216.390915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          5482     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5483                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5483                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.003465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.003225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.092528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5474     99.84%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5483                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6693248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5615808                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6693248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5617600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1586.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1330.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1586.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1331.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4219728250                       # Total gap between requests
system.mem_ctrls.avgGap                      21936.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        21376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       112576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      6559296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5615808                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5065716.449863157235                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 26678428.848231419921                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1554431776.137799978256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1330842578.820785999298                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          334                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1759                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       102489                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        87775                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8651125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    124484881                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  14792098140                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  97913646112                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25901.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     70770.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher    144328.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1115507.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            158607960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             84290745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           372486660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          228192300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     332520240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1352891580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        481102560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3010092045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        713.336115                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1179794118                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    140660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2899284632                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            159514740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             84776505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           374228820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          229847040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     332520240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1348028910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        485197440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3014113695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        714.289171                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1187622171                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    140660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2891456579                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      4219738750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3335154                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3335154                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3335154                       # number of overall hits
system.cpu.icache.overall_hits::total         3335154                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          431                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            431                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          431                       # number of overall misses
system.cpu.icache.overall_misses::total           431                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     28885617                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28885617                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     28885617                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28885617                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3335585                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3335585                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3335585                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3335585                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000129                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000129                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67019.993039                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67019.993039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67019.993039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67019.993039                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         7649                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                93                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    82.247312                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           17                       # number of writebacks
system.cpu.icache.writebacks::total                17                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst           91                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           91                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          340                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          340                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          340                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          340                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24827494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24827494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24827494                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24827494                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73022.041176                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73022.041176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73022.041176                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73022.041176                       # average overall mshr miss latency
system.cpu.icache.replacements                     17                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3335154                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3335154                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          431                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           431                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     28885617                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28885617                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3335585                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3335585                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67019.993039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67019.993039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           91                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24827494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24827494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73022.041176                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73022.041176                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           322.085642                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3335494                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               340                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9810.276471                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             85625                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   322.085642                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.629074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.629074                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          323                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13342680                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13342680                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2702115                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2702115                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2702127                       # number of overall hits
system.cpu.dcache.overall_hits::total         2702127                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       631926                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         631926                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       631938                       # number of overall misses
system.cpu.dcache.overall_misses::total        631938                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  14052626875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14052626875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  14052626875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14052626875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3334041                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3334041                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3334065                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3334065                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.189538                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.189538                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.189540                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.189540                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22237.772896                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22237.772896                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 22237.350618                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22237.350618                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1829022                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            7210                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   253.678502                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       103718                       # number of writebacks
system.cpu.dcache.writebacks::total            103718                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       527706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       527706                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       527706                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       527706                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       104220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104220                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       104228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104228                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2215791250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2215791250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2216423750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2216423750                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031259                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031259                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031262                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031262                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21260.710516                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21260.710516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21265.147081                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21265.147081                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103718                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1667030                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1667030                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          145                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           145                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10593750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10593750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1667175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1667175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000087                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73060.344828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73060.344828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           65                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           65                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           80                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6551875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6551875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81898.437500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81898.437500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1035085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1035085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       631781                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       631781                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14042033125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14042033125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1666866                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1666866                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.379023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.379023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22226.108612                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22226.108612                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       527641                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       527641                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       104140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       104140                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2209239375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2209239375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062477                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21214.128817                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21214.128817                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       632500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       632500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79062.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79062.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           25                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       318750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       318750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.137931                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.137931                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79687.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       244375                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       244375                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.103448                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.103448                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 81458.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 81458.333333                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           23                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4219738750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           508.814248                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2806405                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104230                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.925118                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            173125                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   508.814248                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993778                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993778                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13440698                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13440698                       # Number of data accesses

---------- End Simulation Statistics   ----------
