;redcode
;assert 1
	SPL 0, <922
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	ADD 230, 565
	ADD 230, 565
	ADD 270, 60
	SUB @-30, 9
	SUB @121, 106
	SUB 1, <-1
	SUB @121, 106
	MOV -1, <-20
	SUB @0, @2
	ADD 106, 201
	SLT @-30, 9
	MOV -1, <-20
	SLT 121, 0
	SPL 0, <922
	CMP @0, @2
	SUB 403, @7
	JMP 0, #2
	SUB #0, -92
	SUB @21, 6
	ADD 136, 201
	SUB @21, 6
	MOV @-127, 100
	ADD 210, 30
	SLT 6, -2
	ADD @-30, 9
	ADD @7, <9
	DAT <270, #11
	MOV 1, <20
	MOV 1, <20
	DJN 1, @-20
	SUB #300, 90
	SUB #300, 90
	ADD 106, 201
	SUB 12, @10
	DAT #210, #65
	SUB @127, 106
	SUB -207, <-126
	SUB -207, <-126
	SPL 0, <922
	CMP -207, <-126
	SUB #72, @260
	SPL 0, <922
	MOV 1, <20
	SPL 0, <922
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
