// Seed: 2507739865
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1 != id_4;
  supply1 id_6;
  assign id_4 = 1;
  assign id_6 = id_5;
  wor id_7;
  assign id_4 = id_7;
  initial begin
    id_4 = id_6;
  end
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output supply1 id_2,
    input tri id_3
);
  wire id_5;
  wire id_6;
  wire id_7, id_8;
  wire id_9;
  wire id_10;
  supply1 id_11 = 1;
  module_0(
      id_11, id_7, id_7, id_9, id_7
  );
  supply1 id_12 = id_11;
endmodule
