#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x645a90973ba0 .scope module, "random_vector" "random_vector" 2 56;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_CLK";
    .port_info 1 /INPUT 1 "i_RSTn";
    .port_info 2 /INPUT 1 "i_READY";
    .port_info 3 /OUTPUT 1 "o_VALID";
    .port_info 4 /OUTPUT 9 "o_Y";
P_0x645a90973d30 .param/l "WIDTH" 0 2 58, +C4<00000000000000000000000000001001>;
L_0x645a90990950/d .functor BUFZ 9, v0x645a909af510_0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x645a90990950 .delay 9 (1,1,1) L_0x645a90990950/d;
L_0x645a909912c0/d .functor BUFZ 1, v0x645a90953c20_0, C4<0>, C4<0>, C4<0>;
L_0x645a909912c0 .delay 1 (1,1,1) L_0x645a909912c0/d;
v0x645a90990ab0_0 .var/i "SEED", 31 0;
o0x7013f68fd048 .functor BUFZ 1, C4<z>; HiZ drive
v0x645a90991460_0 .net "i_CLK", 0 0, o0x7013f68fd048;  0 drivers
o0x7013f68fd078 .functor BUFZ 1, C4<z>; HiZ drive
v0x645a90991960_0 .net "i_READY", 0 0, o0x7013f68fd078;  0 drivers
o0x7013f68fd0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x645a90991e90_0 .net "i_RSTn", 0 0, o0x7013f68fd0a8;  0 drivers
v0x645a9098f9a0_0 .net "o_VALID", 0 0, L_0x645a909912c0;  1 drivers
v0x645a9098fd40_0 .net "o_Y", 8 0, L_0x645a90990950;  1 drivers
v0x645a90953c20_0 .var "s_VALID", 0 0;
v0x645a909af510_0 .var "s_Y", 8 0;
v0x645a909af5f0_0 .var "s_was_valid", 0 0;
S_0x645a909623b0 .scope begin, "GENEROWANIE_SYGNALOW_WYJSCIOWYCH" "GENEROWANIE_SYGNALOW_WYJSCIOWYCH" 2 87, 2 87 0, S_0x645a90973ba0;
 .timescale 0 0;
E_0x645a9096d430 .event posedge, v0x645a90991e90_0;
E_0x645a9096d8c0 .event posedge, v0x645a90991460_0;
S_0x645a90962590 .scope begin, "ZAPAMIETANIE_POPRZEDNIEGO_VALID" "ZAPAMIETANIE_POPRZEDNIEGO_VALID" 2 99, 2 99 0, S_0x645a90973ba0;
 .timescale 0 0;
E_0x645a90969d80 .event negedge, v0x645a90991460_0;
S_0x645a90973dd0 .scope module, "testbench" "testbench" 3 2;
 .timescale 0 0;
P_0x645a9095b110 .param/l "DATA_WIDTH" 1 3 4, +C4<00000000000000000000000000000100>;
P_0x645a9095b150 .param/l "FLAG_ERR" 1 3 15, +C4<00000000000000000000000000000000>;
P_0x645a9095b190 .param/l "FLAG_NEG" 1 3 16, +C4<00000000000000000000000000000001>;
P_0x645a9095b1d0 .param/l "FLAG_OVERFLOW" 1 3 18, +C4<00000000000000000000000000000011>;
P_0x645a9095b210 .param/l "FLAG_POS" 1 3 17, +C4<00000000000000000000000000000010>;
v0x645a909b4330_0 .var/i "i", 31 0;
v0x645a909b4410_0 .var "s_A", 3 0;
v0x645a909b44d0_0 .var "s_B", 3 0;
v0x645a909b45a0_0 .net "s_CLK", 0 0, L_0x645a90991800;  1 drivers
v0x645a909b4640_0 .net "s_RSTn", 0 0, L_0x645a90991d30;  1 drivers
v0x645a909b4780_0 .net "s_Y", 3 0, v0x645a909b3160_0;  1 drivers
v0x645a909b4840_0 .net "s_flag", 3 0, v0x645a909b2fe0_0;  1 drivers
v0x645a909b48e0_0 .var "s_sel", 1 0;
E_0x645a90944210 .event posedge, v0x645a909b2ad0_0;
E_0x645a90944290 .event posedge, v0x645a909b2c50_0;
S_0x645a909af7b0 .scope module, "UTOP" "TOP" 3 22, 4 1 0, S_0x645a90973dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_arg0";
    .port_info 1 /INPUT 4 "i_arg1";
    .port_info 2 /INPUT 2 "i_oper";
    .port_info 3 /INPUT 1 "i_clk";
    .port_info 4 /INPUT 1 "i_rstn";
    .port_info 5 /OUTPUT 4 "o_flag";
    .port_info 6 /OUTPUT 4 "o_result";
P_0x645a90992e10 .param/l "LEN" 0 4 3, +C4<00000000000000000000000000000100>;
P_0x645a90992e50 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000000100>;
v0x645a909b2670_0 .net "decoder_err", 0 0, v0x645a909b0470_0;  1 drivers
v0x645a909b2730_0 .net "decoder_overflow", 0 0, v0x645a909b0580_0;  1 drivers
v0x645a909b2800_0 .net "decoder_result", 3 0, v0x645a909b0640_0;  1 drivers
v0x645a909b2900_0 .net "i_arg0", 3 0, v0x645a909b4410_0;  1 drivers
v0x645a909b29a0_0 .net "i_arg1", 3 0, v0x645a909b44d0_0;  1 drivers
v0x645a909b2ad0_0 .net "i_clk", 0 0, L_0x645a90991800;  alias, 1 drivers
v0x645a909b2b70_0 .net "i_oper", 1 0, v0x645a909b48e0_0;  1 drivers
v0x645a909b2c50_0 .net "i_rstn", 0 0, L_0x645a90991d30;  alias, 1 drivers
v0x645a909b2d10_0 .net "nand_err", 0 0, v0x645a909b0eb0_0;  1 drivers
v0x645a909b2e40_0 .net "nand_overflow", 0 0, v0x645a909b0f80_0;  1 drivers
v0x645a909b2f10_0 .net "nand_result", 3 0, v0x645a909b1020_0;  1 drivers
v0x645a909b2fe0_0 .var "o_flag", 3 0;
v0x645a909b3080_0 .var "o_flag_next", 2 0;
v0x645a909b3160_0 .var "o_result", 3 0;
v0x645a909b3240_0 .var/s "o_result_next", 3 0;
v0x645a909b3320_0 .net "oh_err", 0 0, v0x645a909b1b60_0;  1 drivers
v0x645a909b33f0_0 .net "oh_overflow", 0 0, v0x645a909b1c20_0;  1 drivers
v0x645a909b34c0_0 .net "oh_result", 3 0, v0x645a909b1ce0_0;  1 drivers
v0x645a909b3590_0 .net "sub_err", 0 0, v0x645a909b2340_0;  1 drivers
v0x645a909b3660_0 .net "sub_overflow", 0 0, v0x645a909b23e0_0;  1 drivers
v0x645a909b3730_0 .net "sub_result", 3 0, v0x645a909b24a0_0;  1 drivers
v0x645a909b3800_0 .var "temp_err", 0 0;
v0x645a909b38a0_0 .var "temp_neg", 0 0;
v0x645a909b3940_0 .var "temp_overflow", 0 0;
v0x645a909b39e0_0 .var "temp_pos", 0 0;
E_0x645a909afb40/0 .event negedge, v0x645a909b2c50_0;
E_0x645a909afb40/1 .event posedge, v0x645a909b2ad0_0;
E_0x645a909afb40 .event/or E_0x645a909afb40/0, E_0x645a909afb40/1;
E_0x645a909afbc0/0 .event anyedge, v0x645a909b2b70_0, v0x645a909b24a0_0, v0x645a909b23e0_0, v0x645a909b2340_0;
E_0x645a909afbc0/1 .event anyedge, v0x645a909b1020_0, v0x645a909b0f80_0, v0x645a909b0eb0_0, v0x645a909b1ce0_0;
E_0x645a909afbc0/2 .event anyedge, v0x645a909b1c20_0, v0x645a909b1b60_0, v0x645a909b0640_0, v0x645a909b0580_0;
E_0x645a909afbc0/3 .event anyedge, v0x645a909b0470_0, v0x645a909b3240_0, v0x645a909b3800_0, v0x645a909b38a0_0;
E_0x645a909afbc0/4 .event anyedge, v0x645a909b39e0_0, v0x645a909b3940_0;
E_0x645a909afbc0 .event/or E_0x645a909afbc0/0, E_0x645a909afbc0/1, E_0x645a909afbc0/2, E_0x645a909afbc0/3, E_0x645a909afbc0/4;
S_0x645a909afca0 .scope module, "u_decoder" "onehot2u2_decoder" 4 50, 5 75 0, S_0x645a909af7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_a_oh";
    .port_info 1 /INPUT 4 "i_b_oh";
    .port_info 2 /OUTPUT 4 "o_y_u2";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x645a909af9b0 .param/l "LEN" 0 5 76, +C4<00000000000000000000000000000100>;
P_0x645a909af9f0 .param/l "WIDTH" 0 5 78, +C4<00000000000000000000000000000100>;
v0x645a909b00c0_0 .var/i "i", 31 0;
v0x645a909b01c0_0 .net "i_a_oh", 3 0, v0x645a909b4410_0;  alias, 1 drivers
v0x645a909b02a0_0 .net "i_b_oh", 3 0, v0x645a909b44d0_0;  alias, 1 drivers
v0x645a909b0390_0 .var "i_onehot", 7 0;
v0x645a909b0470_0 .var "o_err", 0 0;
v0x645a909b0580_0 .var "o_overflow", 0 0;
v0x645a909b0640_0 .var "o_y_u2", 3 0;
v0x645a909b0720_0 .var/i "posit", 31 0;
v0x645a909b0800_0 .var "s_was1", 0 0;
E_0x645a909b0030/0 .event anyedge, v0x645a909b02a0_0, v0x645a909b01c0_0, v0x645a909b0390_0, v0x645a909b0800_0;
E_0x645a909b0030/1 .event anyedge, v0x645a909b0720_0;
E_0x645a909b0030 .event/or E_0x645a909b0030/0, E_0x645a909b0030/1;
S_0x645a909b0960 .scope module, "u_nand_gate" "nand_gate" 4 32, 5 21 0, S_0x645a909af7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_a";
    .port_info 1 /INPUT 4 "i_b";
    .port_info 2 /OUTPUT 4 "o_y";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x645a909b0b10 .param/l "WIDTH" 0 5 22, +C4<00000000000000000000000000000100>;
v0x645a909b0cd0_0 .net/s "i_a", 3 0, v0x645a909b4410_0;  alias, 1 drivers
v0x645a909b0de0_0 .net/s "i_b", 3 0, v0x645a909b44d0_0;  alias, 1 drivers
v0x645a909b0eb0_0 .var "o_err", 0 0;
v0x645a909b0f80_0 .var "o_overflow", 0 0;
v0x645a909b1020_0 .var/s "o_y", 3 0;
E_0x645a909b0c70 .event anyedge, v0x645a909b01c0_0, v0x645a909b02a0_0;
S_0x645a909b11f0 .scope module, "u_starting_ones" "starting_ones" 4 41, 5 39 0, S_0x645a909af7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_a";
    .port_info 1 /INPUT 4 "i_b";
    .port_info 2 /OUTPUT 4 "o_y";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x645a909b13d0 .param/l "WIDTH" 0 5 40, +C4<00000000000000000000000000000100>;
v0x645a909b1540_0 .var/i "break", 31 0;
v0x645a909b1640_0 .var "c", 7 0;
v0x645a909b1720_0 .var/i "count", 31 0;
v0x645a909b1810_0 .var/i "i", 31 0;
v0x645a909b18f0_0 .net/s "i_a", 3 0, v0x645a909b4410_0;  alias, 1 drivers
v0x645a909b1a50_0 .net/s "i_b", 3 0, v0x645a909b44d0_0;  alias, 1 drivers
v0x645a909b1b60_0 .var "o_err", 0 0;
v0x645a909b1c20_0 .var "o_overflow", 0 0;
v0x645a909b1ce0_0 .var "o_y", 3 0;
E_0x645a909b14d0/0 .event anyedge, v0x645a909b02a0_0, v0x645a909b01c0_0, v0x645a909b1540_0, v0x645a909b1640_0;
E_0x645a909b14d0/1 .event anyedge, v0x645a909b1720_0;
E_0x645a909b14d0 .event/or E_0x645a909b14d0/0, E_0x645a909b14d0/1;
S_0x645a909b1e60 .scope module, "u_subtractor" "subtractor" 4 23, 5 2 0, S_0x645a909af7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "i_a";
    .port_info 1 /INPUT 4 "i_b";
    .port_info 2 /OUTPUT 4 "o_y";
    .port_info 3 /OUTPUT 1 "o_overflow";
    .port_info 4 /OUTPUT 1 "o_err";
P_0x645a909b1ff0 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000000100>;
v0x645a909b21a0_0 .net/s "i_a", 3 0, v0x645a909b4410_0;  alias, 1 drivers
v0x645a909b2280_0 .net/s "i_b", 3 0, v0x645a909b44d0_0;  alias, 1 drivers
v0x645a909b2340_0 .var "o_err", 0 0;
v0x645a909b23e0_0 .var "o_overflow", 0 0;
v0x645a909b24a0_0 .var/s "o_y", 3 0;
E_0x645a909b2120 .event anyedge, v0x645a909b01c0_0, v0x645a909b02a0_0, v0x645a909b24a0_0;
S_0x645a909b3ba0 .scope module, "U_RST_CLK" "global_signals" 3 78, 2 6 0, S_0x645a90973dd0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "o_CLK";
    .port_info 1 /OUTPUT 1 "o_RSTn";
P_0x645a90953970 .param/l "CLK_PERIOD" 1 2 23, +C4<00000000000000000000000000001010>;
P_0x645a909539b0 .param/l "CLOCK_PERIOD" 0 2 9, +C4<00000000000000000000000000001010>;
P_0x645a909539f0 .param/str "SIGNAL_VCD_FILE" 0 2 10, "SIGNALS.vcd";
P_0x645a90953a30 .param/l "SIM_CLOCK_CYCLES" 0 2 8, +C4<00000000000000000000000001100100>;
L_0x645a90991800 .functor BUFZ 1, v0x645a909b3fc0_0, C4<0>, C4<0>, C4<0>;
L_0x645a90991d30 .functor BUFZ 1, v0x645a909b4290_0, C4<0>, C4<0>, C4<0>;
v0x645a909b3fc0_0 .var "clk", 0 0;
v0x645a909b40a0_0 .net "o_CLK", 0 0, L_0x645a90991800;  alias, 1 drivers
v0x645a909b4190_0 .net "o_RSTn", 0 0, L_0x645a90991d30;  alias, 1 drivers
v0x645a909b4290_0 .var "rst_n", 0 0;
E_0x645a909b3f40 .event posedge, v0x645a909b3fc0_0;
S_0x645a9095b3f0 .scope module, "vector_data_accept" "vector_data_accept" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_CLK";
    .port_info 1 /INPUT 1 "i_RSTn";
    .port_info 2 /INPUT 1 "i_VALID";
    .port_info 3 /INPUT 8 "i_D";
    .port_info 4 /OUTPUT 1 "o_READY";
P_0x645a90953750 .param/l "WIDTH" 0 2 114, +C4<00000000000000000000000000001000>;
L_0x645a9098f800/d .functor BUFZ 1, v0x645a909b5060_0, C4<0>, C4<0>, C4<0>;
L_0x645a9098f800 .delay 1 (1,1,1) L_0x645a9098f800/d;
v0x645a909b4a40_0 .var/i "SEED", 31 0;
o0x7013f68fdf18 .functor BUFZ 1, C4<z>; HiZ drive
v0x645a909b4b40_0 .net "i_CLK", 0 0, o0x7013f68fdf18;  0 drivers
o0x7013f68fdf48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x645a909b4c00_0 .net "i_D", 7 0, o0x7013f68fdf48;  0 drivers
o0x7013f68fdf78 .functor BUFZ 1, C4<z>; HiZ drive
v0x645a909b4cf0_0 .net "i_RSTn", 0 0, o0x7013f68fdf78;  0 drivers
o0x7013f68fdfa8 .functor BUFZ 1, C4<z>; HiZ drive
v0x645a909b4db0_0 .net "i_VALID", 0 0, o0x7013f68fdfa8;  0 drivers
v0x645a909b4ec0_0 .net "o_READY", 0 0, L_0x645a9098f800;  1 drivers
v0x645a909b4f80_0 .var "s_DATA", 7 0;
v0x645a909b5060_0 .var "s_READY", 0 0;
E_0x645a909b4980 .event posedge, v0x645a909b4cf0_0;
E_0x645a909b49e0 .event posedge, v0x645a909b4b40_0;
    .scope S_0x645a90973ba0;
T_0 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x645a90990ab0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x645a90973ba0;
T_1 ;
    %delay 1, 0;
    %wait E_0x645a9096d430;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x645a909af510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x645a90953c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x645a909af5f0_0, 0;
T_1.0 ;
    %fork t_1, S_0x645a90973ba0;
    %fork t_2, S_0x645a90973ba0;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %fork t_4, S_0x645a909623b0;
    %jmp t_3;
    .scope S_0x645a909623b0;
t_4 ;
    %wait E_0x645a9096d8c0;
    %vpi_func 2 90 "$random" 32, v0x645a90990ab0_0 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x645a90953c20_0, 0;
    %load/vec4 v0x645a90991960_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.3, 4;
    %load/vec4 v0x645a909af5f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.3;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.1, 8;
    %load/vec4 v0x645a909af510_0;
    %vpi_func 2 92 "$random" 32, v0x645a90990ab0_0 {0 0 0};
    %concat/vec4; draw_concat_vec4
    %pad/u 9;
    %assign/vec4 v0x645a909af510_0, 0;
T_1.1 ;
    %load/vec4 v0x645a90991e90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %wait E_0x645a9096d430;
T_1.4 ;
    %end;
    .scope S_0x645a90973ba0;
t_3 %join;
    %end;
t_2 ;
    %fork t_6, S_0x645a90962590;
    %jmp t_5;
    .scope S_0x645a90962590;
t_6 ;
    %wait E_0x645a90969d80;
    %load/vec4 v0x645a90953c20_0;
    %assign/vec4 v0x645a909af5f0_0, 0;
    %end;
    .scope S_0x645a90973ba0;
t_5 %join;
    %end;
    .scope S_0x645a90973ba0;
t_0 ;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x645a909b1e60;
T_2 ;
    %wait E_0x645a909b2120;
    %load/vec4 v0x645a909b21a0_0;
    %load/vec4 v0x645a909b2280_0;
    %sub;
    %store/vec4 v0x645a909b24a0_0, 0, 4;
    %load/vec4 v0x645a909b21a0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x645a909b2280_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_2.0, 4;
    %load/vec4 v0x645a909b21a0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x645a909b24a0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.0;
    %store/vec4 v0x645a909b23e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x645a909b2340_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x645a909b0960;
T_3 ;
    %wait E_0x645a909b0c70;
    %load/vec4 v0x645a909b0cd0_0;
    %load/vec4 v0x645a909b0de0_0;
    %and;
    %inv;
    %store/vec4 v0x645a909b1020_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x645a909b0f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x645a909b0eb0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x645a909b11f0;
T_4 ;
    %wait E_0x645a909b14d0;
    %load/vec4 v0x645a909b1a50_0;
    %load/vec4 v0x645a909b18f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x645a909b1640_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x645a909b1720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x645a909b1540_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x645a909b1810_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x645a909b1810_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x645a909b1540_0;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.4, 4;
    %load/vec4 v0x645a909b1640_0;
    %load/vec4 v0x645a909b1810_0;
    %part/s 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x645a909b1720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x645a909b1720_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x645a909b1540_0, 0, 32;
T_4.3 ;
    %load/vec4 v0x645a909b1810_0;
    %subi 1, 0, 32;
    %store/vec4 v0x645a909b1810_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %load/vec4 v0x645a909b1720_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_4.5, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.6, 8;
T_4.5 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.6, 8;
 ; End of false expr.
    %blend;
T_4.6;
    %store/vec4 v0x645a909b1c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x645a909b1b60_0, 0, 1;
    %load/vec4 v0x645a909b1720_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x645a909b1ce0_0, 0, 4;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x645a909afca0;
T_5 ;
    %wait E_0x645a909b0030;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x645a909b0640_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x645a909b0580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x645a909b0470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x645a909b0800_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x645a909b0720_0, 0, 32;
    %load/vec4 v0x645a909b02a0_0;
    %load/vec4 v0x645a909b01c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x645a909b0390_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x645a909b00c0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x645a909b00c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x645a909b0390_0;
    %load/vec4 v0x645a909b00c0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x645a909b0800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x645a909b0470_0, 0, 1;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x645a909b0800_0, 0, 1;
    %load/vec4 v0x645a909b00c0_0;
    %store/vec4 v0x645a909b0720_0, 0, 32;
T_5.5 ;
T_5.2 ;
    %load/vec4 v0x645a909b00c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x645a909b00c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %load/vec4 v0x645a909b0720_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %store/vec4 v0x645a909b0580_0, 0, 1;
    %load/vec4 v0x645a909b0720_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x645a909b0640_0, 0, 4;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x645a909af7b0;
T_6 ;
    %wait E_0x645a909afbc0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x645a909b3160_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x645a909b3240_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x645a909b3940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x645a909b3800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x645a909b38a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x645a909b39e0_0, 0, 1;
    %load/vec4 v0x645a909b2b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x645a909b3730_0;
    %store/vec4 v0x645a909b3240_0, 0, 4;
    %load/vec4 v0x645a909b3660_0;
    %store/vec4 v0x645a909b3940_0, 0, 1;
    %load/vec4 v0x645a909b3590_0;
    %store/vec4 v0x645a909b3800_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x645a909b2f10_0;
    %store/vec4 v0x645a909b3240_0, 0, 4;
    %load/vec4 v0x645a909b2e40_0;
    %store/vec4 v0x645a909b3940_0, 0, 1;
    %load/vec4 v0x645a909b2d10_0;
    %store/vec4 v0x645a909b3800_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x645a909b34c0_0;
    %store/vec4 v0x645a909b3240_0, 0, 4;
    %load/vec4 v0x645a909b33f0_0;
    %store/vec4 v0x645a909b3940_0, 0, 1;
    %load/vec4 v0x645a909b3320_0;
    %store/vec4 v0x645a909b3800_0, 0, 1;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x645a909b2800_0;
    %store/vec4 v0x645a909b3240_0, 0, 4;
    %load/vec4 v0x645a909b2730_0;
    %store/vec4 v0x645a909b3940_0, 0, 1;
    %load/vec4 v0x645a909b2670_0;
    %store/vec4 v0x645a909b3800_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %load/vec4 v0x645a909b3240_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v0x645a909b3240_0;
    %pad/s 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x645a909b39e0_0, 0, 1;
    %load/vec4 v0x645a909b3240_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x645a909b3240_0;
    %pad/s 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x645a909b38a0_0, 0, 1;
    %load/vec4 v0x645a909b3800_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x645a909b3080_0, 4, 1;
    %load/vec4 v0x645a909b38a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x645a909b3080_0, 4, 1;
    %load/vec4 v0x645a909b39e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x645a909b3080_0, 4, 1;
    %load/vec4 v0x645a909b3940_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x645a909b3080_0, 4, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x645a909af7b0;
T_7 ;
    %wait E_0x645a909afb40;
    %load/vec4 v0x645a909b2c50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x645a909b3160_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x645a909b2fe0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x645a909b3240_0;
    %assign/vec4 v0x645a909b3160_0, 0;
    %load/vec4 v0x645a909b3080_0;
    %pad/u 4;
    %assign/vec4 v0x645a909b2fe0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x645a909b3ba0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x645a909b3fc0_0;
    %inv;
    %store/vec4 v0x645a909b3fc0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x645a909b3ba0;
T_9 ;
    %vpi_call 2 28 "$dumpfile", P_0x645a909539f0 {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x645a90973dd0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x645a909b3ba0;
T_10 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x645a909b4290_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x645a909b3fc0_0, 0;
    %delay 30, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x645a909b4290_0, 0;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x645a909b4290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x645a909b3fc0_0, 0;
    %pushi/vec4 5, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x645a909b3f40;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x645a909b4290_0, 0;
    %wait E_0x645a909b3f40;
    %pushi/vec4 100, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x645a909b3f40;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x645a90973dd0;
T_11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x645a909b4410_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x645a909b44d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x645a909b48e0_0, 0, 2;
    %wait E_0x645a90944290;
    %wait E_0x645a90944210;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x645a909b4330_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x645a909b4330_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_11.1, 5;
    %wait E_0x645a90944210;
    %vpi_func 3 49 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x645a909b4410_0, 0, 4;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 4;
    %store/vec4 v0x645a909b44d0_0, 0, 4;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 2;
    %store/vec4 v0x645a909b48e0_0, 0, 2;
    %load/vec4 v0x645a909b4330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x645a909b4330_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %wait E_0x645a90944210;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x645a909b4410_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x645a909b44d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x645a909b48e0_0, 0, 2;
    %wait E_0x645a90944210;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x645a909b4410_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x645a909b44d0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x645a909b48e0_0, 0, 2;
    %wait E_0x645a90944210;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x645a909b4410_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x645a909b44d0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x645a909b48e0_0, 0, 2;
    %wait E_0x645a90944210;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x645a909b4410_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x645a909b44d0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x645a909b48e0_0, 0, 2;
    %end;
    .thread T_11;
    .scope S_0x645a9095b3f0;
T_12 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x645a909b4a40_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x645a9095b3f0;
T_13 ;
    %delay 1, 0;
    %wait E_0x645a909b4980;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x645a909b5060_0, 0;
T_13.0 ;
    %wait E_0x645a909b49e0;
    %load/vec4 v0x645a909b5060_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_13.3, 4;
    %load/vec4 v0x645a909b4db0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.3;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.1, 8;
    %load/vec4 v0x645a909b4c00_0;
    %assign/vec4 v0x645a909b4f80_0, 0;
T_13.1 ;
    %vpi_func 2 143 "$random" 32, v0x645a909b4a40_0 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x645a909b5060_0, 0;
    %load/vec4 v0x645a909b4cf0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x645a909b5060_0, 0;
    %wait E_0x645a909b4980;
T_13.4 ;
    %jmp T_13.0;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "TESTBENCH/simulation_modules.v";
    "TESTBENCH/testbench.v";
    "MODEL/top.v";
    "MODEL/library_modules.v";
