

================================================================
== Vitis HLS Report for 'cyt_rdma_tx'
================================================================
* Date:           Sat Dec 30 12:25:00 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dummy_cyt_rdma_stack
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.353 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2_fu_197  |cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 7 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.50>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'i_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_strb_V_loc = alloca i64 1"   --->   Operation 9 'alloca' 'tmp_strb_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %send_data_V_data_V, i64 %send_data_V_keep_V, i64 %send_data_V_strb_V, i1 0, i1 %send_data_V_last_V, i1 0, i8 %send_data_V_dest_V, void @empty_4"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 0, i1 %tx_V_last_V, i1 0, i8 %tx_V_dest_V, void @empty_1"   --->   Operation 11 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %tx_V_dest_V, i1 %tx_V_last_V, i64 %tx_V_strb_V, i64 %tx_V_keep_V, i512 %tx_V_data_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %send_data_V_dest_V, i1 %send_data_V_last_V, i64 %send_data_V_strb_V, i64 %send_data_V_keep_V, i512 %send_data_V_data_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rdma_sq, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_6" [dummy_cyt_rdma_stack.cpp:35]   --->   Operation 15 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%txFsmState_load = load i1 %txFsmState"   --->   Operation 16 'load' 'txFsmState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%command_len_V_load = load i32 %command_len_V"   --->   Operation 17 'load' 'command_len_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %txFsmState_load, void %sw.bb, void %sw.bb1" [dummy_cyt_rdma_stack.cpp:44]   --->   Operation 18 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i128P128A, i128 %rdma_sq, i32 1" [dummy_cyt_rdma_stack.cpp:46]   --->   Operation 19 'nbreadreq' 'tmp_1' <Predicate = (!txFsmState_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %tmp_1, void %if.end, void %if.then" [dummy_cyt_rdma_stack.cpp:46]   --->   Operation 20 'br' 'br_ln46' <Predicate = (!txFsmState_load)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%rdma_sq_read = read i128 @_ssdm_op_Read.axis.volatile.i128P128A, i128 %rdma_sq" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 21 'read' 'rdma_sq_read' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i128 %rdma_sq_read" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 22 'trunc' 'trunc_ln47' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln47_3 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %rdma_sq_read, i32 104, i32 119" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 23 'partselect' 'trunc_ln47_3' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln47_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rdma_sq_read, i32 120, i32 127" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 24 'partselect' 'trunc_ln47_4' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %rdma_sq_read, i32 64, i32 95" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 25 'partselect' 'tmp_3' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %rdma_sq_read, i32 96, i32 103" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 26 'partselect' 'tmp_4' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln47 = store i64 %trunc_ln47, i64 %command_vaddr_V" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 27 'store' 'store_ln47' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %tmp_3, i32 %command_len_V" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 28 'store' 'store_ln47' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %tmp_4, i8 %command_host_V" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 29 'store' 'store_ln47' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln47 = store i16 %trunc_ln47_3, i16 %command_qpn_V" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 30 'store' 'store_ln47' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln47 = store i8 %trunc_ln47_4, i8 %command_opcode_V" [dummy_cyt_rdma_stack.cpp:47]   --->   Operation 31 'store' 'store_ln47' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 1, i1 %txFsmState"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln50 = br void %if.end" [dummy_cyt_rdma_stack.cpp:50]   --->   Operation 33 'br' 'br_ln50' <Predicate = (!txFsmState_load & tmp_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln51 = br void %sw.epilog" [dummy_cyt_rdma_stack.cpp:51]   --->   Operation 34 'br' 'br_ln51' <Predicate = (!txFsmState_load)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A, i512 %send_data_V_data_V, i64 %send_data_V_keep_V, i64 %send_data_V_strb_V, i1 %send_data_V_last_V, i8 %send_data_V_dest_V, i32 1"   --->   Operation 35 'nbreadreq' 'tmp' <Predicate = (txFsmState_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %tmp, void %if.end23, void %land.lhs.true" [dummy_cyt_rdma_stack.cpp:53]   --->   Operation 36 'br' 'br_ln53' <Predicate = (txFsmState_load)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.00ns)   --->   "%tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 %tx_V_last_V, i8 %tx_V_dest_V, i32 1"   --->   Operation 37 'nbwritereq' 'tmp_2' <Predicate = (txFsmState_load & tmp)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 0.38>
ST_2 : Operation 38 [1/2] (0.00ns)   --->   "%tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 %tx_V_last_V, i8 %tx_V_dest_V, i32 1"   --->   Operation 38 'nbwritereq' 'tmp_2' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %tmp_2, void %if.end23, void %VITIS_LOOP_56_1" [dummy_cyt_rdma_stack.cpp:53]   --->   Operation 39 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_strb_V = alloca i32 1"   --->   Operation 40 'alloca' 'tmp_strb_V' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 41 'alloca' 'empty' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty_23 = alloca i32 1"   --->   Operation 42 'alloca' 'empty_23' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%command_qpn_V_load = load i16 %command_qpn_V"   --->   Operation 43 'load' 'command_qpn_V_load' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tx_word_dest_V = trunc i16 %command_qpn_V_load"   --->   Operation 44 'trunc' 'tx_word_dest_V' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%command_host_V_load = load i8 %command_host_V"   --->   Operation 45 'load' 'command_host_V_load' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%command_opcode_V_load = load i8 %command_opcode_V"   --->   Operation 46 'load' 'command_opcode_V_load' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%command_vaddr_V_load = load i64 %command_vaddr_V"   --->   Operation 47 'load' 'command_vaddr_V_load' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln56 = store i32 %command_len_V_load, i32 %empty_23" [dummy_cyt_rdma_stack.cpp:56]   --->   Operation 48 'store' 'store_ln56' <Predicate = (tmp_2)> <Delay = 0.38>
ST_2 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln56 = store i64 %command_vaddr_V_load, i64 %empty" [dummy_cyt_rdma_stack.cpp:56]   --->   Operation 49 'store' 'store_ln56' <Predicate = (tmp_2)> <Delay = 0.38>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln56 = br void %VITIS_LOOP_65_2" [dummy_cyt_rdma_stack.cpp:56]   --->   Operation 50 'br' 'br_ln56' <Predicate = (tmp_2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tx_word_strb_V = load i64 %tmp_strb_V"   --->   Operation 51 'load' 'tx_word_strb_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_load5 = load i64 %empty"   --->   Operation 52 'load' 'p_load5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_23" [dummy_cyt_rdma_stack.cpp:73]   --->   Operation 53 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i8.i16.i8.i32.i64, i8 %command_opcode_V_load, i16 %command_qpn_V_load, i8 %command_host_V_load, i32 %p_load, i64 %p_load5"   --->   Operation 54 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i128 %p_Result_s"   --->   Operation 55 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 %tx_V_last_V, i8 %tx_V_dest_V, i512 %zext_ln186, i64 18446744073709551615, i64 %tx_word_strb_V, i1 0, i8 %tx_word_dest_V"   --->   Operation 56 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (0.00ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 %tx_V_last_V, i8 %tx_V_dest_V, i512 %zext_ln186, i64 18446744073709551615, i64 %tx_word_strb_V, i1 0, i8 %tx_word_dest_V"   --->   Operation 57 'write' 'write_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_24 = wait i32 @_ssdm_op_Wait"   --->   Operation 58 'wait' 'empty_24' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.63>
ST_5 : Operation 59 [2/2] (0.63ns)   --->   "%call_ln0 = call void @cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2, i512 %send_data_V_data_V, i64 %send_data_V_keep_V, i64 %send_data_V_strb_V, i1 %send_data_V_last_V, i8 %send_data_V_dest_V, i8 %tx_word_dest_V, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 %tx_V_last_V, i8 %tx_V_dest_V, i64 %tmp_strb_V_loc, i32 %i_1_loc"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 2.11>
ST_6 : Operation 60 [1/2] (2.11ns)   --->   "%call_ln0 = call void @cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2, i512 %send_data_V_data_V, i64 %send_data_V_keep_V, i64 %send_data_V_strb_V, i1 %send_data_V_last_V, i8 %send_data_V_dest_V, i8 %tx_word_dest_V, i512 %tx_V_data_V, i64 %tx_V_keep_V, i64 %tx_V_strb_V, i1 %tx_V_last_V, i8 %tx_V_dest_V, i64 %tmp_strb_V_loc, i32 %i_1_loc"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 2.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.35>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [dummy_cyt_rdma_stack.cpp:41]   --->   Operation 61 'specloopname' 'specloopname_ln41' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_strb_V_loc_load = load i64 %tmp_strb_V_loc"   --->   Operation 62 'load' 'tmp_strb_V_loc_load' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%i_1_loc_load = load i32 %i_1_loc"   --->   Operation 63 'load' 'i_1_loc_load' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.85ns)   --->   "%icmp_ln1027 = icmp_ult  i32 %p_load, i32 %i_1_loc_load"   --->   Operation 64 'icmp' 'icmp_ln1027' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.88ns)   --->   "%sub_ln73 = sub i32 %p_load, i32 %i_1_loc_load" [dummy_cyt_rdma_stack.cpp:73]   --->   Operation 65 'sub' 'sub_ln73' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.22ns)   --->   "%select_ln73 = select i1 %icmp_ln1027, i32 0, i32 %sub_ln73" [dummy_cyt_rdma_stack.cpp:73]   --->   Operation 66 'select' 'select_ln73' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln840 = zext i32 %i_1_loc_load"   --->   Operation 67 'zext' 'zext_ln840' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.14ns)   --->   "%add_ln840 = add i64 %zext_ln840, i64 %p_load5"   --->   Operation 68 'add' 'add_ln840' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.85ns)   --->   "%icmp_ln1035 = icmp_eq  i32 %select_ln73, i32 0"   --->   Operation 69 'icmp' 'icmp_ln1035' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln1035, void %VITIS_LOOP_65_2.VITIS_LOOP_65_2_crit_edge, void %do.end" [dummy_cyt_rdma_stack.cpp:76]   --->   Operation 70 'br' 'br_ln76' <Predicate = (txFsmState_load & tmp & tmp_2)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.38ns)   --->   "%store_ln76 = store i32 %select_ln73, i32 %empty_23" [dummy_cyt_rdma_stack.cpp:76]   --->   Operation 71 'store' 'store_ln76' <Predicate = (txFsmState_load & tmp & tmp_2 & !icmp_ln1035)> <Delay = 0.38>
ST_7 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln76 = store i64 %add_ln840, i64 %empty" [dummy_cyt_rdma_stack.cpp:76]   --->   Operation 72 'store' 'store_ln76' <Predicate = (txFsmState_load & tmp & tmp_2 & !icmp_ln1035)> <Delay = 0.38>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln76 = store i64 %tmp_strb_V_loc_load, i64 %tmp_strb_V" [dummy_cyt_rdma_stack.cpp:76]   --->   Operation 73 'store' 'store_ln76' <Predicate = (txFsmState_load & tmp & tmp_2 & !icmp_ln1035)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln76 = br void %VITIS_LOOP_65_2" [dummy_cyt_rdma_stack.cpp:76]   --->   Operation 74 'br' 'br_ln76' <Predicate = (txFsmState_load & tmp & tmp_2 & !icmp_ln1035)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln186 = store i64 %add_ln840, i64 %command_vaddr_V"   --->   Operation 75 'store' 'store_ln186' <Predicate = (txFsmState_load & tmp & tmp_2 & icmp_ln1035)> <Delay = 0.38>
ST_7 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln186 = store i32 0, i32 %command_len_V"   --->   Operation 76 'store' 'store_ln186' <Predicate = (txFsmState_load & tmp & tmp_2 & icmp_ln1035)> <Delay = 0.38>
ST_7 : Operation 77 [1/1] (0.38ns)   --->   "%store_ln0 = store i1 0, i1 %txFsmState"   --->   Operation 77 'store' 'store_ln0' <Predicate = (txFsmState_load & tmp & tmp_2 & icmp_ln1035)> <Delay = 0.38>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln79 = br void %if.end23" [dummy_cyt_rdma_stack.cpp:79]   --->   Operation 78 'br' 'br_ln79' <Predicate = (txFsmState_load & tmp & tmp_2 & icmp_ln1035)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln80 = br void %sw.epilog" [dummy_cyt_rdma_stack.cpp:80]   --->   Operation 79 'br' 'br_ln80' <Predicate = (txFsmState_load & icmp_ln1035) | (txFsmState_load & !tmp_2) | (txFsmState_load & !tmp)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [dummy_cyt_rdma_stack.cpp:82]   --->   Operation 80 'ret' 'ret_ln82' <Predicate = (icmp_ln1035) | (!tmp_2) | (!tmp) | (!txFsmState_load)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rdma_sq]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ send_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ send_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ send_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ send_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ send_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tx_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tx_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tx_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tx_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tx_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ txFsmState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ command_len_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ command_vaddr_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ command_host_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ command_qpn_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ command_opcode_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1_loc                 (alloca             ) [ 00111111]
tmp_strb_V_loc          (alloca             ) [ 00111111]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 00000000]
specinterface_ln0       (specinterface      ) [ 00000000]
specinterface_ln0       (specinterface      ) [ 00000000]
specinterface_ln0       (specinterface      ) [ 00000000]
specpipeline_ln35       (specpipeline       ) [ 00000000]
txFsmState_load         (load               ) [ 01111111]
command_len_V_load      (load               ) [ 00100000]
br_ln44                 (br                 ) [ 00000000]
tmp_1                   (nbreadreq          ) [ 01000000]
br_ln46                 (br                 ) [ 00000000]
rdma_sq_read            (read               ) [ 00000000]
trunc_ln47              (trunc              ) [ 00000000]
trunc_ln47_3            (partselect         ) [ 00000000]
trunc_ln47_4            (partselect         ) [ 00000000]
tmp_3                   (partselect         ) [ 00000000]
tmp_4                   (partselect         ) [ 00000000]
store_ln47              (store              ) [ 00000000]
store_ln47              (store              ) [ 00000000]
store_ln47              (store              ) [ 00000000]
store_ln47              (store              ) [ 00000000]
store_ln47              (store              ) [ 00000000]
store_ln0               (store              ) [ 00000000]
br_ln50                 (br                 ) [ 00000000]
br_ln51                 (br                 ) [ 00000000]
tmp                     (nbreadreq          ) [ 01111111]
br_ln53                 (br                 ) [ 00000000]
tmp_2                   (nbwritereq         ) [ 00111111]
br_ln53                 (br                 ) [ 00000000]
tmp_strb_V              (alloca             ) [ 00011111]
empty                   (alloca             ) [ 00111111]
empty_23                (alloca             ) [ 00111111]
command_qpn_V_load      (load               ) [ 00011111]
tx_word_dest_V          (trunc              ) [ 00011111]
command_host_V_load     (load               ) [ 00011111]
command_opcode_V_load   (load               ) [ 00011111]
command_vaddr_V_load    (load               ) [ 00000000]
store_ln56              (store              ) [ 00000000]
store_ln56              (store              ) [ 00000000]
br_ln56                 (br                 ) [ 00000000]
tx_word_strb_V          (load               ) [ 00001000]
p_load5                 (load               ) [ 00001111]
p_load                  (load               ) [ 00001111]
p_Result_s              (bitconcatenate     ) [ 00000000]
zext_ln186              (zext               ) [ 00001000]
write_ln258             (write              ) [ 00000000]
empty_24                (wait               ) [ 00000000]
call_ln0                (call               ) [ 00000000]
specloopname_ln41       (specloopname       ) [ 00000000]
tmp_strb_V_loc_load     (load               ) [ 00000000]
i_1_loc_load            (load               ) [ 00000000]
icmp_ln1027             (icmp               ) [ 00000000]
sub_ln73                (sub                ) [ 00000000]
select_ln73             (select             ) [ 00000000]
zext_ln840              (zext               ) [ 00000000]
add_ln840               (add                ) [ 00000000]
icmp_ln1035             (icmp               ) [ 00011111]
br_ln76                 (br                 ) [ 00000000]
store_ln76              (store              ) [ 00000000]
store_ln76              (store              ) [ 00000000]
store_ln76              (store              ) [ 00000000]
br_ln76                 (br                 ) [ 00000000]
store_ln186             (store              ) [ 00000000]
store_ln186             (store              ) [ 00000000]
store_ln0               (store              ) [ 00000000]
br_ln79                 (br                 ) [ 00000000]
br_ln80                 (br                 ) [ 00000000]
ret_ln82                (ret                ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rdma_sq">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdma_sq"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="send_data_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="send_data_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="send_data_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="send_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="send_data_V_dest_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="send_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tx_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tx_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tx_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tx_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tx_V_dest_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="txFsmState">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txFsmState"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="command_len_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="command_len_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="command_vaddr_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="command_vaddr_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="command_host_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="command_host_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="command_qpn_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="command_qpn_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="command_opcode_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="command_opcode_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i8.i16.i8.i32.i64"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="i_1_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_strb_V_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_strb_V_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_strb_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="empty_23_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_23/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_1_nbreadreq_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="rdma_sq_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="128" slack="0"/>
<pin id="140" dir="0" index="1" bw="128" slack="0"/>
<pin id="141" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rdma_sq_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_nbreadreq_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="512" slack="0"/>
<pin id="147" dir="0" index="2" bw="64" slack="0"/>
<pin id="148" dir="0" index="3" bw="64" slack="0"/>
<pin id="149" dir="0" index="4" bw="1" slack="0"/>
<pin id="150" dir="0" index="5" bw="8" slack="0"/>
<pin id="151" dir="0" index="6" bw="1" slack="0"/>
<pin id="152" dir="1" index="7" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_nbwritereq_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="512" slack="0"/>
<pin id="163" dir="0" index="2" bw="64" slack="0"/>
<pin id="164" dir="0" index="3" bw="64" slack="0"/>
<pin id="165" dir="0" index="4" bw="1" slack="0"/>
<pin id="166" dir="0" index="5" bw="8" slack="0"/>
<pin id="167" dir="0" index="6" bw="1" slack="0"/>
<pin id="168" dir="1" index="7" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="512" slack="0"/>
<pin id="179" dir="0" index="2" bw="64" slack="0"/>
<pin id="180" dir="0" index="3" bw="64" slack="0"/>
<pin id="181" dir="0" index="4" bw="1" slack="0"/>
<pin id="182" dir="0" index="5" bw="8" slack="0"/>
<pin id="183" dir="0" index="6" bw="128" slack="0"/>
<pin id="184" dir="0" index="7" bw="1" slack="0"/>
<pin id="185" dir="0" index="8" bw="64" slack="0"/>
<pin id="186" dir="0" index="9" bw="1" slack="0"/>
<pin id="187" dir="0" index="10" bw="8" slack="1"/>
<pin id="188" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="0" slack="0"/>
<pin id="199" dir="0" index="1" bw="512" slack="0"/>
<pin id="200" dir="0" index="2" bw="64" slack="0"/>
<pin id="201" dir="0" index="3" bw="64" slack="0"/>
<pin id="202" dir="0" index="4" bw="1" slack="0"/>
<pin id="203" dir="0" index="5" bw="8" slack="0"/>
<pin id="204" dir="0" index="6" bw="8" slack="3"/>
<pin id="205" dir="0" index="7" bw="512" slack="0"/>
<pin id="206" dir="0" index="8" bw="64" slack="0"/>
<pin id="207" dir="0" index="9" bw="64" slack="0"/>
<pin id="208" dir="0" index="10" bw="1" slack="0"/>
<pin id="209" dir="0" index="11" bw="8" slack="0"/>
<pin id="210" dir="0" index="12" bw="64" slack="4"/>
<pin id="211" dir="0" index="13" bw="32" slack="4"/>
<pin id="212" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="txFsmState_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="txFsmState_load/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="command_len_V_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="command_len_V_load/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln47_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="128" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln47_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="128" slack="0"/>
<pin id="239" dir="0" index="2" bw="8" slack="0"/>
<pin id="240" dir="0" index="3" bw="8" slack="0"/>
<pin id="241" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln47_3/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln47_4_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="128" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="0" index="3" bw="8" slack="0"/>
<pin id="251" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln47_4/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="128" slack="0"/>
<pin id="259" dir="0" index="2" bw="8" slack="0"/>
<pin id="260" dir="0" index="3" bw="8" slack="0"/>
<pin id="261" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="128" slack="0"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="0" index="3" bw="8" slack="0"/>
<pin id="271" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln47_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln47_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln47_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln47_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln47_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln0_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="command_qpn_V_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="command_qpn_V_load/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tx_word_dest_V_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tx_word_dest_V/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="command_host_V_load_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="command_host_V_load/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="command_opcode_V_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="command_opcode_V_load/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="command_vaddr_V_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="command_vaddr_V_load/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln56_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln56_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="64" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tx_word_strb_V_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="1"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tx_word_strb_V/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_load5_load_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="1"/>
<pin id="347" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load5/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_Result_s_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="128" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="355" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="356" dir="0" index="4" bw="32" slack="0"/>
<pin id="357" dir="0" index="5" bw="64" slack="0"/>
<pin id="358" dir="1" index="6" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="zext_ln186_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="128" slack="0"/>
<pin id="364" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_strb_V_loc_load_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="6"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_strb_V_loc_load/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="i_1_loc_load_load_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="6"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_loc_load/7 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln1027_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sub_ln73_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln73/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln73_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="32" slack="0"/>
<pin id="387" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln73/7 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln840_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln840/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln840_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="398" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln840/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln1035_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1035/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln76_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="5"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln76_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="5"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln76_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="64" slack="5"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln186_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="64" slack="0"/>
<pin id="423" dir="0" index="1" bw="64" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln186_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln186/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln0_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="439" class="1005" name="i_1_loc_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="4"/>
<pin id="441" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="i_1_loc "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_strb_V_loc_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="4"/>
<pin id="447" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="tmp_strb_V_loc "/>
</bind>
</comp>

<comp id="451" class="1005" name="txFsmState_load_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="6"/>
<pin id="453" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="txFsmState_load "/>
</bind>
</comp>

<comp id="455" class="1005" name="command_len_V_load_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="1"/>
<pin id="457" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="command_len_V_load "/>
</bind>
</comp>

<comp id="463" class="1005" name="tmp_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="6"/>
<pin id="465" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="467" class="1005" name="tmp_2_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="5"/>
<pin id="469" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="471" class="1005" name="tmp_strb_V_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="477" class="1005" name="empty_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="64" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="484" class="1005" name="empty_23_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="494" class="1005" name="tx_word_dest_V_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="1"/>
<pin id="496" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tx_word_dest_V "/>
</bind>
</comp>

<comp id="515" class="1005" name="zext_ln186_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="512" slack="1"/>
<pin id="517" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln186 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="34" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="48" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="62" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="64" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="153"><net_src comp="90" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="6" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="144" pin=4"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="144" pin=5"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="144" pin=6"/></net>

<net id="169"><net_src comp="92" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="160" pin=4"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="189"><net_src comp="96" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="176" pin=5"/></net>

<net id="195"><net_src comp="98" pin="0"/><net_sink comp="176" pin=7"/></net>

<net id="196"><net_src comp="100" pin="0"/><net_sink comp="176" pin=9"/></net>

<net id="213"><net_src comp="104" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="197" pin=4"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="197" pin=5"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="197" pin=7"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="197" pin=8"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="197" pin=9"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="197" pin=10"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="197" pin=11"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="138" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="66" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="138" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="68" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="70" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="252"><net_src comp="72" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="138" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="74" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="76" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="262"><net_src comp="78" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="138" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="80" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="82" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="272"><net_src comp="72" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="138" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="84" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="86" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="280"><net_src comp="232" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="26" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="256" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="266" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="236" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="30" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="246" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="32" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="88" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="28" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="26" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="340"><net_src comp="328" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="176" pin=8"/></net>

<net id="359"><net_src comp="94" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="348" pin="1"/><net_sink comp="351" pin=4"/></net>

<net id="361"><net_src comp="345" pin="1"/><net_sink comp="351" pin=5"/></net>

<net id="365"><net_src comp="351" pin="6"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="176" pin=6"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="370" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="373" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="52" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="378" pin="2"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="370" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="383" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="52" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="383" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="395" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="367" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="395" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="26" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="52" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="24" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="100" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="22" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="110" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="197" pin=13"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="448"><net_src comp="114" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="197" pin=12"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="454"><net_src comp="224" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="228" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="466"><net_src comp="144" pin="7"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="160" pin="7"/><net_sink comp="467" pin=0"/></net>

<net id="474"><net_src comp="118" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="480"><net_src comp="122" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="483"><net_src comp="477" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="487"><net_src comp="126" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="489"><net_src comp="484" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="490"><net_src comp="484" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="497"><net_src comp="316" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="176" pin=10"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="197" pin=6"/></net>

<net id="518"><net_src comp="362" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="176" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tx_V_data_V | {1 2 4 5 6 }
	Port: tx_V_keep_V | {1 2 4 5 6 }
	Port: tx_V_strb_V | {1 2 4 5 6 }
	Port: tx_V_last_V | {1 2 4 5 6 }
	Port: tx_V_dest_V | {1 2 4 5 6 }
	Port: txFsmState | {1 7 }
	Port: command_len_V | {1 7 }
	Port: command_vaddr_V | {1 7 }
	Port: command_host_V | {1 }
	Port: command_qpn_V | {1 }
	Port: command_opcode_V | {1 }
 - Input state : 
	Port: cyt_rdma_tx : rdma_sq | {1 }
	Port: cyt_rdma_tx : send_data_V_data_V | {1 5 6 }
	Port: cyt_rdma_tx : send_data_V_keep_V | {1 5 6 }
	Port: cyt_rdma_tx : send_data_V_strb_V | {1 5 6 }
	Port: cyt_rdma_tx : send_data_V_last_V | {1 5 6 }
	Port: cyt_rdma_tx : send_data_V_dest_V | {1 5 6 }
	Port: cyt_rdma_tx : txFsmState | {1 }
	Port: cyt_rdma_tx : command_len_V | {1 }
	Port: cyt_rdma_tx : command_vaddr_V | {2 }
	Port: cyt_rdma_tx : command_host_V | {2 }
	Port: cyt_rdma_tx : command_qpn_V | {2 }
	Port: cyt_rdma_tx : command_opcode_V | {2 }
  - Chain level:
	State 1
		br_ln44 : 1
		store_ln47 : 1
		store_ln47 : 1
		store_ln47 : 1
		store_ln47 : 1
		store_ln47 : 1
	State 2
		tx_word_dest_V : 1
		store_ln56 : 1
		store_ln56 : 1
	State 3
		p_Result_s : 1
		zext_ln186 : 2
		write_ln258 : 3
	State 4
	State 5
	State 6
	State 7
		icmp_ln1027 : 1
		sub_ln73 : 1
		select_ln73 : 2
		zext_ln840 : 1
		add_ln840 : 2
		icmp_ln1035 : 3
		br_ln76 : 4
		store_ln76 : 3
		store_ln76 : 3
		store_ln76 : 1
		store_ln186 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|   call   | grp_cyt_rdma_tx_Pipeline_VITIS_LOOP_65_2_fu_197 |    32   |    77   |
|----------|-------------------------------------------------|---------|---------|
|    add   |                 add_ln840_fu_395                |    0    |    71   |
|----------|-------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln1027_fu_373               |    0    |    20   |
|          |                icmp_ln1035_fu_400               |    0    |    20   |
|----------|-------------------------------------------------|---------|---------|
|    sub   |                 sub_ln73_fu_378                 |    0    |    39   |
|----------|-------------------------------------------------|---------|---------|
|  select  |                select_ln73_fu_383               |    0    |    32   |
|----------|-------------------------------------------------|---------|---------|
| nbreadreq|              tmp_1_nbreadreq_fu_130             |    0    |    0    |
|          |               tmp_nbreadreq_fu_144              |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   read   |             rdma_sq_read_read_fu_138            |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|nbwritereq|              grp_nbwritereq_fu_160              |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   write  |                 grp_write_fu_176                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   trunc  |                trunc_ln47_fu_232                |    0    |    0    |
|          |              tx_word_dest_V_fu_316              |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |               trunc_ln47_3_fu_236               |    0    |    0    |
|partselect|               trunc_ln47_4_fu_246               |    0    |    0    |
|          |                   tmp_3_fu_256                  |    0    |    0    |
|          |                   tmp_4_fu_266                  |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|bitconcatenate|                p_Result_s_fu_351                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   zext   |                zext_ln186_fu_362                |    0    |    0    |
|          |                zext_ln840_fu_391                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |    32   |   259   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|command_len_V_load_reg_455|   32   |
|     empty_23_reg_484     |   32   |
|       empty_reg_477      |   64   |
|      i_1_loc_reg_439     |   32   |
|       tmp_2_reg_467      |    1   |
|        tmp_reg_463       |    1   |
|  tmp_strb_V_loc_reg_445  |   64   |
|    tmp_strb_V_reg_471    |   64   |
|  txFsmState_load_reg_451 |    1   |
|  tx_word_dest_V_reg_494  |    8   |
|    zext_ln186_reg_515    |   512  |
+--------------------------+--------+
|           Total          |   811  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_176 |  p6  |   2  |  128 |   256  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   256  ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   32   |   259  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   811  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   843  |   268  |
+-----------+--------+--------+--------+
