I 000044 55 10361         1412704002408 ARQ
(_unit VHDL (clock_gen 0 25 (arq 0 47 ))
	(_version vb4)
	(_time 1412704002409 2014.10.07 14:46:42)
	(_source (\./../../../clocking mono/clock_gen.vhd\(\C:/Aldec/Active-HDL Student Edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 03025405535401155105415a040504050605560500)
	(_entity
		(_time 1412684894988)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.DCM_CLKGEN
			(_object
				(_generic (_internal CLKFXDV_DIVIDE ~extSTD.STANDARD.INTEGER 1 1639 (_entity -1 ((i 2)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 1 1640 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MD_MAX ~extSTD.STANDARD.REAL 1 1641 (_entity -1 ((d 0)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 1 1642 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 1 1643 (_entity -1 ((d 4621819117588971520)))))
				(_generic (_internal SPREAD_SPECTRUM ~extunisim.VCOMPONENTS.~STRING~1552 1 1644 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 1 1645 (_entity -1 ((i 0)))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.STD_ULOGIC 1 1648 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.STD_ULOGIC 1 1649 (_entity (_out ((i 2))))))
				(_port (_internal CLKFXDV ~extieee.std_logic_1164.STD_ULOGIC 1 1650 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.STD_ULOGIC 1 1651 (_entity (_out ((i 2))))))
				(_port (_internal PROGDONE ~extieee.std_logic_1164.STD_ULOGIC 1 1652 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{2~downto~1}~15 1 1653 (_entity (_out (_string \"00"\)))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.STD_ULOGIC 1 1654 (_entity (_in ((i 6))))))
				(_port (_internal FREEZEDCM ~extieee.std_logic_1164.STD_ULOGIC 1 1655 (_entity (_in ((i 6))))))
				(_port (_internal PROGCLK ~extieee.std_logic_1164.STD_ULOGIC 1 1656 (_entity (_in ((i 6))))))
				(_port (_internal PROGDATA ~extieee.std_logic_1164.STD_ULOGIC 1 1657 (_entity (_in ((i 6))))))
				(_port (_internal PROGEN ~extieee.std_logic_1164.STD_ULOGIC 1 1658 (_entity (_in ((i 6))))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_ULOGIC 1 1659 (_entity (_in ((i 6))))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 573 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 574 (_entity (_in ))))
			)
		)
	)
	(_instantiation DCM_CLKGEN_inst 0 79 (_component .unisim.VCOMPONENTS.DCM_CLKGEN )
		(_generic
			((CLKFXDV_DIVIDE)((i 2)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MD_MAX)((d 4613937818241073152)))
			((CLKFX_MULTIPLY)((i 3)))
			((CLKIN_PERIOD)((d 4627167142146473984)))
			((SPREAD_SPECTRUM)(_string \"NONE"\))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFX)(CLKFX))
			((CLKFX180)(CLKFX180))
			((CLKFXDV)(CLKFXDV))
			((LOCKED)(_open))
			((PROGDONE)(_open))
			((STATUS)(_open))
			((CLKIN)(CLK37mux))
			((FREEZEDCM)((i 2)))
			((PROGCLK)((i 2)))
			((PROGDATA)((i 2)))
			((PROGEN)((i 2)))
			((RST)(dcmrst))
		)
		(_use (_entity unisim DCM_CLKGEN)
			(_generic
				((CLKFXDV_DIVIDE)((i 2)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 3)))
				((CLKFX_MD_MAX)((d 4613937818241073152)))
				((CLKIN_PERIOD)((d 4627167142146473984)))
				((SPREAD_SPECTRUM)(_string \"NONE"\))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((CLKFXDV)(CLKFXDV))
				((LOCKED)(LOCKED))
				((PROGDONE)(PROGDONE))
				((STATUS)(STATUS))
				((CLKIN)(CLKIN))
				((FREEZEDCM)(FREEZEDCM))
				((PROGCLK)(PROGCLK))
				((PROGDATA)(PROGDATA))
				((PROGEN)(PROGEN))
				((RST)(RST))
			)
		)
	)
	(_instantiation BUFG_inst 0 153 (_component .unisim.VCOMPONENTS.BUFG )
		(_port
			((O)(clk2x))
			((I)(clkfx))
		)
		(_use (_entity unisim BUFG)
		)
	)
	(_instantiation BUFG_1u 0 155 (_component .unisim.VCOMPONENTS.BUFG )
		(_port
			((O)(c1us))
			((I)(ck1us))
		)
		(_use (_entity unisim BUFG)
		)
	)
	(_instantiation BUFG_1z 0 157 (_component .unisim.VCOMPONENTS.BUFG )
		(_port
			((O)(clkz))
			((I)(clkxxx))
		)
		(_use (_entity unisim BUFG)
		)
	)
	(_instantiation BUFG_1x 0 159 (_component .unisim.VCOMPONENTS.BUFG )
		(_port
			((O)(clkx))
			((I)(clkxx))
		)
		(_use (_entity unisim BUFG)
		)
	)
	(_instantiation clock_gen_fsm_1 0 165 (_entity . clock_gen_fsm)
		(_port
			((clkaq)(clkaq))
			((reset)(dcmrst))
			((sincin_i)((i 2)))
			((clrsinc_o)(_open))
			((CCD_CLK1_o)(_open))
			((CCD_CLK2_o)(_open))
			((CCD_CLK3_o)(_open))
			((CCD_CLK4_o)(_open))
			((afeck2_o)(_open))
			((afeck0_o)(_open))
		)
	)
	(_object
		(_port (_internal dcmrst_i ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal CLK37mux_i ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clkaq_o ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal clk2x_o ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal clkx_o ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal clkz_o ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal c1us_o ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal adc1_sclk_o ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal adc2_sclk_o ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clka_o ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal clkab_o ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_signal (_internal CLKFX ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal CLKFX180 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal CLKFXDV ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dcmrst ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal CLK37mux ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal clkxx ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal clkxxx ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal ck1us ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal clkaq ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni )(_event))))
		(_signal (_internal clkx ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal clkz ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal c1us ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal afec ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 123 (_scalar (_to (i 0)(i 15)))))
		(_variable (_internal dv1a ~INTEGER~range~0~to~15~13 0 123 (_process 11 ((i 0)))))
		(_variable (_internal dv2 ~INTEGER~range~0~to~15~13 0 123 (_process 11 ((i 0)))))
		(_variable (_internal dv3 ~INTEGER~range~0~to~15~13 0 123 (_process 11 ((i 0)))))
		(_variable (_internal dv4 ~INTEGER~range~0~to~15~13 0 123 (_process 11 ((i 0)))))
		(_type (_internal ~INTEGER~range~0~to~63~13 0 124 (_scalar (_to (i 0)(i 63)))))
		(_variable (_internal dv1 ~INTEGER~range~0~to~63~13 0 124 (_process 11 ((i 0)))))
		(_process
			(line__106(_architecture 0 0 106 (_assignment (_simple)(_alias((dcmrst)(dcmrst_i)))(_simpleassign BUF)(_target(14))(_sensitivity(0)))))
			(line__107(_architecture 1 0 107 (_assignment (_simple)(_alias((CLK37mux)(CLK37mux_i)))(_simpleassign BUF)(_target(15))(_sensitivity(1)))))
			(line__108(_architecture 2 0 108 (_assignment (_simple)(_alias((clkaq_o)(clkaq)))(_simpleassign BUF)(_target(2))(_sensitivity(19)))))
			(line__109(_architecture 3 0 109 (_assignment (_simple)(_alias((clk2x_o)(clk2x)))(_simpleassign BUF)(_target(3))(_sensitivity(20)))))
			(line__110(_architecture 4 0 110 (_assignment (_simple)(_alias((clkx_o)(clkx)))(_simpleassign BUF)(_target(4))(_sensitivity(21)))))
			(line__111(_architecture 5 0 111 (_assignment (_simple)(_alias((clkz_o)(clkz)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__112(_architecture 6 0 112 (_assignment (_simple)(_alias((c1us_o)(c1us)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 7 0 114 (_assignment (_simple)(_target(8))(_sensitivity(23)))))
			(line__115(_architecture 8 0 115 (_assignment (_simple)(_target(7))(_sensitivity(23)))))
			(line__117(_architecture 9 0 117 (_assignment (_simple)(_alias((clka_o)(clkaq)))(_simpleassign "not")(_target(9))(_sensitivity(19)))))
			(line__118(_architecture 10 0 118 (_assignment (_simple)(_alias((clkab_o)(clkaq)))(_simpleassign "not")(_target(10))(_sensitivity(19)))))
			(line__122(_architecture 11 0 122 (_process (_simple)(_target(16)(17)(18)(19))(_sensitivity(14)(20))(_read(16)(17)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1552 (unisim VCOMPONENTS ~STRING~1552)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{2~downto~1}~15 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{2~downto~1}~15)))
	)
	(_model . ARQ 12 -1
	)
)
I 000044 55 8062          1412704002037 ARQ
(_unit VHDL (clock_gen_fsm 0 30 (arq 0 53 ))
	(_version vb4)
	(_time 1412704002038 2014.10.07 14:46:42)
	(_source (\./../../../clocking mono/clock_gen_ccd_ctrl_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8c8ddd828cdb8e9a8f8bde8fcad6da8a898ad989da8a8a)
	(_entity
		(_time 1412703983156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clkaq ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal sincin_i ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clrsinc_o ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal CCD_CLK1_o ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal CCD_CLK2_o ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal CCD_CLK3_o ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal CCD_CLK4_o ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal afeck2_o ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal afeck0_o ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal CCD_SI1_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI2_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI3_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI4_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal pix_o ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ledseq_o ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal led_counter_o ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_entity (_out ))))
		(_port (_internal sincout_o ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal afec ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal afeck2 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal afeck0 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK3 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal clrsinc ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sincin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal flag_si ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{pix_o'range}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal pix ~STD_LOGIC_VECTOR{pix_o'range}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal CCD_SI1 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal CCD_SI2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal CCD_SI3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal CCD_SI4 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal led_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ledseq ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal sincout ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_process
			(line__71(_architecture 0 0 71 (_assignment (_simple)(_alias((sincin)(sincin_i)))(_simpleassign BUF)(_target(26))(_sensitivity(2)))))
			(line__72(_architecture 1 0 72 (_assignment (_simple)(_alias((CCD_CLK1_o)(CCD_CLK1)))(_simpleassign BUF)(_target(4))(_sensitivity(21)))))
			(line__73(_architecture 2 0 73 (_assignment (_simple)(_alias((CCD_CLK2_o)(CCD_CLK2)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__74(_architecture 3 0 74 (_assignment (_simple)(_alias((CCD_CLK3_o)(CCD_CLK3)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__75(_architecture 4 0 75 (_assignment (_simple)(_alias((CCD_CLK4_o)(CCD_CLK4)))(_simpleassign BUF)(_target(7))(_sensitivity(24)))))
			(line__76(_architecture 5 0 76 (_assignment (_simple)(_alias((afeck2_o)(afeck2)))(_simpleassign BUF)(_target(8))(_sensitivity(19)))))
			(line__77(_architecture 6 0 77 (_assignment (_simple)(_alias((afeck0_o)(afeck0)))(_simpleassign BUF)(_target(9))(_sensitivity(20)))))
			(line__78(_architecture 7 0 78 (_assignment (_simple)(_alias((clrsinc_o)(clrsinc)))(_simpleassign BUF)(_target(3))(_sensitivity(25)))))
			(line__79(_architecture 8 0 79 (_assignment (_simple)(_alias((CCD_SI1_o)(CCD_SI1)))(_simpleassign BUF)(_target(10))(_sensitivity(29)))))
			(line__80(_architecture 9 0 80 (_assignment (_simple)(_alias((CCD_SI2_o)(CCD_SI2)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__81(_architecture 10 0 81 (_assignment (_simple)(_alias((CCD_SI3_o)(CCD_SI3)))(_simpleassign BUF)(_target(12))(_sensitivity(31)))))
			(line__82(_architecture 11 0 82 (_assignment (_simple)(_alias((CCD_SI4_o)(CCD_SI4)))(_simpleassign BUF)(_target(13))(_sensitivity(32)))))
			(line__83(_architecture 12 0 83 (_assignment (_simple)(_alias((pix_o)(pix)))(_target(14))(_sensitivity(28)))))
			(line__84(_architecture 13 0 84 (_assignment (_simple)(_alias((led_counter_o)(led_counter)))(_target(16))(_sensitivity(33)))))
			(line__85(_architecture 14 0 85 (_assignment (_simple)(_alias((ledseq_o)(ledseq)))(_target(15))(_sensitivity(34)))))
			(line__86(_architecture 15 0 86 (_assignment (_simple)(_alias((sincout_o)(sincout)))(_simpleassign BUF)(_target(17))(_sensitivity(35)))))
			(line__88(_architecture 16 0 88 (_process (_target(18)(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(30)(31)(32)(33)(34)(35))(_sensitivity(0)(1)(18)(26)(27)(28)(34))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 )
		(197122 )
		(514 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33686019 )
		(33686018 33686018 50463234 33686018 )
		(33686018 33686018 33751554 33686018 )
		(33686018 33686018 33686274 33686018 )
		(33686018 33686018 33686019 33686018 )
		(33686018 50463234 33686018 33686018 )
		(33686018 33751554 33686018 33686018 )
		(33686018 33686274 33686018 33686018 )
		(33686018 33686019 33686018 33686018 )
		(50463234 33686018 33686018 33686018 )
		(50529027 50529027 )
		(131587 )
		(131842 )
		(770 )
		(515 )
	)
	(_model . ARQ 18 -1
	)
)
I 000049 55 3554          1412704002648 behavior
(_unit VHDL (tb_clock_gen 0 35 (behavior 0 38 ))
	(_version vb4)
	(_time 1412704002649 2014.10.07 14:46:42)
	(_source (\./../../../clocking mono/tb_clock_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ededbdbebbb9effbe8ebaeb7eaebeeebbfe8bbebea)
	(_entity
		(_time 1412684896438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(clock_gen
			(_object
				(_port (_internal dcmrst_i ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal CLK37mux_i ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal clkaq_o ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal clk2x_o ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal clkx_o ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal clkz_o ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal c1us_o ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal adc1_sclk_o ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal adc2_sclk_o ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal clka_o ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal clkab_o ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 82 (_component clock_gen )
		(_port
			((dcmrst_i)(dcmrst_i))
			((CLK37mux_i)(CLK37mux_i))
			((clkaq_o)(clkaq_o))
			((clk2x_o)(clk2x_o))
			((clkx_o)(clkx_o))
			((clkz_o)(clkz_o))
			((c1us_o)(c1us_o))
			((adc1_sclk_o)(adc1_sclk_o))
			((adc2_sclk_o)(adc2_sclk_o))
			((clka_o)(clka_o))
			((clkab_o)(clkab_o))
		)
		(_use (_entity . clock_gen)
		)
	)
	(_object
		(_signal (_internal dcmrst_i ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK37mux_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal clkaq_o ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal clk2x_o ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal clkx_o ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal clkz_o ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal c1us_o ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal adc1_sclk_o ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal adc2_sclk_o ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal clka_o ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal clkab_o ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_constant (_internal CLK37mux_i_period ~extSTD.STANDARD.TIME 0 76 (_architecture ((ns 4628293042053316608)))))
		(_process
			(CLK37mux_i_process(_architecture 0 0 99 (_process (_wait_for)(_target(1)))))
			(stim_proc(_architecture 1 0 110 (_process (_wait_for)(_target(0))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behavior 2 -1
	)
)
I 000044 55 8472          1412779689977 ARQ
(_unit VHDL (clock_gen_fsm 0 30 (arq 0 53 ))
	(_version vb4)
	(_time 1412779689981 2014.10.08 11:48:09)
	(_source (\./../../../clocking mono/clock_gen_ccd_ctrl_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d0d2da828387d2c6d3d780d1968a86d6d5d685d586d6d6)
	(_entity
		(_time 1412703983156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clkaq ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal sincin_i ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clrsinc_o ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal CCD_CLK1_o ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal CCD_CLK2_o ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal CCD_CLK3_o ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal CCD_CLK4_o ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal afeck2_o ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal afeck0_o ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal CCD_SI1_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI2_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI3_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI4_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal pix_o ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ledseq_o ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal led_counter_o ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_entity (_out ))))
		(_port (_internal sincout_o ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal afec ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal afeck2 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal afeck0 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK3 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal clrsinc ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sincin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal flag_si ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{pix_o'range}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal pix ~STD_LOGIC_VECTOR{pix_o'range}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal CCD_SI1 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal CCD_SI2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal CCD_SI3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal CCD_SI4 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal led_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ledseq ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal sincout ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ADC1_IN 0 67 (_enum1 none load_ccd1_high load_ccd1_low load_ccd2_high load_ccd2_low (_to (i 0)(i 4)))))
		(_type (_internal ADC2_IN 0 68 (_enum1 none load_ccd3_high load_ccd3_low load_ccd4_high load_ccd4_low (_to (i 0)(i 4)))))
		(_signal (_internal s_ADC1_IN ADC1_IN 0 69 (_architecture (_uni ))))
		(_signal (_internal s_ADC2_IN ADC2_IN 0 70 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_alias((sincin)(sincin_i)))(_simpleassign BUF)(_target(26))(_sensitivity(2)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((CCD_CLK1_o)(CCD_CLK1)))(_simpleassign BUF)(_target(4))(_sensitivity(21)))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((CCD_CLK2_o)(CCD_CLK2)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((CCD_CLK3_o)(CCD_CLK3)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_alias((CCD_CLK4_o)(CCD_CLK4)))(_simpleassign BUF)(_target(7))(_sensitivity(24)))))
			(line__85(_architecture 5 0 85 (_assignment (_simple)(_alias((afeck2_o)(afeck2)))(_simpleassign BUF)(_target(8))(_sensitivity(19)))))
			(line__86(_architecture 6 0 86 (_assignment (_simple)(_alias((afeck0_o)(afeck0)))(_simpleassign BUF)(_target(9))(_sensitivity(20)))))
			(line__87(_architecture 7 0 87 (_assignment (_simple)(_alias((clrsinc_o)(clrsinc)))(_simpleassign BUF)(_target(3))(_sensitivity(25)))))
			(line__88(_architecture 8 0 88 (_assignment (_simple)(_alias((CCD_SI1_o)(CCD_SI1)))(_simpleassign BUF)(_target(10))(_sensitivity(29)))))
			(line__89(_architecture 9 0 89 (_assignment (_simple)(_alias((CCD_SI2_o)(CCD_SI2)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__90(_architecture 10 0 90 (_assignment (_simple)(_alias((CCD_SI3_o)(CCD_SI3)))(_simpleassign BUF)(_target(12))(_sensitivity(31)))))
			(line__91(_architecture 11 0 91 (_assignment (_simple)(_alias((CCD_SI4_o)(CCD_SI4)))(_simpleassign BUF)(_target(13))(_sensitivity(32)))))
			(line__92(_architecture 12 0 92 (_assignment (_simple)(_alias((pix_o)(pix)))(_target(14))(_sensitivity(28)))))
			(line__93(_architecture 13 0 93 (_assignment (_simple)(_alias((led_counter_o)(led_counter)))(_target(16))(_sensitivity(33)))))
			(line__94(_architecture 14 0 94 (_assignment (_simple)(_alias((ledseq_o)(ledseq)))(_target(15))(_sensitivity(34)))))
			(line__95(_architecture 15 0 95 (_assignment (_simple)(_alias((sincout_o)(sincout)))(_simpleassign BUF)(_target(17))(_sensitivity(35)))))
			(line__97(_architecture 16 0 97 (_process (_target(18)(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sensitivity(0)(1)(18)(26)(27)(28)(34)(36)(37))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 )
		(197122 )
		(514 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33686019 )
		(33686018 33686018 50463234 33686018 )
		(33686018 33686018 33751554 33686018 )
		(33686018 33686018 33686274 33686018 )
		(33686018 33686018 33686019 33686018 )
		(33686018 50463234 33686018 33686018 )
		(33686018 33751554 33686018 33686018 )
		(33686018 33686274 33686018 33686018 )
		(33686018 33686019 33686018 33686018 )
		(50463234 33686018 33686018 33686018 )
		(50529027 50529027 )
		(131587 )
		(131842 )
		(770 )
		(515 )
	)
	(_model . ARQ 18 -1
	)
)
I 000044 55 8472          1412784833771 ARQ
(_unit VHDL (clock_gen_fsm 0 30 (arq 0 53 ))
	(_version vb4)
	(_time 1412784833772 2014.10.08 13:13:53)
	(_source (\./../../../clocking mono/clock_gen_ccd_ctrl_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 603565603337627663673061263a366665663565366666)
	(_entity
		(_time 1412703983156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clkaq ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal sincin_i ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clrsinc_o ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal CCD_CLK1_o ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal CCD_CLK2_o ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal CCD_CLK3_o ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal CCD_CLK4_o ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal afeck2_o ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal afeck0_o ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal CCD_SI1_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI2_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI3_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI4_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal pix_o ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ledseq_o ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal led_counter_o ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_entity (_out ))))
		(_port (_internal sincout_o ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal afec ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal afeck2 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal afeck0 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK3 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal clrsinc ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sincin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal flag_si ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{pix_o'range}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal pix ~STD_LOGIC_VECTOR{pix_o'range}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal CCD_SI1 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal CCD_SI2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal CCD_SI3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal CCD_SI4 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal led_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ledseq ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal sincout ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ADC1_IN 0 67 (_enum1 none load_ccd1_high load_ccd1_low load_ccd2_high load_ccd2_low (_to (i 0)(i 4)))))
		(_type (_internal ADC2_IN 0 68 (_enum1 none load_ccd3_high load_ccd3_low load_ccd4_high load_ccd4_low (_to (i 0)(i 4)))))
		(_signal (_internal s_ADC1_IN ADC1_IN 0 69 (_architecture (_uni ))))
		(_signal (_internal s_ADC2_IN ADC2_IN 0 70 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_alias((sincin)(sincin_i)))(_simpleassign BUF)(_target(26))(_sensitivity(2)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((CCD_CLK1_o)(CCD_CLK1)))(_simpleassign BUF)(_target(4))(_sensitivity(21)))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((CCD_CLK2_o)(CCD_CLK2)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((CCD_CLK3_o)(CCD_CLK3)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_alias((CCD_CLK4_o)(CCD_CLK4)))(_simpleassign BUF)(_target(7))(_sensitivity(24)))))
			(line__85(_architecture 5 0 85 (_assignment (_simple)(_alias((afeck2_o)(afeck2)))(_simpleassign BUF)(_target(8))(_sensitivity(19)))))
			(line__86(_architecture 6 0 86 (_assignment (_simple)(_alias((afeck0_o)(afeck0)))(_simpleassign BUF)(_target(9))(_sensitivity(20)))))
			(line__87(_architecture 7 0 87 (_assignment (_simple)(_alias((clrsinc_o)(clrsinc)))(_simpleassign BUF)(_target(3))(_sensitivity(25)))))
			(line__88(_architecture 8 0 88 (_assignment (_simple)(_alias((CCD_SI1_o)(CCD_SI1)))(_simpleassign BUF)(_target(10))(_sensitivity(29)))))
			(line__89(_architecture 9 0 89 (_assignment (_simple)(_alias((CCD_SI2_o)(CCD_SI2)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__90(_architecture 10 0 90 (_assignment (_simple)(_alias((CCD_SI3_o)(CCD_SI3)))(_simpleassign BUF)(_target(12))(_sensitivity(31)))))
			(line__91(_architecture 11 0 91 (_assignment (_simple)(_alias((CCD_SI4_o)(CCD_SI4)))(_simpleassign BUF)(_target(13))(_sensitivity(32)))))
			(line__92(_architecture 12 0 92 (_assignment (_simple)(_alias((pix_o)(pix)))(_target(14))(_sensitivity(28)))))
			(line__93(_architecture 13 0 93 (_assignment (_simple)(_alias((led_counter_o)(led_counter)))(_target(16))(_sensitivity(33)))))
			(line__94(_architecture 14 0 94 (_assignment (_simple)(_alias((ledseq_o)(ledseq)))(_target(15))(_sensitivity(34)))))
			(line__95(_architecture 15 0 95 (_assignment (_simple)(_alias((sincout_o)(sincout)))(_simpleassign BUF)(_target(17))(_sensitivity(35)))))
			(line__97(_architecture 16 0 97 (_process (_target(18)(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sensitivity(0)(1)(18)(26)(27)(28)(34)(36)(37))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 )
		(197122 )
		(514 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33686019 )
		(33686018 33686018 50463234 33686018 )
		(33686018 33686018 33751554 33686018 )
		(33686018 33686018 33686274 33686018 )
		(33686018 33686018 33686019 33686018 )
		(33686018 50463234 33686018 33686018 )
		(33686018 33751554 33686018 33686018 )
		(33686018 33686274 33686018 33686018 )
		(33686018 33686019 33686018 33686018 )
		(50463234 33686018 33686018 33686018 )
		(50529027 50529027 )
		(131587 )
		(131842 )
		(770 )
		(515 )
	)
	(_model . ARQ 18 -1
	)
)
I 000044 55 8472          1412785641907 ARQ
(_unit VHDL (clock_gen_fsm 0 30 (arq 0 53 ))
	(_version vb4)
	(_time 1412785641908 2014.10.08 13:27:21)
	(_source (\./../../../clocking mono/clock_gen_ccd_ctrl_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 141345134343160217134416524e421211124111421212)
	(_entity
		(_time 1412703983156)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clkaq ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal sincin_i ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clrsinc_o ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal CCD_CLK1_o ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal CCD_CLK2_o ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal CCD_CLK3_o ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal CCD_CLK4_o ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal afeck2_o ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal afeck0_o ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal CCD_SI1_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI2_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI3_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI4_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal pix_o ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ledseq_o ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal led_counter_o ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_entity (_out ))))
		(_port (_internal sincout_o ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal afec ~STD_LOGIC_VECTOR{15~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal afeck2 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal afeck0 ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK1 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK3 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK4 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal clrsinc ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sincin ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal flag_si ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{pix_o'range}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 17 )))))
		(_signal (_internal pix ~STD_LOGIC_VECTOR{pix_o'range}~13 0 61 (_architecture (_uni ))))
		(_signal (_internal CCD_SI1 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal CCD_SI2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal CCD_SI3 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_signal (_internal CCD_SI4 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal led_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ledseq ~STD_LOGIC_VECTOR{2~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal sincout ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_type (_internal ADC1_IN 0 67 (_enum1 none load_ccd1_high load_ccd1_low load_ccd2_high load_ccd2_low (_to (i 0)(i 4)))))
		(_type (_internal ADC2_IN 0 68 (_enum1 none load_ccd3_high load_ccd3_low load_ccd4_high load_ccd4_low (_to (i 0)(i 4)))))
		(_signal (_internal s_ADC1_IN ADC1_IN 0 69 (_architecture (_uni ))))
		(_signal (_internal s_ADC2_IN ADC2_IN 0 70 (_architecture (_uni ))))
		(_process
			(line__80(_architecture 0 0 80 (_assignment (_simple)(_alias((sincin)(sincin_i)))(_simpleassign BUF)(_target(26))(_sensitivity(2)))))
			(line__81(_architecture 1 0 81 (_assignment (_simple)(_alias((CCD_CLK1_o)(CCD_CLK1)))(_simpleassign BUF)(_target(4))(_sensitivity(21)))))
			(line__82(_architecture 2 0 82 (_assignment (_simple)(_alias((CCD_CLK2_o)(CCD_CLK2)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__83(_architecture 3 0 83 (_assignment (_simple)(_alias((CCD_CLK3_o)(CCD_CLK3)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__84(_architecture 4 0 84 (_assignment (_simple)(_alias((CCD_CLK4_o)(CCD_CLK4)))(_simpleassign BUF)(_target(7))(_sensitivity(24)))))
			(line__85(_architecture 5 0 85 (_assignment (_simple)(_alias((afeck2_o)(afeck2)))(_simpleassign BUF)(_target(8))(_sensitivity(19)))))
			(line__86(_architecture 6 0 86 (_assignment (_simple)(_alias((afeck0_o)(afeck0)))(_simpleassign BUF)(_target(9))(_sensitivity(20)))))
			(line__87(_architecture 7 0 87 (_assignment (_simple)(_alias((clrsinc_o)(clrsinc)))(_simpleassign BUF)(_target(3))(_sensitivity(25)))))
			(line__88(_architecture 8 0 88 (_assignment (_simple)(_alias((CCD_SI1_o)(CCD_SI1)))(_simpleassign BUF)(_target(10))(_sensitivity(29)))))
			(line__89(_architecture 9 0 89 (_assignment (_simple)(_alias((CCD_SI2_o)(CCD_SI2)))(_simpleassign BUF)(_target(11))(_sensitivity(30)))))
			(line__90(_architecture 10 0 90 (_assignment (_simple)(_alias((CCD_SI3_o)(CCD_SI3)))(_simpleassign BUF)(_target(12))(_sensitivity(31)))))
			(line__91(_architecture 11 0 91 (_assignment (_simple)(_alias((CCD_SI4_o)(CCD_SI4)))(_simpleassign BUF)(_target(13))(_sensitivity(32)))))
			(line__92(_architecture 12 0 92 (_assignment (_simple)(_alias((pix_o)(pix)))(_target(14))(_sensitivity(28)))))
			(line__93(_architecture 13 0 93 (_assignment (_simple)(_alias((led_counter_o)(led_counter)))(_target(16))(_sensitivity(33)))))
			(line__94(_architecture 14 0 94 (_assignment (_simple)(_alias((ledseq_o)(ledseq)))(_target(15))(_sensitivity(34)))))
			(line__95(_architecture 15 0 95 (_assignment (_simple)(_alias((sincout_o)(sincout)))(_simpleassign BUF)(_target(17))(_sensitivity(35)))))
			(line__97(_architecture 16 0 97 (_process (_target(18)(19)(20)(21)(22)(23)(24)(25)(27)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sensitivity(0)(1)(18)(26)(27)(28)(34)(36)(37))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 )
		(197122 )
		(514 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33686019 )
		(33686018 33686018 50463234 33686018 )
		(33686018 33686018 33751554 33686018 )
		(33686018 33686018 33686274 33686018 )
		(33686018 33686018 33686019 33686018 )
		(33686018 50463234 33686018 33686018 )
		(33686018 33751554 33686018 33686018 )
		(33686018 33686274 33686018 33686018 )
		(33686018 33686019 33686018 33686018 )
		(50463234 33686018 33686018 33686018 )
		(50529027 50529027 )
		(131587 )
		(131842 )
		(770 )
		(515 )
	)
	(_model . ARQ 18 -1
	)
)
I 000044 55 10361         1435587190623 ARQ
(_unit VHDL (clock_gen 0 25 (arq 0 47 ))
	(_version vb4)
	(_time 1435587190624 2015.06.29 11:13:10)
	(_source (\./../../../clocking mono/clock_gen.vhd\(\C:/Aldec/Active-HDL Student Edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code d9db898b838edbcfd3899b80dedfdedfdcdf8cdfda)
	(_entity
		(_time 1412684894988)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.DCM_CLKGEN
			(_object
				(_generic (_internal CLKFXDV_DIVIDE ~extSTD.STANDARD.INTEGER 1 1639 (_entity -1 ((i 2)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 1 1640 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MD_MAX ~extSTD.STANDARD.REAL 1 1641 (_entity -1 ((d 0)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 1 1642 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 1 1643 (_entity -1 ((d 4621819117588971520)))))
				(_generic (_internal SPREAD_SPECTRUM ~extunisim.VCOMPONENTS.~STRING~1552 1 1644 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 1 1645 (_entity -1 ((i 0)))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.STD_ULOGIC 1 1648 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.STD_ULOGIC 1 1649 (_entity (_out ((i 2))))))
				(_port (_internal CLKFXDV ~extieee.std_logic_1164.STD_ULOGIC 1 1650 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.STD_ULOGIC 1 1651 (_entity (_out ((i 2))))))
				(_port (_internal PROGDONE ~extieee.std_logic_1164.STD_ULOGIC 1 1652 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{2~downto~1}~15 1 1653 (_entity (_out (_string \"00"\)))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.STD_ULOGIC 1 1654 (_entity (_in ((i 6))))))
				(_port (_internal FREEZEDCM ~extieee.std_logic_1164.STD_ULOGIC 1 1655 (_entity (_in ((i 6))))))
				(_port (_internal PROGCLK ~extieee.std_logic_1164.STD_ULOGIC 1 1656 (_entity (_in ((i 6))))))
				(_port (_internal PROGDATA ~extieee.std_logic_1164.STD_ULOGIC 1 1657 (_entity (_in ((i 6))))))
				(_port (_internal PROGEN ~extieee.std_logic_1164.STD_ULOGIC 1 1658 (_entity (_in ((i 6))))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_ULOGIC 1 1659 (_entity (_in ((i 6))))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 573 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 574 (_entity (_in ))))
			)
		)
	)
	(_instantiation DCM_CLKGEN_inst 0 79 (_component .unisim.VCOMPONENTS.DCM_CLKGEN )
		(_generic
			((CLKFXDV_DIVIDE)((i 2)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MD_MAX)((d 4613937818241073152)))
			((CLKFX_MULTIPLY)((i 3)))
			((CLKIN_PERIOD)((d 4627167142146473984)))
			((SPREAD_SPECTRUM)(_string \"NONE"\))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFX)(CLKFX))
			((CLKFX180)(CLKFX180))
			((CLKFXDV)(CLKFXDV))
			((LOCKED)(_open))
			((PROGDONE)(_open))
			((STATUS)(_open))
			((CLKIN)(CLK37mux))
			((FREEZEDCM)((i 2)))
			((PROGCLK)((i 2)))
			((PROGDATA)((i 2)))
			((PROGEN)((i 2)))
			((RST)(dcmrst))
		)
		(_use (_entity unisim DCM_CLKGEN)
			(_generic
				((CLKFXDV_DIVIDE)((i 2)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 3)))
				((CLKFX_MD_MAX)((d 4613937818241073152)))
				((CLKIN_PERIOD)((d 4627167142146473984)))
				((SPREAD_SPECTRUM)(_string \"NONE"\))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((CLKFXDV)(CLKFXDV))
				((LOCKED)(LOCKED))
				((PROGDONE)(PROGDONE))
				((STATUS)(STATUS))
				((CLKIN)(CLKIN))
				((FREEZEDCM)(FREEZEDCM))
				((PROGCLK)(PROGCLK))
				((PROGDATA)(PROGDATA))
				((PROGEN)(PROGEN))
				((RST)(RST))
			)
		)
	)
	(_instantiation BUFG_inst 0 153 (_component .unisim.VCOMPONENTS.BUFG )
		(_port
			((O)(clk2x))
			((I)(clkfx))
		)
		(_use (_entity unisim BUFG)
		)
	)
	(_instantiation BUFG_1u 0 155 (_component .unisim.VCOMPONENTS.BUFG )
		(_port
			((O)(c1us))
			((I)(ck1us))
		)
		(_use (_entity unisim BUFG)
		)
	)
	(_instantiation BUFG_1z 0 157 (_component .unisim.VCOMPONENTS.BUFG )
		(_port
			((O)(clkz))
			((I)(clkxxx))
		)
		(_use (_entity unisim BUFG)
		)
	)
	(_instantiation BUFG_1x 0 159 (_component .unisim.VCOMPONENTS.BUFG )
		(_port
			((O)(clkx))
			((I)(clkxx))
		)
		(_use (_entity unisim BUFG)
		)
	)
	(_instantiation clock_gen_fsm_1 0 165 (_entity . clock_gen_fsm)
		(_port
			((clkaq)(clkaq))
			((reset)(dcmrst))
			((sincin_i)((i 2)))
			((clrsinc_o)(_open))
			((CCD_CLK1_o)(_open))
			((CCD_CLK2_o)(_open))
			((CCD_CLK3_o)(_open))
			((CCD_CLK4_o)(_open))
			((afeck2_o)(_open))
			((afeck0_o)(_open))
		)
	)
	(_object
		(_port (_internal dcmrst_i ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal CLK37mux_i ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clkaq_o ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal clk2x_o ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal clkx_o ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal clkz_o ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal c1us_o ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal adc1_sclk_o ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal adc2_sclk_o ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clka_o ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal clkab_o ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_signal (_internal CLKFX ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal CLKFX180 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal CLKFXDV ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dcmrst ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal CLK37mux ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal clkxx ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal clkxxx ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal ck1us ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal clkaq ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni )(_event))))
		(_signal (_internal clkx ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal clkz ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal c1us ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal afec ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 123 (_scalar (_to (i 0)(i 15)))))
		(_variable (_internal dv1a ~INTEGER~range~0~to~15~13 0 123 (_process 11 ((i 0)))))
		(_variable (_internal dv2 ~INTEGER~range~0~to~15~13 0 123 (_process 11 ((i 0)))))
		(_variable (_internal dv3 ~INTEGER~range~0~to~15~13 0 123 (_process 11 ((i 0)))))
		(_variable (_internal dv4 ~INTEGER~range~0~to~15~13 0 123 (_process 11 ((i 0)))))
		(_type (_internal ~INTEGER~range~0~to~63~13 0 124 (_scalar (_to (i 0)(i 63)))))
		(_variable (_internal dv1 ~INTEGER~range~0~to~63~13 0 124 (_process 11 ((i 0)))))
		(_process
			(line__106(_architecture 0 0 106 (_assignment (_simple)(_alias((dcmrst)(dcmrst_i)))(_simpleassign BUF)(_target(14))(_sensitivity(0)))))
			(line__107(_architecture 1 0 107 (_assignment (_simple)(_alias((CLK37mux)(CLK37mux_i)))(_simpleassign BUF)(_target(15))(_sensitivity(1)))))
			(line__108(_architecture 2 0 108 (_assignment (_simple)(_alias((clkaq_o)(clkaq)))(_simpleassign BUF)(_target(2))(_sensitivity(19)))))
			(line__109(_architecture 3 0 109 (_assignment (_simple)(_alias((clk2x_o)(clk2x)))(_simpleassign BUF)(_target(3))(_sensitivity(20)))))
			(line__110(_architecture 4 0 110 (_assignment (_simple)(_alias((clkx_o)(clkx)))(_simpleassign BUF)(_target(4))(_sensitivity(21)))))
			(line__111(_architecture 5 0 111 (_assignment (_simple)(_alias((clkz_o)(clkz)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__112(_architecture 6 0 112 (_assignment (_simple)(_alias((c1us_o)(c1us)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 7 0 114 (_assignment (_simple)(_target(8))(_sensitivity(23)))))
			(line__115(_architecture 8 0 115 (_assignment (_simple)(_target(7))(_sensitivity(23)))))
			(line__117(_architecture 9 0 117 (_assignment (_simple)(_alias((clka_o)(clkaq)))(_simpleassign "not")(_target(9))(_sensitivity(19)))))
			(line__118(_architecture 10 0 118 (_assignment (_simple)(_alias((clkab_o)(clkaq)))(_simpleassign "not")(_target(10))(_sensitivity(19)))))
			(line__122(_architecture 11 0 122 (_process (_simple)(_target(16)(17)(18)(19))(_sensitivity(14)(20))(_read(16)(17)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1552 (unisim VCOMPONENTS ~STRING~1552)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{2~downto~1}~15 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{2~downto~1}~15)))
	)
	(_model . ARQ 12 -1
	)
)
I 000044 55 8813          1435587233001 ARQ
(_unit VHDL (clock_gen_fsm 0 30 (arq 0 54 ))
	(_version vb4)
	(_time 1435587233002 2015.06.29 11:13:53)
	(_source (\./../../../clocking mono/clock_gen_ccd_ctrl_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5b0b5a585a0c594d585c080b1d010d5d5e5d0e5e0d5d5d)
	(_entity
		(_time 1435587212587)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clkaq ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal sincin_i ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clrsinc_o ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal CCD_CLK1_o ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal CCD_CLK2_o ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal CCD_CLK3_o ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal CCD_CLK4_o ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal afeck2_o ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal afeck0_o ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal CCD_SI1_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI2_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI3_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI4_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal pix_o ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ledseq_o ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal led_counter_o ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_entity (_out ))))
		(_port (_internal sincout_o ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal canincfifoline_o ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal afec ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal afeck2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal afeck0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_internal (_uni ))))
		(_signal (_internal CCD_CLK2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_internal (_uni ))))
		(_signal (_internal CCD_CLK3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_internal (_uni ))))
		(_signal (_internal CCD_CLK4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_internal (_uni ))))
		(_signal (_internal clrsinc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal sincin ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal flag_si ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{pix_o'range}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 18 )))))
		(_signal (_internal pix ~STD_LOGIC_VECTOR{pix_o'range}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal CCD_SI1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_internal (_uni ))))
		(_signal (_internal CCD_SI2 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_internal (_uni ))))
		(_signal (_internal CCD_SI3 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_internal (_uni ))))
		(_signal (_internal CCD_SI4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_internal (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal led_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ledseq ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal sincout ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal CCD_SI ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal canincfifoline ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ADC1_IN 0 70 (_enum1 none load_ccd1_high load_ccd1_low load_ccd2_high load_ccd2_low (_to (i 0)(i 4)))))
		(_type (_internal ADC2_IN 0 71 (_enum1 none load_ccd3_high load_ccd3_low load_ccd4_high load_ccd4_low (_to (i 0)(i 4)))))
		(_signal (_internal s_ADC1_IN ADC1_IN 0 72 (_architecture (_uni ))))
		(_signal (_internal s_ADC2_IN ADC2_IN 0 73 (_architecture (_uni ))))
		(_process
			(line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((sincin)(sincin_i)))(_simpleassign BUF)(_target(27))(_sensitivity(2)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_alias((CCD_CLK1_o)(CCD_CLK)))(_target(4))(_sensitivity(38)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((CCD_CLK2_o)(CCD_CLK)))(_target(5))(_sensitivity(38)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_alias((CCD_CLK3_o)(CCD_CLK)))(_target(6))(_sensitivity(38)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_alias((CCD_CLK4_o)(CCD_CLK)))(_target(7))(_sensitivity(38)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_alias((afeck2_o)(afeck2)))(_simpleassign BUF)(_target(8))(_sensitivity(20)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_alias((afeck0_o)(afeck0)))(_simpleassign BUF)(_target(9))(_sensitivity(21)))))
			(line__90(_architecture 7 0 90 (_assignment (_simple)(_alias((clrsinc_o)(clrsinc)))(_simpleassign BUF)(_target(3))(_sensitivity(26)))))
			(line__91(_architecture 8 0 91 (_assignment (_simple)(_alias((CCD_SI1_o)(CCD_SI)))(_target(10))(_sensitivity(37)))))
			(line__92(_architecture 9 0 92 (_assignment (_simple)(_alias((CCD_SI2_o)(CCD_SI)))(_target(11))(_sensitivity(37)))))
			(line__93(_architecture 10 0 93 (_assignment (_simple)(_alias((CCD_SI3_o)(CCD_SI)))(_target(12))(_sensitivity(37)))))
			(line__94(_architecture 11 0 94 (_assignment (_simple)(_alias((CCD_SI4_o)(CCD_SI)))(_target(13))(_sensitivity(37)))))
			(line__95(_architecture 12 0 95 (_assignment (_simple)(_alias((pix_o)(pix)))(_target(14))(_sensitivity(29)))))
			(line__96(_architecture 13 0 96 (_assignment (_simple)(_alias((led_counter_o)(led_counter)))(_target(16))(_sensitivity(34)))))
			(line__97(_architecture 14 0 97 (_assignment (_simple)(_alias((ledseq_o)(ledseq)))(_target(15))(_sensitivity(35)))))
			(line__98(_architecture 15 0 98 (_assignment (_simple)(_alias((sincout_o)(sincout)))(_simpleassign BUF)(_target(17))(_sensitivity(36)))))
			(line__99(_architecture 16 0 99 (_assignment (_simple)(_alias((canincfifoline_o)(canincfifoline)))(_simpleassign BUF)(_target(18))(_sensitivity(39)))))
			(line__101(_architecture 17 0 101 (_process (_target(19)(20)(21)(26)(28)(29)(34)(35)(36)(37)(38)(39)(40)(41))(_sensitivity(0)(1)(19)(27)(28)(29)(35)(39)(40)(41))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 )
		(197122 )
		(514 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33686019 )
		(33686018 33686018 50463234 33686018 )
		(33686018 33686018 33751554 33686018 )
		(33686018 33686018 33686274 33686018 )
		(33686018 33686018 33686019 33686018 )
		(33686018 50463234 33686018 33686018 )
		(33686018 33751554 33686018 33686018 )
		(33686018 33686274 33686018 33686018 )
		(33686018 33686019 33686018 33686018 )
		(50463234 33686018 33686018 33686018 )
		(50529027 50529027 )
		(131587 )
		(131842 )
		(770 )
		(515 )
	)
	(_model . ARQ 19 -1
	)
)
V 000044 55 8813          1435587263142 ARQ
(_unit VHDL (clock_gen_fsm 0 30 (arq 0 54 ))
	(_version vb4)
	(_time 1435587263143 2015.06.29 11:14:23)
	(_source (\./../../../clocking mono/clock_gen_ccd_ctrl_fsm.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 17171c104340150114104447514d411112114212411111)
	(_entity
		(_time 1435587212587)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clkaq ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_in )(_event))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
		(_port (_internal sincin_i ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
		(_port (_internal clrsinc_o ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal CCD_CLK1_o ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal CCD_CLK2_o ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal CCD_CLK3_o ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal CCD_CLK4_o ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_port (_internal afeck2_o ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
		(_port (_internal afeck0_o ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal CCD_SI1_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI2_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI3_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_port (_internal CCD_SI4_o ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal pix_o ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ledseq_o ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_port (_internal led_counter_o ~STD_LOGIC_VECTOR{1~downto~0}~12 0 46 (_entity (_out ))))
		(_port (_internal sincout_o ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_port (_internal canincfifoline_o ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal afec ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal afeck2 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal afeck0 ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK1 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_internal (_uni ))))
		(_signal (_internal CCD_CLK2 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_internal (_uni ))))
		(_signal (_internal CCD_CLK3 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_internal (_uni ))))
		(_signal (_internal CCD_CLK4 ~extieee.std_logic_1164.STD_LOGIC 0 59 (_internal (_uni ))))
		(_signal (_internal clrsinc ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal sincin ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ))))
		(_signal (_internal flag_si ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{pix_o'range}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_range 18 )))))
		(_signal (_internal pix ~STD_LOGIC_VECTOR{pix_o'range}~13 0 62 (_architecture (_uni ))))
		(_signal (_internal CCD_SI1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_internal (_uni ))))
		(_signal (_internal CCD_SI2 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_internal (_uni ))))
		(_signal (_internal CCD_SI3 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_internal (_uni ))))
		(_signal (_internal CCD_SI4 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_internal (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal led_counter ~STD_LOGIC_VECTOR{1~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal ledseq ~STD_LOGIC_VECTOR{2~downto~0}~13 0 65 (_architecture (_uni ))))
		(_signal (_internal sincout ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal CCD_SI ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal CCD_CLK ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal canincfifoline ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ADC1_IN 0 70 (_enum1 none load_ccd1_high load_ccd1_low load_ccd2_high load_ccd2_low (_to (i 0)(i 4)))))
		(_type (_internal ADC2_IN 0 71 (_enum1 none load_ccd3_high load_ccd3_low load_ccd4_high load_ccd4_low (_to (i 0)(i 4)))))
		(_signal (_internal s_ADC1_IN ADC1_IN 0 72 (_architecture (_uni ))))
		(_signal (_internal s_ADC2_IN ADC2_IN 0 73 (_architecture (_uni ))))
		(_process
			(line__83(_architecture 0 0 83 (_assignment (_simple)(_alias((sincin)(sincin_i)))(_simpleassign BUF)(_target(27))(_sensitivity(2)))))
			(line__84(_architecture 1 0 84 (_assignment (_simple)(_alias((CCD_CLK1_o)(CCD_CLK)))(_target(4))(_sensitivity(38)))))
			(line__85(_architecture 2 0 85 (_assignment (_simple)(_alias((CCD_CLK2_o)(CCD_CLK)))(_target(5))(_sensitivity(38)))))
			(line__86(_architecture 3 0 86 (_assignment (_simple)(_alias((CCD_CLK3_o)(CCD_CLK)))(_target(6))(_sensitivity(38)))))
			(line__87(_architecture 4 0 87 (_assignment (_simple)(_alias((CCD_CLK4_o)(CCD_CLK)))(_target(7))(_sensitivity(38)))))
			(line__88(_architecture 5 0 88 (_assignment (_simple)(_alias((afeck2_o)(afeck2)))(_simpleassign BUF)(_target(8))(_sensitivity(20)))))
			(line__89(_architecture 6 0 89 (_assignment (_simple)(_alias((afeck0_o)(afeck0)))(_simpleassign BUF)(_target(9))(_sensitivity(21)))))
			(line__90(_architecture 7 0 90 (_assignment (_simple)(_alias((clrsinc_o)(clrsinc)))(_simpleassign BUF)(_target(3))(_sensitivity(26)))))
			(line__91(_architecture 8 0 91 (_assignment (_simple)(_alias((CCD_SI1_o)(CCD_SI)))(_target(10))(_sensitivity(37)))))
			(line__92(_architecture 9 0 92 (_assignment (_simple)(_alias((CCD_SI2_o)(CCD_SI)))(_target(11))(_sensitivity(37)))))
			(line__93(_architecture 10 0 93 (_assignment (_simple)(_alias((CCD_SI3_o)(CCD_SI)))(_target(12))(_sensitivity(37)))))
			(line__94(_architecture 11 0 94 (_assignment (_simple)(_alias((CCD_SI4_o)(CCD_SI)))(_target(13))(_sensitivity(37)))))
			(line__95(_architecture 12 0 95 (_assignment (_simple)(_alias((pix_o)(pix)))(_target(14))(_sensitivity(29)))))
			(line__96(_architecture 13 0 96 (_assignment (_simple)(_alias((led_counter_o)(led_counter)))(_target(16))(_sensitivity(34)))))
			(line__97(_architecture 14 0 97 (_assignment (_simple)(_alias((ledseq_o)(ledseq)))(_target(15))(_sensitivity(35)))))
			(line__98(_architecture 15 0 98 (_assignment (_simple)(_alias((sincout_o)(sincout)))(_simpleassign BUF)(_target(17))(_sensitivity(36)))))
			(line__99(_architecture 16 0 99 (_assignment (_simple)(_alias((canincfifoline_o)(canincfifoline)))(_simpleassign BUF)(_target(18))(_sensitivity(39)))))
			(line__101(_architecture 17 0 101 (_process (_target(19)(20)(21)(26)(28)(29)(34)(35)(36)(37)(38)(39)(40)(41))(_sensitivity(0)(1)(19)(27)(28)(29)(35)(39)(40)(41))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
		(33686018 33686018 )
		(197122 )
		(514 )
		(33686018 33686018 33686018 33751554 )
		(33686018 33686018 33686018 33686274 )
		(33686018 33686018 33686018 33686019 )
		(33686018 33686018 50463234 33686018 )
		(33686018 33686018 33751554 33686018 )
		(33686018 33686018 33686274 33686018 )
		(33686018 33686018 33686019 33686018 )
		(33686018 50463234 33686018 33686018 )
		(33686018 33751554 33686018 33686018 )
		(33686018 33686274 33686018 33686018 )
		(33686018 33686019 33686018 33686018 )
		(50463234 33686018 33686018 33686018 )
		(50529027 50529027 )
		(131587 )
		(131842 )
		(770 )
		(515 )
	)
	(_model . ARQ 19 -1
	)
)
V 000044 55 10361         1435587264245 ARQ
(_unit VHDL (clock_gen 0 25 (arq 0 47 ))
	(_version vb4)
	(_time 1435587264246 2015.06.29 11:14:24)
	(_source (\./../../../clocking mono/clock_gen.vhd\(\C:/Aldec/Active-HDL Student Edition/vlib/xilinx_ise/vhdl/unisim/src/unisim_vcomp.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_code 6a6a3a6a683d687c603a28336d6c6d6c6f6c3f6c69)
	(_entity
		(_time 1412684894988)
		(_use (std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	)
	(_component
		(.unisim.VCOMPONENTS.DCM_CLKGEN
			(_object
				(_generic (_internal CLKFXDV_DIVIDE ~extSTD.STANDARD.INTEGER 1 1639 (_entity -1 ((i 2)))))
				(_generic (_internal CLKFX_DIVIDE ~extSTD.STANDARD.INTEGER 1 1640 (_entity -1 ((i 1)))))
				(_generic (_internal CLKFX_MD_MAX ~extSTD.STANDARD.REAL 1 1641 (_entity -1 ((d 0)))))
				(_generic (_internal CLKFX_MULTIPLY ~extSTD.STANDARD.INTEGER 1 1642 (_entity -1 ((i 4)))))
				(_generic (_internal CLKIN_PERIOD ~extSTD.STANDARD.REAL 1 1643 (_entity -1 ((d 4621819117588971520)))))
				(_generic (_internal SPREAD_SPECTRUM ~extunisim.VCOMPONENTS.~STRING~1552 1 1644 (_entity -1 (_string \"NONE"\))))
				(_generic (_internal STARTUP_WAIT ~extSTD.STANDARD.BOOLEAN 1 1645 (_entity -1 ((i 0)))))
				(_port (_internal CLKFX ~extieee.std_logic_1164.STD_ULOGIC 1 1648 (_entity (_out ((i 2))))))
				(_port (_internal CLKFX180 ~extieee.std_logic_1164.STD_ULOGIC 1 1649 (_entity (_out ((i 2))))))
				(_port (_internal CLKFXDV ~extieee.std_logic_1164.STD_ULOGIC 1 1650 (_entity (_out ((i 2))))))
				(_port (_internal LOCKED ~extieee.std_logic_1164.STD_ULOGIC 1 1651 (_entity (_out ((i 2))))))
				(_port (_internal PROGDONE ~extieee.std_logic_1164.STD_ULOGIC 1 1652 (_entity (_out ((i 2))))))
				(_port (_internal STATUS ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{2~downto~1}~15 1 1653 (_entity (_out (_string \"00"\)))))
				(_port (_internal CLKIN ~extieee.std_logic_1164.STD_ULOGIC 1 1654 (_entity (_in ((i 6))))))
				(_port (_internal FREEZEDCM ~extieee.std_logic_1164.STD_ULOGIC 1 1655 (_entity (_in ((i 6))))))
				(_port (_internal PROGCLK ~extieee.std_logic_1164.STD_ULOGIC 1 1656 (_entity (_in ((i 6))))))
				(_port (_internal PROGDATA ~extieee.std_logic_1164.STD_ULOGIC 1 1657 (_entity (_in ((i 6))))))
				(_port (_internal PROGEN ~extieee.std_logic_1164.STD_ULOGIC 1 1658 (_entity (_in ((i 6))))))
				(_port (_internal RST ~extieee.std_logic_1164.STD_ULOGIC 1 1659 (_entity (_in ((i 6))))))
			)
		)
		(.unisim.VCOMPONENTS.BUFG
			(_object
				(_port (_internal O ~extieee.std_logic_1164.STD_ULOGIC 1 573 (_entity (_out ))))
				(_port (_internal I ~extieee.std_logic_1164.STD_ULOGIC 1 574 (_entity (_in ))))
			)
		)
	)
	(_instantiation DCM_CLKGEN_inst 0 79 (_component .unisim.VCOMPONENTS.DCM_CLKGEN )
		(_generic
			((CLKFXDV_DIVIDE)((i 2)))
			((CLKFX_DIVIDE)((i 1)))
			((CLKFX_MD_MAX)((d 4613937818241073152)))
			((CLKFX_MULTIPLY)((i 3)))
			((CLKIN_PERIOD)((d 4627167142146473984)))
			((SPREAD_SPECTRUM)(_string \"NONE"\))
			((STARTUP_WAIT)((i 0)))
		)
		(_port
			((CLKFX)(CLKFX))
			((CLKFX180)(CLKFX180))
			((CLKFXDV)(CLKFXDV))
			((LOCKED)(_open))
			((PROGDONE)(_open))
			((STATUS)(_open))
			((CLKIN)(CLK37mux))
			((FREEZEDCM)((i 2)))
			((PROGCLK)((i 2)))
			((PROGDATA)((i 2)))
			((PROGEN)((i 2)))
			((RST)(dcmrst))
		)
		(_use (_entity unisim DCM_CLKGEN)
			(_generic
				((CLKFXDV_DIVIDE)((i 2)))
				((CLKFX_DIVIDE)((i 1)))
				((CLKFX_MULTIPLY)((i 3)))
				((CLKFX_MD_MAX)((d 4613937818241073152)))
				((CLKIN_PERIOD)((d 4627167142146473984)))
				((SPREAD_SPECTRUM)(_string \"NONE"\))
				((STARTUP_WAIT)((i 0)))
			)
			(_port
				((CLKFX)(CLKFX))
				((CLKFX180)(CLKFX180))
				((CLKFXDV)(CLKFXDV))
				((LOCKED)(LOCKED))
				((PROGDONE)(PROGDONE))
				((STATUS)(STATUS))
				((CLKIN)(CLKIN))
				((FREEZEDCM)(FREEZEDCM))
				((PROGCLK)(PROGCLK))
				((PROGDATA)(PROGDATA))
				((PROGEN)(PROGEN))
				((RST)(RST))
			)
		)
	)
	(_instantiation BUFG_inst 0 153 (_component .unisim.VCOMPONENTS.BUFG )
		(_port
			((O)(clk2x))
			((I)(clkfx))
		)
		(_use (_entity unisim BUFG)
		)
	)
	(_instantiation BUFG_1u 0 155 (_component .unisim.VCOMPONENTS.BUFG )
		(_port
			((O)(c1us))
			((I)(ck1us))
		)
		(_use (_entity unisim BUFG)
		)
	)
	(_instantiation BUFG_1z 0 157 (_component .unisim.VCOMPONENTS.BUFG )
		(_port
			((O)(clkz))
			((I)(clkxxx))
		)
		(_use (_entity unisim BUFG)
		)
	)
	(_instantiation BUFG_1x 0 159 (_component .unisim.VCOMPONENTS.BUFG )
		(_port
			((O)(clkx))
			((I)(clkxx))
		)
		(_use (_entity unisim BUFG)
		)
	)
	(_instantiation clock_gen_fsm_1 0 165 (_entity . clock_gen_fsm)
		(_port
			((clkaq)(clkaq))
			((reset)(dcmrst))
			((sincin_i)((i 2)))
			((clrsinc_o)(_open))
			((CCD_CLK1_o)(_open))
			((CCD_CLK2_o)(_open))
			((CCD_CLK3_o)(_open))
			((CCD_CLK4_o)(_open))
			((afeck2_o)(_open))
			((afeck0_o)(_open))
		)
	)
	(_object
		(_port (_internal dcmrst_i ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_in ))))
		(_port (_internal CLK37mux_i ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal clkaq_o ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal clk2x_o ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal clkx_o ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_port (_internal clkz_o ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_out ))))
		(_port (_internal c1us_o ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
		(_port (_internal adc1_sclk_o ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
		(_port (_internal adc2_sclk_o ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
		(_port (_internal clka_o ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
		(_port (_internal clkab_o ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_out ))))
		(_signal (_internal CLKFX ~extieee.std_logic_1164.STD_LOGIC 0 49 (_architecture (_uni ))))
		(_signal (_internal CLKFX180 ~extieee.std_logic_1164.STD_LOGIC 0 50 (_architecture (_uni ))))
		(_signal (_internal CLKFXDV ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ))))
		(_signal (_internal dcmrst ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal CLK37mux ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ))))
		(_signal (_internal clkxx ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal clkxxx ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal ck1us ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ))))
		(_signal (_internal clkaq ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ))))
		(_signal (_internal clk2x ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni )(_event))))
		(_signal (_internal clkx ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal clkz ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_signal (_internal c1us ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal afec ~STD_LOGIC_VECTOR{15~downto~0}~13 0 58 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 123 (_scalar (_to (i 0)(i 15)))))
		(_variable (_internal dv1a ~INTEGER~range~0~to~15~13 0 123 (_process 11 ((i 0)))))
		(_variable (_internal dv2 ~INTEGER~range~0~to~15~13 0 123 (_process 11 ((i 0)))))
		(_variable (_internal dv3 ~INTEGER~range~0~to~15~13 0 123 (_process 11 ((i 0)))))
		(_variable (_internal dv4 ~INTEGER~range~0~to~15~13 0 123 (_process 11 ((i 0)))))
		(_type (_internal ~INTEGER~range~0~to~63~13 0 124 (_scalar (_to (i 0)(i 63)))))
		(_variable (_internal dv1 ~INTEGER~range~0~to~63~13 0 124 (_process 11 ((i 0)))))
		(_process
			(line__106(_architecture 0 0 106 (_assignment (_simple)(_alias((dcmrst)(dcmrst_i)))(_simpleassign BUF)(_target(14))(_sensitivity(0)))))
			(line__107(_architecture 1 0 107 (_assignment (_simple)(_alias((CLK37mux)(CLK37mux_i)))(_simpleassign BUF)(_target(15))(_sensitivity(1)))))
			(line__108(_architecture 2 0 108 (_assignment (_simple)(_alias((clkaq_o)(clkaq)))(_simpleassign BUF)(_target(2))(_sensitivity(19)))))
			(line__109(_architecture 3 0 109 (_assignment (_simple)(_alias((clk2x_o)(clk2x)))(_simpleassign BUF)(_target(3))(_sensitivity(20)))))
			(line__110(_architecture 4 0 110 (_assignment (_simple)(_alias((clkx_o)(clkx)))(_simpleassign BUF)(_target(4))(_sensitivity(21)))))
			(line__111(_architecture 5 0 111 (_assignment (_simple)(_alias((clkz_o)(clkz)))(_simpleassign BUF)(_target(5))(_sensitivity(22)))))
			(line__112(_architecture 6 0 112 (_assignment (_simple)(_alias((c1us_o)(c1us)))(_simpleassign BUF)(_target(6))(_sensitivity(23)))))
			(line__114(_architecture 7 0 114 (_assignment (_simple)(_target(8))(_sensitivity(23)))))
			(line__115(_architecture 8 0 115 (_assignment (_simple)(_target(7))(_sensitivity(23)))))
			(line__117(_architecture 9 0 117 (_assignment (_simple)(_alias((clka_o)(clkaq)))(_simpleassign "not")(_target(9))(_sensitivity(19)))))
			(line__118(_architecture 10 0 118 (_assignment (_simple)(_alias((clkab_o)(clkaq)))(_simpleassign "not")(_target(10))(_sensitivity(19)))))
			(line__122(_architecture 11 0 122 (_process (_simple)(_target(16)(17)(18)(19))(_sensitivity(14)(20))(_read(16)(17)(18)(19)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.REAL (std STANDARD REAL)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extunisim.VCOMPONENTS.~STRING~1552 (unisim VCOMPONENTS ~STRING~1552)))
		(_type (_external ~extSTD.STANDARD.BOOLEAN (std STANDARD BOOLEAN)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{2~downto~1}~15 (unisim VCOMPONENTS ~STD_LOGIC_VECTOR{2~downto~1}~15)))
	)
	(_model . ARQ 12 -1
	)
)
V 000049 55 3554          1435587265307 behavior
(_unit VHDL (tb_clock_gen 0 35 (behavior 0 38 ))
	(_version vb4)
	(_time 1435587265308 2015.06.29 11:14:25)
	(_source (\./../../../clocking mono/tb_clock_gen.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8f8f8b81dbdb8d998a89ccd588898c89dd8ad98988)
	(_entity
		(_time 1412684896438)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(clock_gen
			(_object
				(_port (_internal dcmrst_i ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_in ))))
				(_port (_internal CLK37mux_i ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
				(_port (_internal clkaq_o ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_out ))))
				(_port (_internal clk2x_o ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
				(_port (_internal clkx_o ~extieee.std_logic_1164.STD_LOGIC 0 48 (_entity (_out ))))
				(_port (_internal clkz_o ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_out ))))
				(_port (_internal c1us_o ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
				(_port (_internal adc1_sclk_o ~extieee.std_logic_1164.STD_LOGIC 0 51 (_entity (_out ))))
				(_port (_internal adc2_sclk_o ~extieee.std_logic_1164.STD_LOGIC 0 52 (_entity (_out ))))
				(_port (_internal clka_o ~extieee.std_logic_1164.STD_LOGIC 0 53 (_entity (_out ))))
				(_port (_internal clkab_o ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_out ))))
			)
		)
	)
	(_instantiation uut 0 82 (_component clock_gen )
		(_port
			((dcmrst_i)(dcmrst_i))
			((CLK37mux_i)(CLK37mux_i))
			((clkaq_o)(clkaq_o))
			((clk2x_o)(clk2x_o))
			((clkx_o)(clkx_o))
			((clkz_o)(clkz_o))
			((c1us_o)(c1us_o))
			((adc1_sclk_o)(adc1_sclk_o))
			((adc2_sclk_o)(adc2_sclk_o))
			((clka_o)(clka_o))
			((clkab_o)(clkab_o))
		)
		(_use (_entity . clock_gen)
		)
	)
	(_object
		(_signal (_internal dcmrst_i ~extieee.std_logic_1164.STD_LOGIC 0 60 (_architecture (_uni ((i 2))))))
		(_signal (_internal CLK37mux_i ~extieee.std_logic_1164.STD_LOGIC 0 61 (_architecture (_uni ((i 2))))))
		(_signal (_internal clkaq_o ~extieee.std_logic_1164.STD_LOGIC 0 64 (_architecture (_uni ))))
		(_signal (_internal clk2x_o ~extieee.std_logic_1164.STD_LOGIC 0 65 (_architecture (_uni ))))
		(_signal (_internal clkx_o ~extieee.std_logic_1164.STD_LOGIC 0 66 (_architecture (_uni ))))
		(_signal (_internal clkz_o ~extieee.std_logic_1164.STD_LOGIC 0 67 (_architecture (_uni ))))
		(_signal (_internal c1us_o ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_signal (_internal adc1_sclk_o ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal adc2_sclk_o ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal clka_o ~extieee.std_logic_1164.STD_LOGIC 0 71 (_architecture (_uni ))))
		(_signal (_internal clkab_o ~extieee.std_logic_1164.STD_LOGIC 0 72 (_architecture (_uni ))))
		(_constant (_internal CLK37mux_i_period ~extSTD.STANDARD.TIME 0 76 (_architecture ((ns 4628293042053316608)))))
		(_process
			(CLK37mux_i_process(_architecture 0 0 99 (_process (_wait_for)(_target(1)))))
			(stim_proc(_architecture 1 0 110 (_process (_wait_for)(_target(0))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
	)
	(_model . behavior 2 -1
	)
)
