0.7
2020.2
May  7 2023
15:24:31
C:/Codes/Verilog/hw/hw.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v,1661943400,verilog,,,,fifo_generator_v13_2_7,,axi_vip_v1_1_12;axi_vip_v1_1_14;processing_system7_vip_v1_0_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include,,,,,
C:/Codes/Verilog/hw/hw.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd,1661943400,vhdl,,,,axi_reg_slice;bin_cntr;bram_fifo_rstlogic;bram_sync_reg;builtin_extdepth;builtin_extdepth_low_latency;builtin_extdepth_v6;builtin_prim;builtin_prim_v6;builtin_top;builtin_top_v6;clk_x_pntrs_builtin;delay;fifo_generator_top;fifo_generator_v13_2_7_builtin;fifo_generator_v13_2_7_pkg;fifo_generator_v13_2_7_synth;input_blk;logic_builtin;output_blk;rd_pe_as;rd_pe_ss;reset_blk_ramfifo;reset_builtin;shft_ram;shft_wrapper;synchronizer_ff;wr_pf_as;wr_pf_ss,,,,,,,,
C:/Codes/Verilog/hw/hw.gen/sources_1/bd/design_1/ipshared/83df/simulation/fifo_generator_vlog_beh.v,1661943400,verilog,,C:/Codes/Verilog/hw/hw.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v,,fifo_generator_v13_2_7_CONV_VER;fifo_generator_v13_2_7_axic_reg_slice;fifo_generator_v13_2_7_beh_ver_ll_afifo;fifo_generator_v13_2_7_bhv_ver_as;fifo_generator_v13_2_7_bhv_ver_preload0;fifo_generator_v13_2_7_bhv_ver_ss;fifo_generator_v13_2_7_sync_stage;fifo_generator_vlog_beh,,axi_vip_v1_1_12;axi_vip_v1_1_14;processing_system7_vip_v1_0_14;processing_system7_vip_v1_0_16;uvm;xilinx_vip,../../../../hw.gen/sources_1/bd/design_1/ipshared/5765/hdl;../../../../hw.gen/sources_1/bd/design_1/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include,,,,,
