// Seed: 3977641051
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input tri id_2,
    input tri0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    output wire id_6,
    input wire id_7,
    output tri id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri1 id_11,
    output tri1 id_12,
    input supply1 id_13
);
  assign id_11 = 1'b0;
endmodule
module module_0 (
    output wor id_0,
    output uwire id_1,
    output wor id_2,
    output tri0 id_3,
    output wor id_4,
    input wand id_5,
    output wand id_6,
    output supply0 id_7,
    input uwire id_8,
    input supply1 id_9,
    output wor id_10,
    input wor id_11,
    output wire module_1
);
  module_0(
      id_5, id_4, id_8, id_5, id_6, id_7, id_4, id_9, id_1, id_8, id_9, id_1, id_1, id_11
  );
endmodule
