$date
	Sun Oct 23 08:36:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#349637
b100 !
1"
#349638
b100 &
b100 %
1$
#349639
0"
#349642
b10 &
b10 %
#349646
b1 &
1#
b1 %
#349650
b0 &
b0 %
0#
0$
#1337413
b1110 !
1"
#1337414
b1110 &
b1110 %
1$
#1337415
0"
#1337418
b111 &
b111 %
#1337422
b10110 &
b10110 %
#1337426
b1011 &
b1011 %
#1337430
b100010 &
b100010 %
#1337434
b10001 &
b10001 %
#1337438
b110100 &
b110100 %
#1337442
b11010 &
b11010 %
#1337446
b1101 &
b1101 %
#1337450
b101000 &
b101000 %
#1337454
b10100 &
b10100 %
#1337458
b1010 &
b1010 %
#1337462
b101 &
b101 %
#1337466
b10000 &
b10000 %
#1337470
b1000 &
b1000 %
#1337474
b100 &
b100 %
#1337478
b10 &
b10 %
#1337482
b1 &
b1 %
1#
#1337486
b0 &
0#
b0 %
0$
#2364467
b11000 !
1"
#2364470
b11000 &
b11000 %
1$
#2364471
0"
#2364474
b1100 &
b1100 %
#2364478
b110 &
b110 %
#2364482
b11 &
b11 %
#2364486
b1010 &
b1010 %
#2364490
b101 &
b101 %
#2364494
b10000 &
b10000 %
#2364498
b1000 &
b1000 %
#2364502
b100 &
b100 %
#2364506
b10 &
b10 %
#2364510
b1 &
1#
b1 %
#2364514
b0 &
b0 %
0#
0$
#4500012
