WARNING | 2018-04-08 20:48:05,628 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
WARNING | 2018-04-08 20:48:05,647 | [37mcle.elf[0m | [37mno segments identified in PT_LOAD[0m
WARNING | 2018-04-08 20:48:05,678 | [33mcle.loader[0m | [33mThe main binary is a position-independent executable. It is being loaded with a base address of 0x400000.[0m
<Arch AMD64 (LE)>
4194304
./instructions/sbbl_r32_r32/sbbl_r32_r32.o
IRSB {
   t0:Ity_I64 t1:Ity_I32 t2:Ity_I64 t3:Ity_I32 t4:Ity_I64 t5:Ity_I64 t6:Ity_I64 t7:Ity_I64 t8:Ity_I64 t9:Ity_I64 t10:Ity_I32 t11:Ity_I32 t12:Ity_I32 t13:Ity_I64 t14:Ity_I32 t15:Ity_I64 t16:Ity_I64 t17:Ity_I64 t18:Ity_I64 t19:Ity_I64 t20:Ity_I64

   00 | ------ IMark(0x400000, 2, 0) ------
   01 | t0 = GET:I64(rbx)
   02 | t1 = 64to32(t0)
   03 | t2 = GET:I64(rcx)
   04 | t3 = 64to32(t2)
   05 | t4 = GET:I64(cc_op)
   06 | t5 = GET:I64(cc_dep1)
   07 | t6 = GET:I64(cc_dep2)
   08 | t7 = GET:I64(cc_ndep)
   09 | t8 = amd64g_calculate_rflags_c(t4,t5,t6,t7):Ity_I64
   10 | t9 = And64(t8,0x0000000000000001)
   11 | t10 = 64to32(t9)
   12 | t11 = Sub32(t1,t3)
   13 | t12 = Sub32(t11,t10)
   14 | PUT(cc_op) = 0x000000000000000f
   15 | t13 = 32Uto64(t1)
   16 | PUT(cc_dep1) = t13
   17 | t14 = Xor32(t3,t10)
   18 | t15 = 32Uto64(t14)
   19 | PUT(cc_dep2) = t15
   20 | PUT(cc_ndep) = t9
   21 | t16 = 32Uto64(t12)
   22 | PUT(rbx) = t16
   23 | PUT(pc) = 0x0000000000400002
   24 | ------ IMark(0x400002, 1, 0) ------
   25 | t17 = GET:I64(rsp)
   26 | t18 = LDle:I64(t17)
   27 | t19 = Add64(t17,0x0000000000000008)
   28 | PUT(rsp) = t19
   29 | t20 = Sub64(t19,0x0000000000000080)
   30 | ====== AbiHint(0xt20, 128, t18) ======
   NEXT: PUT(rip) = t18; Ijk_Ret
}
