<stg><name>positCos</name>


<trans_list>

<trans id="352" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:0 %x_mantissa_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %x_mantissa

]]></Node>
<StgValue><ssdm name="x_mantissa_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1 %x_exponent_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_exponent

]]></Node>
<StgValue><ssdm name="x_exponent_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:2 %x_regime_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %x_regime

]]></Node>
<StgValue><ssdm name="x_regime_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:3 %x_isZero_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_isZero

]]></Node>
<StgValue><ssdm name="x_isZero_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:4 %x_sign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %x_sign

]]></Node>
<StgValue><ssdm name="x_sign_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:5 %br_ln1047 = br i1 %x_isZero_read, void %if.end, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln1047"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="26" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="60" st_id="3" stage="25" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="61" st_id="4" stage="24" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="23" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="22" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="64" st_id="7" stage="21" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="65" st_id="8" stage="20" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="66" st_id="9" stage="19" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="67" st_id="10" stage="18" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="68" st_id="11" stage="17" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="69" st_id="12" stage="16" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="70" st_id="13" stage="15" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="71" st_id="14" stage="14" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="72" st_id="15" stage="13" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="73" st_id="16" stage="12" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="74" st_id="17" stage="11" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="75" st_id="18" stage="10" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="76" st_id="19" stage="9" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="77" st_id="20" stage="8" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="78" st_id="21" stage="7" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="79" st_id="22" stage="6" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="80" st_id="23" stage="5" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="81" st_id="24" stage="4" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="82" st_id="25" stage="3" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="83" st_id="26" stage="2" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="84" st_id="27" stage="1" lat="26">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="6" op_3_bw="1" op_4_bw="30">
<![CDATA[
if.end:0 %call_ret8 = call i39 @pReduceAngle, i1 %x_sign_read, i6 %x_regime_read, i1 %x_exponent_read, i30 %x_mantissa_read

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="85" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="39">
<![CDATA[
if.end:1 %y_isZero = extractvalue i39 %call_ret8

]]></Node>
<StgValue><ssdm name="y_isZero"/></StgValue>
</operation>

<operation id="86" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="39">
<![CDATA[
if.end:2 %y_regime_2 = extractvalue i39 %call_ret8

]]></Node>
<StgValue><ssdm name="y_regime_2"/></StgValue>
</operation>

<operation id="87" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="39">
<![CDATA[
if.end:3 %y_exponent = extractvalue i39 %call_ret8

]]></Node>
<StgValue><ssdm name="y_exponent"/></StgValue>
</operation>

<operation id="88" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="30" op_0_bw="39">
<![CDATA[
if.end:4 %y_mantissa_2 = extractvalue i39 %call_ret8

]]></Node>
<StgValue><ssdm name="y_mantissa_2"/></StgValue>
</operation>

<operation id="89" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="39">
<![CDATA[
if.end:5 %negate = extractvalue i39 %call_ret8

]]></Node>
<StgValue><ssdm name="negate"/></StgValue>
</operation>

<operation id="90" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="60" op_0_bw="30">
<![CDATA[
if.end:6 %zext_ln748 = zext i30 %y_mantissa_2

]]></Node>
<StgValue><ssdm name="zext_ln748"/></StgValue>
</operation>

<operation id="91" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
if.end:7 %add_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %y_regime_2, i1 0

]]></Node>
<StgValue><ssdm name="add_ln"/></StgValue>
</operation>

<operation id="92" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.end:8 %add_ln757_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %y_exponent, i1 0

]]></Node>
<StgValue><ssdm name="add_ln757_3"/></StgValue>
</operation>

<operation id="93" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="2">
<![CDATA[
if.end:9 %zext_ln757 = zext i2 %add_ln757_3

]]></Node>
<StgValue><ssdm name="zext_ln757"/></StgValue>
</operation>

<operation id="94" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end:10 %sf_r = add i7 %zext_ln757, i7 %add_ln

]]></Node>
<StgValue><ssdm name="sf_r"/></StgValue>
</operation>

<operation id="95" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="7">
<![CDATA[
if.end:11 %trunc_ln734 = trunc i7 %sf_r

]]></Node>
<StgValue><ssdm name="trunc_ln734"/></StgValue>
</operation>

<operation id="96" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32">
<![CDATA[
if.end:12 %tmp_i = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32, i7 %sf_r, i32 5

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="97" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end:13 %icmp_ln771 = icmp_eq  i2 %tmp_i, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln771"/></StgValue>
</operation>

<operation id="98" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
if.end:14 %mant = mul i60 %zext_ln748, i60 %zext_ln748

]]></Node>
<StgValue><ssdm name="mant"/></StgValue>
</operation>

<operation id="99" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
if.end:15 %ovf = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %mant, i32 59

]]></Node>
<StgValue><ssdm name="ovf"/></StgValue>
</operation>

<operation id="100" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end:16 %tmp = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %sf_r, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="101" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
if.end:17 %sf_r_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="sf_r_4"/></StgValue>
</operation>

<operation id="102" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="30" op_0_bw="30" op_1_bw="60" op_2_bw="32">
<![CDATA[
if.end:18 %mantissa = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32, i60 %mant, i32 30

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="103" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="30" op_0_bw="30" op_1_bw="60" op_2_bw="32">
<![CDATA[
if.end:19 %mantissa_5 = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32, i60 %mant, i32 29

]]></Node>
<StgValue><ssdm name="mantissa_5"/></StgValue>
</operation>

<operation id="104" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:20 %sf_r_11 = select i1 %ovf, i6 %sf_r_4, i6 %trunc_ln734

]]></Node>
<StgValue><ssdm name="sf_r_11"/></StgValue>
</operation>

<operation id="105" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
if.end:21 %mantissa_6 = select i1 %ovf, i30 %mantissa, i30 %mantissa_5

]]></Node>
<StgValue><ssdm name="mantissa_6"/></StgValue>
</operation>

<operation id="106" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:22 %regime_3 = select i1 %icmp_ln771, i6 34, i6 %sf_r_11

]]></Node>
<StgValue><ssdm name="regime_3"/></StgValue>
</operation>

<operation id="107" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
if.end:29 %select_ln820_5 = select i1 %y_isZero, i30 0, i30 536870912

]]></Node>
<StgValue><ssdm name="select_ln820_5"/></StgValue>
</operation>

<operation id="108" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end:30 %or_ln820_2 = or i1 %y_isZero, i1 %icmp_ln771

]]></Node>
<StgValue><ssdm name="or_ln820_2"/></StgValue>
</operation>

<operation id="109" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
if.end:31 %mantissa_16 = select i1 %or_ln820_2, i30 %select_ln820_5, i30 %mantissa_6

]]></Node>
<StgValue><ssdm name="mantissa_16"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="110" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end:23 %icmp_ln803 = icmp_sgt  i6 %regime_3, i6 29

]]></Node>
<StgValue><ssdm name="icmp_ln803"/></StgValue>
</operation>

<operation id="111" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end:24 %icmp_ln804 = icmp_sgt  i6 %regime_3, i6 34

]]></Node>
<StgValue><ssdm name="icmp_ln804"/></StgValue>
</operation>

<operation id="112" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:25 %select_ln804 = select i1 %icmp_ln804, i6 %regime_3, i6 34

]]></Node>
<StgValue><ssdm name="select_ln804"/></StgValue>
</operation>

<operation id="113" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:26 %select_ln820 = select i1 %y_isZero, i6 0, i6 30

]]></Node>
<StgValue><ssdm name="select_ln820"/></StgValue>
</operation>

<operation id="114" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end:27 %or_ln820 = or i1 %y_isZero, i1 %icmp_ln803

]]></Node>
<StgValue><ssdm name="or_ln820"/></StgValue>
</operation>

<operation id="115" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:28 %regime_10 = select i1 %or_ln820, i6 %select_ln820, i6 %select_ln804

]]></Node>
<StgValue><ssdm name="regime_10"/></StgValue>
</operation>

<operation id="116" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="60" op_0_bw="30">
<![CDATA[
if.end:32 %zext_ln748_2 = zext i30 %mantissa_16

]]></Node>
<StgValue><ssdm name="zext_ln748_2"/></StgValue>
</operation>

<operation id="117" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="6">
<![CDATA[
if.end:34 %trunc_ln734_1 = trunc i6 %regime_10

]]></Node>
<StgValue><ssdm name="trunc_ln734_1"/></StgValue>
</operation>

<operation id="118" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end:35 %shl_ln734 = shl i6 %regime_10, i6 1

]]></Node>
<StgValue><ssdm name="shl_ln734"/></StgValue>
</operation>

<operation id="119" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end:36 %tmp_i6 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %regime_10, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="120" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end:37 %icmp_ln771_1 = icmp_eq  i2 %tmp_i6, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln771_1"/></StgValue>
</operation>

<operation id="121" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
if.end:38 %mant_1 = mul i60 %zext_ln748_2, i60 %zext_ln748_2

]]></Node>
<StgValue><ssdm name="mant_1"/></StgValue>
</operation>

<operation id="122" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
if.end:39 %ovf_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %mant_1, i32 59

]]></Node>
<StgValue><ssdm name="ovf_1"/></StgValue>
</operation>

<operation id="123" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
if.end:40 %sf_r_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln734_1, i1 1

]]></Node>
<StgValue><ssdm name="sf_r_6"/></StgValue>
</operation>

<operation id="124" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="30" op_0_bw="30" op_1_bw="60" op_2_bw="32">
<![CDATA[
if.end:41 %mantissa_8 = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32, i60 %mant_1, i32 30

]]></Node>
<StgValue><ssdm name="mantissa_8"/></StgValue>
</operation>

<operation id="125" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="30" op_1_bw="60" op_2_bw="32">
<![CDATA[
if.end:42 %mantissa_9 = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32, i60 %mant_1, i32 29

]]></Node>
<StgValue><ssdm name="mantissa_9"/></StgValue>
</operation>

<operation id="126" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:43 %sf_r_12 = select i1 %ovf_1, i6 %sf_r_6, i6 %shl_ln734

]]></Node>
<StgValue><ssdm name="sf_r_12"/></StgValue>
</operation>

<operation id="127" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
if.end:44 %mantissa_10 = select i1 %ovf_1, i30 %mantissa_8, i30 %mantissa_9

]]></Node>
<StgValue><ssdm name="mantissa_10"/></StgValue>
</operation>

<operation id="128" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:45 %regime_5 = select i1 %icmp_ln771_1, i6 34, i6 %sf_r_12

]]></Node>
<StgValue><ssdm name="regime_5"/></StgValue>
</operation>

<operation id="129" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end:46 %icmp_ln803_1 = icmp_sgt  i6 %regime_5, i6 29

]]></Node>
<StgValue><ssdm name="icmp_ln803_1"/></StgValue>
</operation>

<operation id="130" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end:47 %icmp_ln804_1 = icmp_sgt  i6 %regime_5, i6 34

]]></Node>
<StgValue><ssdm name="icmp_ln804_1"/></StgValue>
</operation>

<operation id="131" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:48 %select_ln804_1 = select i1 %icmp_ln804_1, i6 %regime_5, i6 34

]]></Node>
<StgValue><ssdm name="select_ln804_1"/></StgValue>
</operation>

<operation id="132" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end:49 %or_ln820_3 = or i1 %y_isZero, i1 %icmp_ln803_1

]]></Node>
<StgValue><ssdm name="or_ln820_3"/></StgValue>
</operation>

<operation id="133" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:50 %regime_11 = select i1 %or_ln820_3, i6 %select_ln820, i6 %select_ln804_1

]]></Node>
<StgValue><ssdm name="regime_11"/></StgValue>
</operation>

<operation id="134" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end:51 %or_ln820_4 = or i1 %y_isZero, i1 %icmp_ln771_1

]]></Node>
<StgValue><ssdm name="or_ln820_4"/></StgValue>
</operation>

<operation id="135" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
if.end:52 %mantissa_17 = select i1 %or_ln820_4, i30 %select_ln820_5, i30 %mantissa_10

]]></Node>
<StgValue><ssdm name="mantissa_17"/></StgValue>
</operation>

<operation id="136" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end:53 %sf_in = add i6 %regime_10, i6 63

]]></Node>
<StgValue><ssdm name="sf_in"/></StgValue>
</operation>

<operation id="137" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="6">
<![CDATA[
if.end:54 %sext_ln629 = sext i6 %regime_11

]]></Node>
<StgValue><ssdm name="sext_ln629"/></StgValue>
</operation>

<operation id="138" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end:55 %sf_in_1 = add i7 %sext_ln629, i7 123

]]></Node>
<StgValue><ssdm name="sf_in_1"/></StgValue>
</operation>

<operation id="139" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32">
<![CDATA[
if.end:56 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32, i7 %sf_in_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="140" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end:57 %icmp_ln631 = icmp_eq  i2 %tmp_s, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln631"/></StgValue>
</operation>

<operation id="141" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="7">
<![CDATA[
if.end:58 %result_regime_6 = trunc i7 %sf_in_1

]]></Node>
<StgValue><ssdm name="result_regime_6"/></StgValue>
</operation>

<operation id="142" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:59 %result_regime_11 = select i1 %icmp_ln631, i6 34, i6 %result_regime_6

]]></Node>
<StgValue><ssdm name="result_regime_11"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="143" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="6">
<![CDATA[
if.end:33 %sext_ln755 = sext i6 %regime_10

]]></Node>
<StgValue><ssdm name="sext_ln755"/></StgValue>
</operation>

<operation id="144" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="60" op_0_bw="30">
<![CDATA[
if.end:60 %zext_ln748_3 = zext i30 %mantissa_17

]]></Node>
<StgValue><ssdm name="zext_ln748_3"/></StgValue>
</operation>

<operation id="145" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="6">
<![CDATA[
if.end:61 %sext_ln755_1 = sext i6 %result_regime_11

]]></Node>
<StgValue><ssdm name="sext_ln755_1"/></StgValue>
</operation>

<operation id="146" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end:62 %add_ln755 = add i6 %result_regime_11, i6 %regime_10

]]></Node>
<StgValue><ssdm name="add_ln755"/></StgValue>
</operation>

<operation id="147" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end:63 %sf_r_8 = add i7 %sext_ln755_1, i7 %sext_ln755

]]></Node>
<StgValue><ssdm name="sf_r_8"/></StgValue>
</operation>

<operation id="148" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32">
<![CDATA[
if.end:64 %tmp_i1 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32, i7 %sf_r_8, i32 5

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="149" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end:65 %icmp_ln771_2 = icmp_eq  i2 %tmp_i1, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln771_2"/></StgValue>
</operation>

<operation id="150" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
if.end:66 %mant_2 = mul i60 %zext_ln748_2, i60 %zext_ln748_3

]]></Node>
<StgValue><ssdm name="mant_2"/></StgValue>
</operation>

<operation id="151" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
if.end:67 %ovf_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i60.i32, i60 %mant_2, i32 59

]]></Node>
<StgValue><ssdm name="ovf_2"/></StgValue>
</operation>

<operation id="152" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end:68 %sf_r_9 = add i6 %add_ln755, i6 1

]]></Node>
<StgValue><ssdm name="sf_r_9"/></StgValue>
</operation>

<operation id="153" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="30" op_0_bw="30" op_1_bw="60" op_2_bw="32">
<![CDATA[
if.end:69 %mantissa_12 = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32, i60 %mant_2, i32 30

]]></Node>
<StgValue><ssdm name="mantissa_12"/></StgValue>
</operation>

<operation id="154" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="30" op_0_bw="30" op_1_bw="60" op_2_bw="32">
<![CDATA[
if.end:70 %mantissa_13 = partselect i30 @_ssdm_op_PartSelect.i30.i60.i32, i60 %mant_2, i32 29

]]></Node>
<StgValue><ssdm name="mantissa_13"/></StgValue>
</operation>

<operation id="155" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:71 %sf_r_13 = select i1 %ovf_2, i6 %sf_r_9, i6 %add_ln755

]]></Node>
<StgValue><ssdm name="sf_r_13"/></StgValue>
</operation>

<operation id="156" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
if.end:72 %mantissa_14 = select i1 %ovf_2, i30 %mantissa_12, i30 %mantissa_13

]]></Node>
<StgValue><ssdm name="mantissa_14"/></StgValue>
</operation>

<operation id="157" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:73 %regime_8 = select i1 %icmp_ln771_2, i6 34, i6 %sf_r_13

]]></Node>
<StgValue><ssdm name="regime_8"/></StgValue>
</operation>

<operation id="158" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end:74 %icmp_ln803_2 = icmp_sgt  i6 %regime_8, i6 29

]]></Node>
<StgValue><ssdm name="icmp_ln803_2"/></StgValue>
</operation>

<operation id="159" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end:75 %icmp_ln804_2 = icmp_sgt  i6 %regime_8, i6 34

]]></Node>
<StgValue><ssdm name="icmp_ln804_2"/></StgValue>
</operation>

<operation id="160" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:76 %select_ln804_2 = select i1 %icmp_ln804_2, i6 %regime_8, i6 34

]]></Node>
<StgValue><ssdm name="select_ln804_2"/></StgValue>
</operation>

<operation id="161" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end:77 %or_ln820_5 = or i1 %y_isZero, i1 %icmp_ln803_2

]]></Node>
<StgValue><ssdm name="or_ln820_5"/></StgValue>
</operation>

<operation id="162" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:78 %regime = select i1 %or_ln820_5, i6 %select_ln820, i6 %select_ln804_2

]]></Node>
<StgValue><ssdm name="regime"/></StgValue>
</operation>

<operation id="163" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end:79 %or_ln820_6 = or i1 %y_isZero, i1 %icmp_ln771_2

]]></Node>
<StgValue><ssdm name="or_ln820_6"/></StgValue>
</operation>

<operation id="164" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
if.end:80 %mantissa_18 = select i1 %or_ln820_6, i30 %select_ln820_5, i30 %mantissa_14

]]></Node>
<StgValue><ssdm name="mantissa_18"/></StgValue>
</operation>

<operation id="165" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="6">
<![CDATA[
if.end:81 %sext_ln629_1 = sext i6 %regime

]]></Node>
<StgValue><ssdm name="sext_ln629_1"/></StgValue>
</operation>

<operation id="166" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end:82 %sf_in_2 = add i7 %sext_ln629_1, i7 123

]]></Node>
<StgValue><ssdm name="sf_in_2"/></StgValue>
</operation>

<operation id="167" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32">
<![CDATA[
if.end:83 %tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32, i7 %sf_in_2, i32 5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="168" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end:84 %icmp_ln631_1 = icmp_eq  i2 %tmp_6, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln631_1"/></StgValue>
</operation>

<operation id="169" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="7">
<![CDATA[
if.end:85 %result_regime_7 = trunc i7 %sf_in_2

]]></Node>
<StgValue><ssdm name="result_regime_7"/></StgValue>
</operation>

<operation id="170" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end:86 %result_regime = select i1 %icmp_ln631_1, i6 34, i6 %result_regime_7

]]></Node>
<StgValue><ssdm name="result_regime"/></StgValue>
</operation>

<operation id="171" st_id="29" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:87 %call_ret2 = call i39 @positAdd, i1 0, i1 0, i6 0, i1 0, i30 536870912, i1 1, i1 %y_isZero, i6 %sf_in, i1 0, i30 %mantissa_16

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="172" st_id="30" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:87 %call_ret2 = call i39 @positAdd, i1 0, i1 0, i6 0, i1 0, i30 536870912, i1 1, i1 %y_isZero, i6 %sf_in, i1 0, i30 %mantissa_16

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="173" st_id="31" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:87 %call_ret2 = call i39 @positAdd, i1 0, i1 0, i6 0, i1 0, i30 536870912, i1 1, i1 %y_isZero, i6 %sf_in, i1 0, i30 %mantissa_16

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="174" st_id="32" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:87 %call_ret2 = call i39 @positAdd, i1 0, i1 0, i6 0, i1 0, i30 536870912, i1 1, i1 %y_isZero, i6 %sf_in, i1 0, i30 %mantissa_16

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="175" st_id="33" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:87 %call_ret2 = call i39 @positAdd, i1 0, i1 0, i6 0, i1 0, i30 536870912, i1 1, i1 %y_isZero, i6 %sf_in, i1 0, i30 %mantissa_16

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="176" st_id="34" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:87 %call_ret2 = call i39 @positAdd, i1 0, i1 0, i6 0, i1 0, i30 536870912, i1 1, i1 %y_isZero, i6 %sf_in, i1 0, i30 %mantissa_16

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="177" st_id="35" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:87 %call_ret2 = call i39 @positAdd, i1 0, i1 0, i6 0, i1 0, i30 536870912, i1 1, i1 %y_isZero, i6 %sf_in, i1 0, i30 %mantissa_16

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="178" st_id="36" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:87 %call_ret2 = call i39 @positAdd, i1 0, i1 0, i6 0, i1 0, i30 536870912, i1 1, i1 %y_isZero, i6 %sf_in, i1 0, i30 %mantissa_16

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="179" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="39">
<![CDATA[
if.end:88 %result_sign = extractvalue i39 %call_ret2

]]></Node>
<StgValue><ssdm name="result_sign"/></StgValue>
</operation>

<operation id="180" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="39">
<![CDATA[
if.end:89 %result_isZero = extractvalue i39 %call_ret2

]]></Node>
<StgValue><ssdm name="result_isZero"/></StgValue>
</operation>

<operation id="181" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="39">
<![CDATA[
if.end:90 %result_regime_12 = extractvalue i39 %call_ret2

]]></Node>
<StgValue><ssdm name="result_regime_12"/></StgValue>
</operation>

<operation id="182" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="39">
<![CDATA[
if.end:91 %result_exponent = extractvalue i39 %call_ret2

]]></Node>
<StgValue><ssdm name="result_exponent"/></StgValue>
</operation>

<operation id="183" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="39">
<![CDATA[
if.end:92 %result_mantissa = extractvalue i39 %call_ret2

]]></Node>
<StgValue><ssdm name="result_mantissa"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="184" st_id="37" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:93 %call_ret3 = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime_12, i1 %result_exponent, i30 %result_mantissa, i1 0, i1 %y_isZero, i6 %result_regime_11, i1 0, i30 %mantissa_17

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="185" st_id="38" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:93 %call_ret3 = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime_12, i1 %result_exponent, i30 %result_mantissa, i1 0, i1 %y_isZero, i6 %result_regime_11, i1 0, i30 %mantissa_17

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="186" st_id="39" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:93 %call_ret3 = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime_12, i1 %result_exponent, i30 %result_mantissa, i1 0, i1 %y_isZero, i6 %result_regime_11, i1 0, i30 %mantissa_17

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="187" st_id="40" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:93 %call_ret3 = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime_12, i1 %result_exponent, i30 %result_mantissa, i1 0, i1 %y_isZero, i6 %result_regime_11, i1 0, i30 %mantissa_17

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="188" st_id="41" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:93 %call_ret3 = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime_12, i1 %result_exponent, i30 %result_mantissa, i1 0, i1 %y_isZero, i6 %result_regime_11, i1 0, i30 %mantissa_17

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="189" st_id="42" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:93 %call_ret3 = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime_12, i1 %result_exponent, i30 %result_mantissa, i1 0, i1 %y_isZero, i6 %result_regime_11, i1 0, i30 %mantissa_17

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="190" st_id="43" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:93 %call_ret3 = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime_12, i1 %result_exponent, i30 %result_mantissa, i1 0, i1 %y_isZero, i6 %result_regime_11, i1 0, i30 %mantissa_17

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="191" st_id="44" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:93 %call_ret3 = call i39 @positAdd, i1 %result_sign, i1 %result_isZero, i6 %result_regime_12, i1 %result_exponent, i30 %result_mantissa, i1 0, i1 %y_isZero, i6 %result_regime_11, i1 0, i30 %mantissa_17

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="192" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="39">
<![CDATA[
if.end:94 %x_sign_69 = extractvalue i39 %call_ret3

]]></Node>
<StgValue><ssdm name="x_sign_69"/></StgValue>
</operation>

<operation id="193" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="39">
<![CDATA[
if.end:95 %x_isZero_70 = extractvalue i39 %call_ret3

]]></Node>
<StgValue><ssdm name="x_isZero_70"/></StgValue>
</operation>

<operation id="194" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="39">
<![CDATA[
if.end:96 %x_regime_71 = extractvalue i39 %call_ret3

]]></Node>
<StgValue><ssdm name="x_regime_71"/></StgValue>
</operation>

<operation id="195" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="39">
<![CDATA[
if.end:97 %x_exponent_72 = extractvalue i39 %call_ret3

]]></Node>
<StgValue><ssdm name="x_exponent_72"/></StgValue>
</operation>

<operation id="196" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="30" op_0_bw="39">
<![CDATA[
if.end:98 %x_mantissa_73 = extractvalue i39 %call_ret3

]]></Node>
<StgValue><ssdm name="x_mantissa_73"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="197" st_id="45" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:99 %call_ret4 = call i39 @positAdd, i1 %x_sign_69, i1 %x_isZero_70, i6 %x_regime_71, i1 %x_exponent_72, i30 %x_mantissa_73, i1 1, i1 %y_isZero, i6 %result_regime, i1 0, i30 %mantissa_18

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="198" st_id="46" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:99 %call_ret4 = call i39 @positAdd, i1 %x_sign_69, i1 %x_isZero_70, i6 %x_regime_71, i1 %x_exponent_72, i30 %x_mantissa_73, i1 1, i1 %y_isZero, i6 %result_regime, i1 0, i30 %mantissa_18

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="199" st_id="47" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:99 %call_ret4 = call i39 @positAdd, i1 %x_sign_69, i1 %x_isZero_70, i6 %x_regime_71, i1 %x_exponent_72, i30 %x_mantissa_73, i1 1, i1 %y_isZero, i6 %result_regime, i1 0, i30 %mantissa_18

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="200" st_id="48" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:99 %call_ret4 = call i39 @positAdd, i1 %x_sign_69, i1 %x_isZero_70, i6 %x_regime_71, i1 %x_exponent_72, i30 %x_mantissa_73, i1 1, i1 %y_isZero, i6 %result_regime, i1 0, i30 %mantissa_18

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="201" st_id="49" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:99 %call_ret4 = call i39 @positAdd, i1 %x_sign_69, i1 %x_isZero_70, i6 %x_regime_71, i1 %x_exponent_72, i30 %x_mantissa_73, i1 1, i1 %y_isZero, i6 %result_regime, i1 0, i30 %mantissa_18

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="202" st_id="50" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:99 %call_ret4 = call i39 @positAdd, i1 %x_sign_69, i1 %x_isZero_70, i6 %x_regime_71, i1 %x_exponent_72, i30 %x_mantissa_73, i1 1, i1 %y_isZero, i6 %result_regime, i1 0, i30 %mantissa_18

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="203" st_id="51" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:99 %call_ret4 = call i39 @positAdd, i1 %x_sign_69, i1 %x_isZero_70, i6 %x_regime_71, i1 %x_exponent_72, i30 %x_mantissa_73, i1 1, i1 %y_isZero, i6 %result_regime, i1 0, i30 %mantissa_18

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="204" st_id="52" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="39" op_0_bw="39" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="1" op_5_bw="30" op_6_bw="1" op_7_bw="1" op_8_bw="6" op_9_bw="1" op_10_bw="30">
<![CDATA[
if.end:99 %call_ret4 = call i39 @positAdd, i1 %x_sign_69, i1 %x_isZero_70, i6 %x_regime_71, i1 %x_exponent_72, i30 %x_mantissa_73, i1 1, i1 %y_isZero, i6 %result_regime, i1 0, i30 %mantissa_18

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="205" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="39">
<![CDATA[
if.end:100 %negated_posit_sign_2 = extractvalue i39 %call_ret4

]]></Node>
<StgValue><ssdm name="negated_posit_sign_2"/></StgValue>
</operation>

<operation id="206" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="39">
<![CDATA[
if.end:101 %negated_posit_isZero = extractvalue i39 %call_ret4

]]></Node>
<StgValue><ssdm name="negated_posit_isZero"/></StgValue>
</operation>

<operation id="207" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="39">
<![CDATA[
if.end:102 %negated_posit_regime = extractvalue i39 %call_ret4

]]></Node>
<StgValue><ssdm name="negated_posit_regime"/></StgValue>
</operation>

<operation id="208" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="39">
<![CDATA[
if.end:103 %negated_posit_exponent = extractvalue i39 %call_ret4

]]></Node>
<StgValue><ssdm name="negated_posit_exponent"/></StgValue>
</operation>

<operation id="209" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="39">
<![CDATA[
if.end:104 %negated_posit_mantissa = extractvalue i39 %call_ret4

]]></Node>
<StgValue><ssdm name="negated_posit_mantissa"/></StgValue>
</operation>

<operation id="210" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:105 %br_ln1083 = br i1 %negate, void %cleanup, void %cond.true

]]></Node>
<StgValue><ssdm name="br_ln1083"/></StgValue>
</operation>

<operation id="211" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
<literal name="negate" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cond.true:0 %negated_posit_sign = xor i1 %negated_posit_sign_2, i1 1

]]></Node>
<StgValue><ssdm name="negated_posit_sign"/></StgValue>
</operation>

<operation id="212" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="x_isZero_read" val="0"/>
<literal name="negate" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
cond.true:1 %br_ln1083 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln1083"/></StgValue>
</operation>

<operation id="213" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
cleanup:0 %agg_result_01_1 = phi i1 0, void %entry, i1 %negated_posit_sign, void %cond.true, i1 %negated_posit_sign_2, void %if.end

]]></Node>
<StgValue><ssdm name="agg_result_01_1"/></StgValue>
</operation>

<operation id="214" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
cleanup:1 %agg_result_12_1 = phi i1 0, void %entry, i1 %negated_posit_isZero, void %cond.true, i1 %negated_posit_isZero, void %if.end

]]></Node>
<StgValue><ssdm name="agg_result_12_1"/></StgValue>
</operation>

<operation id="215" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0">
<![CDATA[
cleanup:2 %agg_result_3_1 = phi i6 0, void %entry, i6 %negated_posit_regime, void %cond.true, i6 %negated_posit_regime, void %if.end

]]></Node>
<StgValue><ssdm name="agg_result_3_1"/></StgValue>
</operation>

<operation id="216" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
cleanup:3 %agg_result_4_1 = phi i1 0, void %entry, i1 %negated_posit_exponent, void %cond.true, i1 %negated_posit_exponent, void %if.end

]]></Node>
<StgValue><ssdm name="agg_result_4_1"/></StgValue>
</operation>

<operation id="217" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="30" op_0_bw="30" op_1_bw="0" op_2_bw="30" op_3_bw="0" op_4_bw="30" op_5_bw="0">
<![CDATA[
cleanup:4 %agg_result_5_1 = phi i30 536870912, void %entry, i30 %negated_posit_mantissa, void %cond.true, i30 %negated_posit_mantissa, void %if.end

]]></Node>
<StgValue><ssdm name="agg_result_5_1"/></StgValue>
</operation>

<operation id="218" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="39" op_0_bw="39" op_1_bw="1">
<![CDATA[
cleanup:5 %newret3 = insertvalue i39 <undef>, i1 %agg_result_01_1

]]></Node>
<StgValue><ssdm name="newret3"/></StgValue>
</operation>

<operation id="219" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="39" op_0_bw="39" op_1_bw="1">
<![CDATA[
cleanup:6 %newret5 = insertvalue i39 %newret3, i1 %agg_result_12_1

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="220" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="39" op_0_bw="39" op_1_bw="6">
<![CDATA[
cleanup:7 %newret7 = insertvalue i39 %newret5, i6 %agg_result_3_1

]]></Node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="221" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="39" op_0_bw="39" op_1_bw="1">
<![CDATA[
cleanup:8 %newret9 = insertvalue i39 %newret7, i1 %agg_result_4_1

]]></Node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="222" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="39" op_0_bw="39" op_1_bw="30">
<![CDATA[
cleanup:9 %newret = insertvalue i39 %newret9, i30 %agg_result_5_1

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="223" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="39">
<![CDATA[
cleanup:10 %ret_ln253 = ret i39 %newret

]]></Node>
<StgValue><ssdm name="ret_ln253"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
