

================================================================
== Vivado HLS Report for 'dense_resource_0_0_2'
================================================================
* Date:           Fri Aug 19 15:50:33 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ii_1
* Solution:       example_par_4
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.804 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.80>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_6_V_read12 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_6_V_read)" [./example.h:240]   --->   Operation 3 'read' 'data_6_V_read12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_5_V_read11 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_5_V_read)" [./example.h:240]   --->   Operation 4 'read' 'data_5_V_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_4_V_read_6 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_4_V_read)" [./example.h:240]   --->   Operation 5 'read' 'data_4_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_3_V_read_6 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_3_V_read)" [./example.h:240]   --->   Operation 6 'read' 'data_3_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_2_V_read_6 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_2_V_read)" [./example.h:240]   --->   Operation 7 'read' 'data_2_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_1_V_read_6 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_1_V_read)" [./example.h:240]   --->   Operation 8 'read' 'data_1_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_0_V_read_6 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_0_V_read)" [./example.h:240]   --->   Operation 9 'read' 'data_0_V_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %data_0_V_read_6 to i21" [./example.h:142->./example.h:267]   --->   Operation 10 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1118_165 = sext i14 %data_0_V_read_6 to i17" [./example.h:142->./example.h:267]   --->   Operation 11 'sext' 'sext_ln1118_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i21 %sext_ln1118, -39" [./example.h:142->./example.h:267]   --->   Operation 12 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1118_166 = sext i14 %data_1_V_read_6 to i21" [./example.h:142->./example.h:267]   --->   Operation 14 'sext' 'sext_ln1118_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln1118_167 = sext i14 %data_1_V_read_6 to i20" [./example.h:142->./example.h:267]   --->   Operation 15 'sext' 'sext_ln1118_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1118_168 = sext i14 %data_1_V_read_6 to i17" [./example.h:142->./example.h:267]   --->   Operation 16 'sext' 'sext_ln1118_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1118_169 = sext i14 %data_1_V_read_6 to i18" [./example.h:142->./example.h:267]   --->   Operation 17 'sext' 'sext_ln1118_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_69 = mul i21 %sext_ln1118_166, -42" [./example.h:142->./example.h:267]   --->   Operation 18 'mul' 'mul_ln1118_69' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln708_125 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_69, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 19 'partselect' 'trunc_ln708_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118_170 = sext i14 %data_2_V_read_6 to i21" [./example.h:142->./example.h:267]   --->   Operation 20 'sext' 'sext_ln1118_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1118_171 = sext i14 %data_2_V_read_6 to i17" [./example.h:142->./example.h:267]   --->   Operation 21 'sext' 'sext_ln1118_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_70 = mul i21 %sext_ln1118_170, 39" [./example.h:142->./example.h:267]   --->   Operation 22 'mul' 'mul_ln1118_70' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln708_126 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_70, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 23 'partselect' 'trunc_ln708_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_172 = sext i14 %data_3_V_read_6 to i21" [./example.h:142->./example.h:267]   --->   Operation 24 'sext' 'sext_ln1118_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_173 = sext i14 %data_3_V_read_6 to i19" [./example.h:142->./example.h:267]   --->   Operation 25 'sext' 'sext_ln1118_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_71 = mul i21 %sext_ln1118_172, 39" [./example.h:142->./example.h:267]   --->   Operation 26 'mul' 'mul_ln1118_71' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln708_127 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_71, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 27 'partselect' 'trunc_ln708_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.55ns)   --->   "%add_ln703 = add i14 %trunc_ln708_125, %trunc_ln" [./example.h:267]   --->   Operation 28 'add' 'add_ln703' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_218 = add i14 %trunc_ln708_127, %trunc_ln708_126" [./example.h:267]   --->   Operation 29 'add' 'add_ln703_218' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_219 = add i14 %add_ln703, %add_ln703_218" [./example.h:267]   --->   Operation 30 'add' 'add_ln703_219' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln1118_82 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_0_V_read_6, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 31 'bitconcatenate' 'shl_ln1118_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln1118_181 = sext i18 %shl_ln1118_82 to i19" [./example.h:142->./example.h:267]   --->   Operation 32 'sext' 'sext_ln1118_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln1118_83 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_0_V_read_6, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 33 'bitconcatenate' 'shl_ln1118_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_182 = sext i15 %shl_ln1118_83 to i19" [./example.h:142->./example.h:267]   --->   Operation 34 'sext' 'sext_ln1118_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.58ns)   --->   "%add_ln1118 = add i19 %sext_ln1118_181, %sext_ln1118_182" [./example.h:142->./example.h:267]   --->   Operation 35 'add' 'add_ln1118' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln708_146 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 36 'partselect' 'trunc_ln708_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln708_101 = sext i12 %trunc_ln708_146 to i14" [./example.h:142->./example.h:267]   --->   Operation 37 'sext' 'sext_ln708_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_74 = mul i21 %sext_ln1118_166, 54" [./example.h:142->./example.h:267]   --->   Operation 38 'mul' 'mul_ln1118_74' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln708_132 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_74, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 39 'partselect' 'trunc_ln708_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_75 = mul i21 %sext_ln1118_170, 146" [./example.h:142->./example.h:267]   --->   Operation 40 'mul' 'mul_ln1118_75' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln708_133 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_75, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 41 'partselect' 'trunc_ln708_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_76 = mul i21 %sext_ln1118_172, 42" [./example.h:142->./example.h:267]   --->   Operation 42 'mul' 'mul_ln1118_76' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln708_134 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_76, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 43 'partselect' 'trunc_ln708_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.55ns)   --->   "%add_ln703_224 = add i14 %trunc_ln708_132, %sext_ln708_101" [./example.h:267]   --->   Operation 44 'add' 'add_ln703_224' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_225 = add i14 %trunc_ln708_134, %trunc_ln708_133" [./example.h:267]   --->   Operation 45 'add' 'add_ln703_225' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_226 = add i14 %add_ln703_224, %add_ln703_225" [./example.h:267]   --->   Operation 46 'add' 'add_ln703_226' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_0_V_read_6, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 47 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1118_183 = sext i16 %tmp to i17" [./example.h:142->./example.h:267]   --->   Operation 48 'sext' 'sext_ln1118_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.60ns)   --->   "%sub_ln1118_75 = sub i17 %sext_ln1118_165, %sext_ln1118_183" [./example.h:142->./example.h:267]   --->   Operation 49 'sub' 'sub_ln1118_75' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_37 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_75, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 50 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1118_195 = sext i10 %tmp_37 to i11" [./example.h:142->./example.h:267]   --->   Operation 51 'sext' 'sext_ln1118_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_8 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_1_V_read_6, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 52 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1118_184 = sext i16 %tmp_8 to i17" [./example.h:142->./example.h:267]   --->   Operation 53 'sext' 'sext_ln1118_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.60ns)   --->   "%sub_ln1118_76 = sub i17 %sext_ln1118_168, %sext_ln1118_184" [./example.h:142->./example.h:267]   --->   Operation 54 'sub' 'sub_ln1118_76' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_38 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_76, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 55 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1118_216 = sext i10 %tmp_38 to i13" [./example.h:142->./example.h:267]   --->   Operation 56 'sext' 'sext_ln1118_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_217 = sext i10 %tmp_38 to i11" [./example.h:142->./example.h:267]   --->   Operation 57 'sext' 'sext_ln1118_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln1118_84 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_2_V_read_6, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 58 'bitconcatenate' 'shl_ln1118_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_185 = sext i19 %shl_ln1118_84 to i20" [./example.h:142->./example.h:267]   --->   Operation 59 'sext' 'sext_ln1118_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1118_85 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_2_V_read_6, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 60 'bitconcatenate' 'shl_ln1118_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1118_186 = sext i17 %shl_ln1118_85 to i18" [./example.h:142->./example.h:267]   --->   Operation 61 'sext' 'sext_ln1118_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1118_187 = sext i17 %shl_ln1118_85 to i20" [./example.h:142->./example.h:267]   --->   Operation 62 'sext' 'sext_ln1118_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.56ns)   --->   "%sub_ln1118_77 = sub i20 %sext_ln1118_187, %sext_ln1118_185" [./example.h:142->./example.h:267]   --->   Operation 63 'sub' 'sub_ln1118_77' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln708_153 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_77, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 64 'partselect' 'trunc_ln708_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln708_103 = sext i13 %trunc_ln708_153 to i14" [./example.h:142->./example.h:267]   --->   Operation 65 'sext' 'sext_ln708_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_82 = mul i21 %sext_ln1118_172, 76" [./example.h:142->./example.h:267]   --->   Operation 66 'mul' 'mul_ln1118_82' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln708_141 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_82, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 67 'partselect' 'trunc_ln708_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.54ns)   --->   "%add_ln703_231 = add i11 %sext_ln1118_217, %sext_ln1118_195" [./example.h:267]   --->   Operation 68 'add' 'add_ln703_231' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i11 %add_ln703_231 to i14" [./example.h:267]   --->   Operation 69 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_232 = add i14 %trunc_ln708_141, %sext_ln708_103" [./example.h:267]   --->   Operation 70 'add' 'add_ln703_232' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 71 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_233 = add i14 %sext_ln703, %add_ln703_232" [./example.h:267]   --->   Operation 71 'add' 'add_ln703_233' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_79 = sub i19 0, %sext_ln1118_181" [./example.h:142->./example.h:267]   --->   Operation 72 'sub' 'sub_ln1118_79' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1118_189 = sext i16 %tmp to i21" [./example.h:142->./example.h:267]   --->   Operation 73 'sext' 'sext_ln1118_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1118_190 = sext i16 %tmp to i19" [./example.h:142->./example.h:267]   --->   Operation 74 'sext' 'sext_ln1118_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_80 = sub i19 %sub_ln1118_79, %sext_ln1118_190" [./example.h:142->./example.h:267]   --->   Operation 75 'sub' 'sub_ln1118_80' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln708_158 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_80, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 76 'partselect' 'trunc_ln708_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln708_106 = sext i12 %trunc_ln708_158 to i14" [./example.h:142->./example.h:267]   --->   Operation 77 'sext' 'sext_ln708_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.90ns)   --->   "%mul_ln1118_85 = mul i19 %sext_ln1118_173, 11" [./example.h:142->./example.h:267]   --->   Operation 78 'mul' 'mul_ln1118_85' <Predicate = true> <Delay = 1.90> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_39 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %mul_ln1118_85, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 79 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_218 = sext i12 %tmp_39 to i13" [./example.h:142->./example.h:267]   --->   Operation 80 'sext' 'sext_ln1118_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.52ns)   --->   "%add_ln703_238 = add i13 %sext_ln1118_218, %sext_ln1118_216" [./example.h:267]   --->   Operation 81 'add' 'add_ln703_238' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln703_28 = sext i13 %add_ln703_238 to i14" [./example.h:267]   --->   Operation 82 'sext' 'sext_ln703_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.54ns)   --->   "%add_ln703_239 = add i14 %sext_ln708_106, %sext_ln703_28" [./example.h:267]   --->   Operation 83 'add' 'add_ln703_239' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln1118_88 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_0_V_read_6, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 84 'bitconcatenate' 'shl_ln1118_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1118_193 = sext i20 %shl_ln1118_88 to i21" [./example.h:142->./example.h:267]   --->   Operation 85 'sext' 'sext_ln1118_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.55ns)   --->   "%sub_ln1118_82 = sub i21 %sext_ln1118_189, %sext_ln1118_193" [./example.h:142->./example.h:267]   --->   Operation 86 'sub' 'sub_ln1118_82' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln708_152 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_82, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 87 'partselect' 'trunc_ln708_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1118_194 = sext i16 %tmp_8 to i19" [./example.h:142->./example.h:267]   --->   Operation 88 'sext' 'sext_ln1118_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_83 = sub i17 0, %sext_ln1118_184" [./example.h:142->./example.h:267]   --->   Operation 89 'sub' 'sub_ln1118_83' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 90 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%sub_ln1118_84 = sub i17 %sub_ln1118_83, %sext_ln1118_168" [./example.h:142->./example.h:267]   --->   Operation 90 'sub' 'sub_ln1118_84' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln708_162 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_84, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 91 'partselect' 'trunc_ln708_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln708_108 = sext i10 %trunc_ln708_162 to i14" [./example.h:142->./example.h:267]   --->   Operation 92 'sext' 'sext_ln708_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_9 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_2_V_read_6, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 93 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1118_196 = sext i16 %tmp_9 to i17" [./example.h:142->./example.h:267]   --->   Operation 94 'sext' 'sext_ln1118_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.60ns)   --->   "%sub_ln1118_98 = sub i17 %sext_ln1118_171, %sext_ln1118_196" [./example.h:142->./example.h:267]   --->   Operation 95 'sub' 'sub_ln1118_98' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln708_163 = call i10 @_ssdm_op_PartSelect.i10.i17.i32.i32(i17 %sub_ln1118_98, i32 7, i32 16)" [./example.h:142->./example.h:267]   --->   Operation 96 'partselect' 'trunc_ln708_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln708_109 = sext i10 %trunc_ln708_163 to i14" [./example.h:142->./example.h:267]   --->   Operation 97 'sext' 'sext_ln708_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_89 = mul i21 %sext_ln1118_172, 50" [./example.h:142->./example.h:267]   --->   Operation 98 'mul' 'mul_ln1118_89' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln708_155 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_89, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 99 'partselect' 'trunc_ln708_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.55ns)   --->   "%add_ln703_244 = add i14 %sext_ln708_108, %trunc_ln708_152" [./example.h:267]   --->   Operation 100 'add' 'add_ln703_244' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_245 = add i14 %trunc_ln708_155, %sext_ln708_109" [./example.h:267]   --->   Operation 101 'add' 'add_ln703_245' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 102 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_246 = add i14 %add_ln703_244, %add_ln703_245" [./example.h:267]   --->   Operation 102 'add' 'add_ln703_246' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 103 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_91 = mul i21 %sext_ln1118, -69" [./example.h:142->./example.h:267]   --->   Operation 103 'mul' 'mul_ln1118_91' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln708_159 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_91, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 104 'partselect' 'trunc_ln708_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln1118_91 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_1_V_read_6, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 105 'bitconcatenate' 'shl_ln1118_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1118_200 = sext i17 %shl_ln1118_91 to i18" [./example.h:142->./example.h:267]   --->   Operation 106 'sext' 'sext_ln1118_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.59ns)   --->   "%sub_ln1118_86 = sub i18 %sext_ln1118_200, %sext_ln1118_169" [./example.h:142->./example.h:267]   --->   Operation 107 'sub' 'sub_ln1118_86' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln708_169 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_86, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 108 'partselect' 'trunc_ln708_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln708_111 = sext i11 %trunc_ln708_169 to i14" [./example.h:142->./example.h:267]   --->   Operation 109 'sext' 'sext_ln708_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1118_92 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_2_V_read_6, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 110 'bitconcatenate' 'shl_ln1118_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1118_201 = sext i15 %shl_ln1118_92 to i18" [./example.h:142->./example.h:267]   --->   Operation 111 'sext' 'sext_ln1118_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.59ns)   --->   "%sub_ln1118_87 = sub i18 %sext_ln1118_201, %sext_ln1118_186" [./example.h:142->./example.h:267]   --->   Operation 112 'sub' 'sub_ln1118_87' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_41 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_87, i32 7, i32 17)" [./example.h:142->./example.h:267]   --->   Operation 113 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1118_219 = sext i11 %tmp_41 to i13" [./example.h:142->./example.h:267]   --->   Operation 114 'sext' 'sext_ln1118_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1118_93 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_3_V_read_6, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 115 'bitconcatenate' 'shl_ln1118_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1118_202 = sext i18 %shl_ln1118_93 to i19" [./example.h:142->./example.h:267]   --->   Operation 116 'sext' 'sext_ln1118_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln1118_94 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_3_V_read_6, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 117 'bitconcatenate' 'shl_ln1118_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln1118_203 = sext i16 %shl_ln1118_94 to i19" [./example.h:142->./example.h:267]   --->   Operation 118 'sext' 'sext_ln1118_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.58ns)   --->   "%add_ln1118_15 = add i19 %sext_ln1118_202, %sext_ln1118_203" [./example.h:142->./example.h:267]   --->   Operation 119 'add' 'add_ln1118_15' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_42 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118_15, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 120 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1118_220 = sext i12 %tmp_42 to i13" [./example.h:142->./example.h:267]   --->   Operation 121 'sext' 'sext_ln1118_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_251 = add i14 %sext_ln708_111, %trunc_ln708_159" [./example.h:267]   --->   Operation 122 'add' 'add_ln703_251' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 123 [1/1] (0.52ns)   --->   "%add_ln703_252 = add i13 %sext_ln1118_220, %sext_ln1118_219" [./example.h:267]   --->   Operation 123 'add' 'add_ln703_252' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln703_31 = sext i13 %add_ln703_252 to i14" [./example.h:267]   --->   Operation 124 'sext' 'sext_ln703_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_253 = add i14 %add_ln703_251, %sext_ln703_31" [./example.h:267]   --->   Operation 125 'add' 'add_ln703_253' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln708_175 = call i13 @_ssdm_op_PartSelect.i13.i14.i32.i32(i14 %data_0_V_read_6, i32 1, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 126 'partselect' 'trunc_ln708_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln708_113 = sext i13 %trunc_ln708_175 to i14" [./example.h:142->./example.h:267]   --->   Operation 127 'sext' 'sext_ln708_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_92 = mul i20 %sext_ln1118_167, 29" [./example.h:142->./example.h:267]   --->   Operation 128 'mul' 'mul_ln1118_92' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln708_179 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_92, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 129 'partselect' 'trunc_ln708_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln708_114 = sext i13 %trunc_ln708_179 to i14" [./example.h:142->./example.h:267]   --->   Operation 130 'sext' 'sext_ln708_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_93 = mul i21 %sext_ln1118_170, -223" [./example.h:142->./example.h:267]   --->   Operation 131 'mul' 'mul_ln1118_93' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln708_168 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_93, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 132 'partselect' 'trunc_ln708_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln1118_99 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_3_V_read_6, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 133 'bitconcatenate' 'shl_ln1118_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1118_208 = sext i19 %shl_ln1118_99 to i20" [./example.h:142->./example.h:267]   --->   Operation 134 'sext' 'sext_ln1118_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln1118_100 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_3_V_read_6, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 135 'bitconcatenate' 'shl_ln1118_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1118_209 = sext i15 %shl_ln1118_100 to i20" [./example.h:142->./example.h:267]   --->   Operation 136 'sext' 'sext_ln1118_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.56ns)   --->   "%sub_ln1118_92 = sub i20 %sext_ln1118_208, %sext_ln1118_209" [./example.h:142->./example.h:267]   --->   Operation 137 'sub' 'sub_ln1118_92' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln708_180 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_92, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 138 'partselect' 'trunc_ln708_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln708_115 = sext i13 %trunc_ln708_180 to i14" [./example.h:142->./example.h:267]   --->   Operation 139 'sext' 'sext_ln708_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.54ns)   --->   "%add_ln703_258 = add i14 %sext_ln708_114, %sext_ln708_113" [./example.h:267]   --->   Operation 140 'add' 'add_ln703_258' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_259 = add i14 %sext_ln708_115, %trunc_ln708_168" [./example.h:267]   --->   Operation 141 'add' 'add_ln703_259' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 142 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_260 = add i14 %add_ln703_258, %add_ln703_259" [./example.h:267]   --->   Operation 142 'add' 'add_ln703_260' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 143 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_95 = mul i21 %sext_ln1118, -84" [./example.h:142->./example.h:267]   --->   Operation 143 'mul' 'mul_ln1118_95' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln708_173 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_95, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 144 'partselect' 'trunc_ln708_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln1118_104 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_1_V_read_6, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 145 'bitconcatenate' 'shl_ln1118_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1118_214 = sext i18 %shl_ln1118_104 to i19" [./example.h:142->./example.h:267]   --->   Operation 146 'sext' 'sext_ln1118_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.58ns)   --->   "%add_ln1118_17 = add i19 %sext_ln1118_214, %sext_ln1118_194" [./example.h:142->./example.h:267]   --->   Operation 147 'add' 'add_ln1118_17' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln708_183 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118_17, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 148 'partselect' 'trunc_ln708_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln708_117 = sext i12 %trunc_ln708_183 to i14" [./example.h:142->./example.h:267]   --->   Operation 149 'sext' 'sext_ln708_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln708_184 = call i8 @_ssdm_op_PartSelect.i8.i14.i32.i32(i14 %data_2_V_read_6, i32 6, i32 13)" [./example.h:142->./example.h:267]   --->   Operation 150 'partselect' 'trunc_ln708_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln708_118 = sext i8 %trunc_ln708_184 to i14" [./example.h:142->./example.h:267]   --->   Operation 151 'sext' 'sext_ln708_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_96 = mul i21 %sext_ln1118_172, -108" [./example.h:142->./example.h:267]   --->   Operation 152 'mul' 'mul_ln1118_96' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln708_176 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_96, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 153 'partselect' 'trunc_ln708_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.55ns)   --->   "%add_ln703_265 = add i14 %sext_ln708_117, %trunc_ln708_173" [./example.h:267]   --->   Operation 154 'add' 'add_ln703_265' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_266 = add i14 %trunc_ln708_176, %sext_ln708_118" [./example.h:267]   --->   Operation 155 'add' 'add_ln703_266' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 156 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_267 = add i14 %add_ln703_265, %add_ln703_266" [./example.h:267]   --->   Operation 156 'add' 'add_ln703_267' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1118_174 = sext i14 %data_4_V_read_6 to i21" [./example.h:142->./example.h:267]   --->   Operation 157 'sext' 'sext_ln1118_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1118_175 = sext i14 %data_4_V_read_6 to i20" [./example.h:142->./example.h:267]   --->   Operation 158 'sext' 'sext_ln1118_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_4_V_read_6, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 159 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1118_176 = sext i19 %shl_ln to i20" [./example.h:142->./example.h:267]   --->   Operation 160 'sext' 'sext_ln1118_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i20 0, %sext_ln1118_176" [./example.h:142->./example.h:267]   --->   Operation 161 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_4_V_read_6, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 162 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1118_177 = sext i17 %shl_ln1118_s to i20" [./example.h:142->./example.h:267]   --->   Operation 163 'sext' 'sext_ln1118_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_74 = sub i20 %sub_ln1118, %sext_ln1118_177" [./example.h:142->./example.h:267]   --->   Operation 164 'sub' 'sub_ln1118_74' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln708_145 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_74, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 165 'partselect' 'trunc_ln708_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i13 %trunc_ln708_145 to i14" [./example.h:142->./example.h:267]   --->   Operation 166 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1118_178 = sext i14 %data_5_V_read11 to i21" [./example.h:142->./example.h:267]   --->   Operation 167 'sext' 'sext_ln1118_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1118_179 = sext i14 %data_5_V_read11 to i19" [./example.h:142->./example.h:267]   --->   Operation 168 'sext' 'sext_ln1118_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_72 = mul i21 %sext_ln1118_178, -94" [./example.h:142->./example.h:267]   --->   Operation 169 'mul' 'mul_ln1118_72' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln708_129 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_72, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 170 'partselect' 'trunc_ln708_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln1118_180 = sext i14 %data_6_V_read12 to i21" [./example.h:142->./example.h:267]   --->   Operation 171 'sext' 'sext_ln1118_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_73 = mul i21 %sext_ln1118_180, 90" [./example.h:142->./example.h:267]   --->   Operation 172 'mul' 'mul_ln1118_73' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln708_130 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_73, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 173 'partselect' 'trunc_ln708_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.55ns)   --->   "%add_ln703_220 = add i14 %trunc_ln708_129, %sext_ln708" [./example.h:267]   --->   Operation 174 'add' 'add_ln703_220' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.55ns)   --->   "%add_ln703_221 = add i14 %trunc_ln708_130, -23" [./example.h:267]   --->   Operation 175 'add' 'add_ln703_221' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_222 = add i14 %add_ln703_220, %add_ln703_221" [./example.h:267]   --->   Operation 176 'add' 'add_ln703_222' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 177 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_230 = add i14 %add_ln703_219, %add_ln703_222" [./example.h:267]   --->   Operation 177 'add' 'add_ln703_230' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 178 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_77 = mul i20 %sext_ln1118_175, 21" [./example.h:142->./example.h:267]   --->   Operation 178 'mul' 'mul_ln1118_77' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln708_147 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_77, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 179 'partselect' 'trunc_ln708_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln708_102 = sext i13 %trunc_ln708_147 to i14" [./example.h:142->./example.h:267]   --->   Operation 180 'sext' 'sext_ln708_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_78 = mul i21 %sext_ln1118_178, -71" [./example.h:142->./example.h:267]   --->   Operation 181 'mul' 'mul_ln1118_78' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln708_136 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_78, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 182 'partselect' 'trunc_ln708_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_79 = mul i21 %sext_ln1118_180, 97" [./example.h:142->./example.h:267]   --->   Operation 183 'mul' 'mul_ln1118_79' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln708_137 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_79, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 184 'partselect' 'trunc_ln708_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.55ns)   --->   "%add_ln703_227 = add i14 %trunc_ln708_136, %sext_ln708_102" [./example.h:267]   --->   Operation 185 'add' 'add_ln703_227' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.55ns)   --->   "%add_ln703_228 = add i14 %trunc_ln708_137, 29" [./example.h:267]   --->   Operation 186 'add' 'add_ln703_228' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_229 = add i14 %add_ln703_227, %add_ln703_228" [./example.h:267]   --->   Operation 187 'add' 'add_ln703_229' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 188 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_237 = add i14 %add_ln703_226, %add_ln703_229" [./example.h:267]   --->   Operation 188 'add' 'add_ln703_237' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 189 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_83 = mul i20 %sext_ln1118_175, 29" [./example.h:142->./example.h:267]   --->   Operation 189 'mul' 'mul_ln1118_83' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln708_154 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %mul_ln1118_83, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 190 'partselect' 'trunc_ln708_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln708_104 = sext i13 %trunc_ln708_154 to i14" [./example.h:142->./example.h:267]   --->   Operation 191 'sext' 'sext_ln708_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%shl_ln1118_86 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_5_V_read11, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 192 'bitconcatenate' 'shl_ln1118_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln1118_188 = sext i18 %shl_ln1118_86 to i19" [./example.h:142->./example.h:267]   --->   Operation 193 'sext' 'sext_ln1118_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.58ns)   --->   "%sub_ln1118_78 = sub i19 0, %sext_ln1118_188" [./example.h:142->./example.h:267]   --->   Operation 194 'sub' 'sub_ln1118_78' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln708_157 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_78, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 195 'partselect' 'trunc_ln708_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln708_105 = sext i12 %trunc_ln708_157 to i14" [./example.h:142->./example.h:267]   --->   Operation 196 'sext' 'sext_ln708_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_84 = mul i21 %sext_ln1118_180, 99" [./example.h:142->./example.h:267]   --->   Operation 197 'mul' 'mul_ln1118_84' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln708_144 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_84, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 198 'partselect' 'trunc_ln708_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.54ns)   --->   "%add_ln703_234 = add i14 %sext_ln708_105, %sext_ln708_104" [./example.h:267]   --->   Operation 199 'add' 'add_ln703_234' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.55ns)   --->   "%add_ln703_235 = add i14 %trunc_ln708_144, -58" [./example.h:267]   --->   Operation 200 'add' 'add_ln703_235' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_236 = add i14 %add_ln703_234, %add_ln703_235" [./example.h:267]   --->   Operation 201 'add' 'add_ln703_236' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 202 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_243 = add i14 %add_ln703_233, %add_ln703_236" [./example.h:267]   --->   Operation 202 'add' 'add_ln703_243' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln1118_87 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_4_V_read_6, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 203 'bitconcatenate' 'shl_ln1118_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1118_191 = sext i15 %shl_ln1118_87 to i19" [./example.h:142->./example.h:267]   --->   Operation 204 'sext' 'sext_ln1118_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1118_192 = sext i15 %shl_ln1118_87 to i20" [./example.h:142->./example.h:267]   --->   Operation 205 'sext' 'sext_ln1118_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.56ns)   --->   "%sub_ln1118_81 = sub i20 %sext_ln1118_176, %sext_ln1118_192" [./example.h:142->./example.h:267]   --->   Operation 206 'sub' 'sub_ln1118_81' <Predicate = true> <Delay = 0.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln708_161 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_81, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 207 'partselect' 'trunc_ln708_161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln708_107 = sext i13 %trunc_ln708_161 to i14" [./example.h:142->./example.h:267]   --->   Operation 208 'sext' 'sext_ln708_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_86 = mul i21 %sext_ln1118_178, -188" [./example.h:142->./example.h:267]   --->   Operation 209 'mul' 'mul_ln1118_86' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln708_150 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_86, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 210 'partselect' 'trunc_ln708_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_87 = mul i21 %sext_ln1118_180, 139" [./example.h:142->./example.h:267]   --->   Operation 211 'mul' 'mul_ln1118_87' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln708_151 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_87, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 212 'partselect' 'trunc_ln708_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.55ns)   --->   "%add_ln703_240 = add i14 %trunc_ln708_150, %sext_ln708_107" [./example.h:267]   --->   Operation 213 'add' 'add_ln703_240' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.55ns)   --->   "%add_ln703_241 = add i14 %trunc_ln708_151, -112" [./example.h:267]   --->   Operation 214 'add' 'add_ln703_241' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_242 = add i14 %add_ln703_240, %add_ln703_241" [./example.h:267]   --->   Operation 215 'add' 'add_ln703_242' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 216 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_250 = add i14 %add_ln703_239, %add_ln703_242" [./example.h:267]   --->   Operation 216 'add' 'add_ln703_250' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 217 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_90 = mul i21 %sext_ln1118_174, 41" [./example.h:142->./example.h:267]   --->   Operation 217 'mul' 'mul_ln1118_90' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln708_156 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_90, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 218 'partselect' 'trunc_ln708_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.58ns)   --->   "%add_ln1118_14 = add i19 %sext_ln1118_179, %sext_ln1118_188" [./example.h:142->./example.h:267]   --->   Operation 219 'add' 'add_ln1118_14' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln708_166 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118_14, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 220 'partselect' 'trunc_ln708_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln708_110 = sext i12 %trunc_ln708_166 to i14" [./example.h:142->./example.h:267]   --->   Operation 221 'sext' 'sext_ln708_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%shl_ln1118_89 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %data_6_V_read12, i3 0)" [./example.h:142->./example.h:267]   --->   Operation 222 'bitconcatenate' 'shl_ln1118_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1118_197 = sext i17 %shl_ln1118_89 to i18" [./example.h:142->./example.h:267]   --->   Operation 223 'sext' 'sext_ln1118_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln1118_90 = call i15 @_ssdm_op_BitConcatenate.i15.i14.i1(i14 %data_6_V_read12, i1 false)" [./example.h:142->./example.h:267]   --->   Operation 224 'bitconcatenate' 'shl_ln1118_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1118_198 = sext i15 %shl_ln1118_90 to i20" [./example.h:142->./example.h:267]   --->   Operation 225 'sext' 'sext_ln1118_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%sext_ln1118_199 = sext i15 %shl_ln1118_90 to i18" [./example.h:142->./example.h:267]   --->   Operation 226 'sext' 'sext_ln1118_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.59ns)   --->   "%sub_ln1118_85 = sub i18 %sext_ln1118_197, %sext_ln1118_199" [./example.h:142->./example.h:267]   --->   Operation 227 'sub' 'sub_ln1118_85' <Predicate = true> <Delay = 0.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_40 = call i11 @_ssdm_op_PartSelect.i11.i18.i32.i32(i18 %sub_ln1118_85, i32 7, i32 17)" [./example.h:267]   --->   Operation 228 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln703_29 = sext i11 %tmp_40 to i12" [./example.h:267]   --->   Operation 229 'sext' 'sext_ln703_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.55ns)   --->   "%add_ln703_247 = add i14 %sext_ln708_110, %trunc_ln708_156" [./example.h:267]   --->   Operation 230 'add' 'add_ln703_247' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.53ns)   --->   "%add_ln703_248 = add i12 %sext_ln703_29, -73" [./example.h:267]   --->   Operation 231 'add' 'add_ln703_248' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln703_30 = sext i12 %add_ln703_248 to i14" [./example.h:267]   --->   Operation 232 'sext' 'sext_ln703_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_249 = add i14 %add_ln703_247, %sext_ln703_30" [./example.h:267]   --->   Operation 233 'add' 'add_ln703_249' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 234 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_257 = add i14 %add_ln703_246, %add_ln703_249" [./example.h:267]   --->   Operation 234 'add' 'add_ln703_257' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln1118_95 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_4_V_read_6, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 235 'bitconcatenate' 'shl_ln1118_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1118_204 = sext i18 %shl_ln1118_95 to i19" [./example.h:142->./example.h:267]   --->   Operation 236 'sext' 'sext_ln1118_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.58ns)   --->   "%sub_ln1118_88 = sub i19 %sext_ln1118_191, %sext_ln1118_204" [./example.h:142->./example.h:267]   --->   Operation 237 'sub' 'sub_ln1118_88' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln708_174 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_88, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 238 'partselect' 'trunc_ln708_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln708_112 = sext i12 %trunc_ln708_174 to i14" [./example.h:142->./example.h:267]   --->   Operation 239 'sext' 'sext_ln708_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%shl_ln1118_96 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_5_V_read11, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 240 'bitconcatenate' 'shl_ln1118_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln1118_205 = sext i20 %shl_ln1118_96 to i21" [./example.h:142->./example.h:267]   --->   Operation 241 'sext' 'sext_ln1118_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_89 = sub i21 0, %sext_ln1118_205" [./example.h:142->./example.h:267]   --->   Operation 242 'sub' 'sub_ln1118_89' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln1118_97 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_5_V_read11, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 243 'bitconcatenate' 'shl_ln1118_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1118_206 = sext i16 %shl_ln1118_97 to i21" [./example.h:142->./example.h:267]   --->   Operation 244 'sext' 'sext_ln1118_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1118_90 = sub i21 %sub_ln1118_89, %sext_ln1118_206" [./example.h:142->./example.h:267]   --->   Operation 245 'sub' 'sub_ln1118_90' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln708_164 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_90, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 246 'partselect' 'trunc_ln708_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln1118_98 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %data_6_V_read12, i6 0)" [./example.h:142->./example.h:267]   --->   Operation 247 'bitconcatenate' 'shl_ln1118_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln1118_207 = sext i20 %shl_ln1118_98 to i21" [./example.h:142->./example.h:267]   --->   Operation 248 'sext' 'sext_ln1118_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.55ns)   --->   "%sub_ln1118_91 = sub i21 %sext_ln1118_207, %sext_ln1118_180" [./example.h:142->./example.h:267]   --->   Operation 249 'sub' 'sub_ln1118_91' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln708_165 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_91, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 250 'partselect' 'trunc_ln708_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.55ns)   --->   "%add_ln703_254 = add i14 %trunc_ln708_164, %sext_ln708_112" [./example.h:267]   --->   Operation 251 'add' 'add_ln703_254' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.55ns)   --->   "%add_ln703_255 = add i14 %trunc_ln708_165, -12" [./example.h:267]   --->   Operation 252 'add' 'add_ln703_255' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_256 = add i14 %add_ln703_254, %add_ln703_255" [./example.h:267]   --->   Operation 253 'add' 'add_ln703_256' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 254 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_264 = add i14 %add_ln703_253, %add_ln703_256" [./example.h:267]   --->   Operation 254 'add' 'add_ln703_264' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%shl_ln1118_101 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_4_V_read_6, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 255 'bitconcatenate' 'shl_ln1118_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1118_210 = sext i16 %shl_ln1118_101 to i19" [./example.h:142->./example.h:267]   --->   Operation 256 'sext' 'sext_ln1118_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1118_211 = sext i16 %shl_ln1118_101 to i21" [./example.h:142->./example.h:267]   --->   Operation 257 'sext' 'sext_ln1118_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.58ns)   --->   "%add_ln1118_16 = add i19 %sext_ln1118_204, %sext_ln1118_210" [./example.h:142->./example.h:267]   --->   Operation 258 'add' 'add_ln1118_16' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln708_181 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %add_ln1118_16, i32 7, i32 18)" [./example.h:142->./example.h:267]   --->   Operation 259 'partselect' 'trunc_ln708_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln708_116 = sext i12 %trunc_ln708_181 to i14" [./example.h:142->./example.h:267]   --->   Operation 260 'sext' 'sext_ln708_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_94 = mul i21 %sext_ln1118_178, -44" [./example.h:142->./example.h:267]   --->   Operation 261 'mul' 'mul_ln1118_94' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln708_171 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_94, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 262 'partselect' 'trunc_ln708_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln1118_102 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %data_6_V_read12, i4 0)" [./example.h:142->./example.h:267]   --->   Operation 263 'bitconcatenate' 'shl_ln1118_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1118_212 = sext i18 %shl_ln1118_102 to i19" [./example.h:142->./example.h:267]   --->   Operation 264 'sext' 'sext_ln1118_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_93 = sub i19 0, %sext_ln1118_212" [./example.h:142->./example.h:267]   --->   Operation 265 'sub' 'sub_ln1118_93' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln1118_103 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %data_6_V_read12, i2 0)" [./example.h:142->./example.h:267]   --->   Operation 266 'bitconcatenate' 'shl_ln1118_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln1118_213 = sext i16 %shl_ln1118_103 to i19" [./example.h:142->./example.h:267]   --->   Operation 267 'sext' 'sext_ln1118_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_94 = sub i19 %sub_ln1118_93, %sext_ln1118_213" [./example.h:142->./example.h:267]   --->   Operation 268 'sub' 'sub_ln1118_94' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_43 = call i12 @_ssdm_op_PartSelect.i12.i19.i32.i32(i19 %sub_ln1118_94, i32 7, i32 18)" [./example.h:267]   --->   Operation 269 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln703_32 = sext i12 %tmp_43 to i13" [./example.h:267]   --->   Operation 270 'sext' 'sext_ln703_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.55ns)   --->   "%add_ln703_261 = add i14 %trunc_ln708_171, %sext_ln708_116" [./example.h:267]   --->   Operation 271 'add' 'add_ln703_261' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.52ns)   --->   "%add_ln703_262 = add i13 %sext_ln703_32, -2" [./example.h:267]   --->   Operation 272 'add' 'add_ln703_262' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln703_33 = sext i13 %add_ln703_262 to i14" [./example.h:267]   --->   Operation 273 'sext' 'sext_ln703_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_263 = add i14 %add_ln703_261, %sext_ln703_33" [./example.h:267]   --->   Operation 274 'add' 'add_ln703_263' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 275 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_271 = add i14 %add_ln703_260, %add_ln703_263" [./example.h:267]   --->   Operation 275 'add' 'add_ln703_271' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%shl_ln1118_105 = call i21 @_ssdm_op_BitConcatenate.i21.i14.i7(i14 %data_4_V_read_6, i7 0)" [./example.h:142->./example.h:267]   --->   Operation 276 'bitconcatenate' 'shl_ln1118_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.57ns)   --->   "%sub_ln1118_95 = sub i21 %shl_ln1118_105, %sext_ln1118_211" [./example.h:142->./example.h:267]   --->   Operation 277 'sub' 'sub_ln1118_95' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln708_177 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %sub_ln1118_95, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 278 'partselect' 'trunc_ln708_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_97 = mul i21 %sext_ln1118_178, 50" [./example.h:142->./example.h:267]   --->   Operation 279 'mul' 'mul_ln1118_97' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln708_178 = call i14 @_ssdm_op_PartSelect.i14.i21.i32.i32(i21 %mul_ln1118_97, i32 7, i32 20)" [./example.h:142->./example.h:267]   --->   Operation 280 'partselect' 'trunc_ln708_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln1118_106 = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %data_6_V_read12, i5 0)" [./example.h:142->./example.h:267]   --->   Operation 281 'bitconcatenate' 'shl_ln1118_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1118_215 = sext i19 %shl_ln1118_106 to i20" [./example.h:142->./example.h:267]   --->   Operation 282 'sext' 'sext_ln1118_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_96 = sub i20 0, %sext_ln1118_215" [./example.h:142->./example.h:267]   --->   Operation 283 'sub' 'sub_ln1118_96' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 284 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%sub_ln1118_97 = sub i20 %sub_ln1118_96, %sext_ln1118_198" [./example.h:142->./example.h:267]   --->   Operation 284 'sub' 'sub_ln1118_97' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln708_185 = call i13 @_ssdm_op_PartSelect.i13.i20.i32.i32(i20 %sub_ln1118_97, i32 7, i32 19)" [./example.h:142->./example.h:267]   --->   Operation 285 'partselect' 'trunc_ln708_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln708_119 = sext i13 %trunc_ln708_185 to i14" [./example.h:142->./example.h:267]   --->   Operation 286 'sext' 'sext_ln708_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.55ns)   --->   "%add_ln703_268 = add i14 %trunc_ln708_178, %trunc_ln708_177" [./example.h:267]   --->   Operation 287 'add' 'add_ln703_268' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.54ns)   --->   "%add_ln703_269 = add i14 %sext_ln708_119, -18" [./example.h:267]   --->   Operation 288 'add' 'add_ln703_269' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_270 = add i14 %add_ln703_268, %add_ln703_269" [./example.h:267]   --->   Operation 289 'add' 'add_ln703_270' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 290 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln703_272 = add i14 %add_ln703_267, %add_ln703_270" [./example.h:267]   --->   Operation 290 'add' 'add_ln703_272' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } undef, i14 %add_ln703_230, 0" [./example.h:287]   --->   Operation 291 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv, i14 %add_ln703_237, 1" [./example.h:287]   --->   Operation 292 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_1, i14 %add_ln703_243, 2" [./example.h:287]   --->   Operation 293 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_2, i14 %add_ln703_250, 3" [./example.h:287]   --->   Operation 294 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_3, i14 %add_ln703_257, 4" [./example.h:287]   --->   Operation 295 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_4, i14 %add_ln703_264, 5" [./example.h:287]   --->   Operation 296 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_5, i14 %add_ln703_271, 6" [./example.h:287]   --->   Operation 297 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_6, i14 %add_ln703_272, 7" [./example.h:287]   --->   Operation 298 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "ret { i14, i14, i14, i14, i14, i14, i14, i14 } %mrv_7" [./example.h:287]   --->   Operation 299 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.8ns
The critical path consists of the following:
	wire read on port 'data_1_V_read' (./example.h:240) [13]  (0 ns)
	'mul' operation of DSP[23] ('mul_ln1118_69', ./example.h:142->./example.h:267) [23]  (2.53 ns)
	'add' operation ('add_ln703', ./example.h:267) [50]  (0.555 ns)
	'add' operation ('add_ln703_219', ./example.h:267) [52]  (0.716 ns)

 <State 2>: 3.8ns
The critical path consists of the following:
	'mul' operation of DSP[165] ('mul_ln1118_90', ./example.h:142->./example.h:267) [165]  (2.53 ns)
	'add' operation ('add_ln703_247', ./example.h:267) [181]  (0.555 ns)
	'add' operation ('add_ln703_249', ./example.h:267) [184]  (0 ns)
	'add' operation ('res[4].V', ./example.h:267) [185]  (0.716 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
