Running: /opt/Xilinx/13.4/ISE_DS/ISE/bin/lin/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/home/seamas/FPGA_Projects/USRP/UCHE/usrp2/top/E1x0/build-E100/backoff_gen_tb_isim_beh.exe" -prj "/home/seamas/FPGA_Projects/USRP/UCHE/usrp2/top/E1x0/build-E100/backoff_gen_tb_beh.prj" "work.backoff_gen_tb" "work.glbl" 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/seamas/FPGA_Projects/USRP/UCHE/usrp2/top/E1x0/build-E100/../../../carriersense/backoff_generator.v" into library work
Analyzing Verilog file "/home/seamas/FPGA_Projects/USRP/UCHE/usrp2/top/E1x0/build-E100/../../../carriersense/backoff_gen_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/13.4/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 35648 KB
Fuse CPU Usage: 1040 ms
Compiling module backoff_generator
Compiling module backoff_gen_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/seamas/FPGA_Projects/USRP/UCHE/usrp2/top/E1x0/build-E100/backoff_gen_tb_isim_beh.exe
Fuse Memory Usage: 69464 KB
Fuse CPU Usage: 1060 ms
GCC CPU Usage: 130 ms
