// Seed: 665373805
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wire  id_3,
    output tri   id_4,
    input  tri1  id_5,
    input  wor   id_6,
    input  wire  id_7,
    input  tri0  id_8,
    input  tri1  id_9,
    input  tri0  id_10
);
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    input supply1 id_2,
    input wand id_3,
    output wire id_4,
    output logic id_5,
    input tri1 id_6,
    output logic id_7#(.id_11(1'h0)),
    output supply0 id_8,
    input wand id_9
);
  always_latch id_7 <= id_11;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_0,
      id_9,
      id_8,
      id_2,
      id_6,
      id_6,
      id_3,
      id_6,
      id_3
  );
  logic id_12;
  bit id_13 = -1'b0 - ~"", id_14;
  assign id_14 = id_12;
  always begin : LABEL_0
    id_13 <= id_9;
    id_5 = id_12;
  end
  assign id_13 = id_12;
  assign id_8  = 1;
endmodule
