Command: vcs -sverilog -f run.f ref_top.c -l comp.log
                         Chronologic VCS (TM)
            Version D-2010.06 -- Fri Mar 13 09:53:16 2015
               Copyright (c) 1991-2010 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './define.v'
Parsing design file '../../design/src/add_stage.v'
Parsing design file '../../design/src/align_shf_74.v'
Parsing design file '../../design/src/csa4_2.v'
Parsing design file '../../design/src/denorm_handler.v'
Parsing design file '../../design/src/DW01_csa.v'
Parsing design file '../../design/src/exp_adjust.v'
Parsing design file '../../design/src/exp_handler.v'
Parsing design file '../../design/src/maf.v'
Parsing design file '../../design/src/mul_24x24.v'
Parsing design file '../../design/src/mul_stage.v'
Parsing design file '../../design/src/norm_stage.v'
Parsing design file '../../design/src/round_stage.v'
Parsing design file '../../design/src/sign_handler.v'
Parsing design file '../../design/src/spec_handler.v'
Parsing design file '../../design/src/sticky_handler.v'
Parsing design file '../../design/src/unpackage.v'
Parsing design file '../../design/src/lza_ip/lza_8.v'
Parsing design file '../../design/src/lza_ip/lza_16.v'
Parsing design file '../../design/src/lza_ip/lza_32.v'
Parsing design file '../../design/src/lza_ip/lza_64.v'
Parsing design file '../../design/src/lza_ip/lza_80.v'
Parsing design file '../src/vfpu_dc_pkg.sv'
Parsing design file '../src/vfpu_if.sv'
Parsing design file '../src/dut_wrapper_m.sv'

Warning-[SV-LCM-RIPI] Identifier previously imported
../src/dut_wrapper_m.sv, 12
$unit, "vfpu_dc_pkg::BIT"
  Identifier already imported.
  Ignoring vfpu_dc_pkg::BIT
  Remove current import statement

Parsing design file '../src/test_p.sv'

Warning-[SV-LCM-RIPI] Identifier previously imported
../src/test_p.sv, 13
$unit, "vfpu_dc_pkg::BIT"
  Identifier already imported.
  Ignoring vfpu_dc_pkg::BIT
  Remove current import statement

Parsing included file '../src/env_c.sv'.
Parsing included file '../src/stimu_gen_c.sv'.

Warning-[SV-LCM-RIPI] Identifier previously imported
../src/stimu_gen_c.sv, 14
test_p, "vfpu_dc_pkg::stimu_data_c"
  Identifier already imported.
  Ignoring vfpu_dc_pkg::stimu_data_c
  Remove current import statement

Back to file '../src/env_c.sv'.
Parsing included file '../src/scoreboard_c.sv'.

Warning-[SV-LCM-RIPI] Identifier previously imported
../src/scoreboard_c.sv, 16
test_p, "vfpu_dc_pkg::res_data_dc"
  Identifier already imported.
  Ignoring vfpu_dc_pkg::res_data_dc
  Remove current import statement


Warning-[SV-LCM-RIPI] Identifier previously imported
../src/scoreboard_c.sv, 17
test_p, "vfpu_dc_pkg::BIT"
  Identifier already imported.
  Ignoring vfpu_dc_pkg::BIT
  Remove current import statement

Back to file '../src/env_c.sv'.
Parsing included file '../src/monitor_c.sv'.
Back to file '../src/env_c.sv'.
Parsing included file '../src/driver_c.sv'.

Warning-[SV-LCM-PPWI] Package previously wildcard imported
../src/driver_c.sv, 15
test_p
  Package 'vfpu_dc_pkg' already wildcard imported. 
  Ignoring vfpu_dc_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Back to file '../src/env_c.sv'.
Back to file '../src/test_p.sv'.
Parsing design file '../src/top_tb_m.sv'

Warning-[SV-LCM-RIPI] Identifier previously imported
../src/top_tb_m.sv, 18
$unit, "vfpu_dc_pkg::BIT"
  Identifier already imported.
  Ignoring vfpu_dc_pkg::BIT
  Remove current import statement

Top Level Modules:
       top_tb_m
TimeScale is 1 ns / 1 ns
Notice: Ports coerced to inout, use -notice for details
Starting vcs inline pass...
8 modules and 0 UDP read.
recompiling module DW01_csa
recompiling module unpackage
recompiling module lza_32
recompiling package vfpu_dc_pkg
recompiling module dut_wrapper_m
recompiling module test_p
recompiling module top_tb_m
All of 10 modules done
gcc -w  -pipe -O -I/usr/eda/synopsys/vcs10/include    -c ../ref_top.c
gcc  -w  -pipe -O -I/usr/eda/synopsys/vcs10/include    -c -o iLIq_1_0x2aB.o iLIq_1_0x2aB.c \

if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -melf_i386   ref_top.o  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o \
iLIq_1_0x2aB.o  rmapats_mop.o rmapats.o       /usr/eda/synopsys/vcs10/linux/lib/libvirsim.so \
/usr/eda/synopsys/vcs10/linux/lib/librterrorinf.so /usr/eda/synopsys/vcs10/linux/lib/libsnpsmalloc.so \
/usr/eda/synopsys/vcs10/linux/lib/libvcsnew.so        /usr/eda/synopsys/vcs10/linux/lib/vcs_save_restore_new.o \
/usr/eda/synopsys/vcs10/linux/lib/ctype-stubs_32.a -ldl  -lc -lm -lpthread -ldl  \

../simv up to date
