## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Tue Nov 25 08:09:58 PM EST 2014
##
vlib work
vlog +acc  "../sources/Roll.v"
vlog +acc  "../sources/on_off_state.v"
vlog +acc  "../sources/On_FSM.v"
vlog +acc  "../sources/Off_FSM.v"
vlog +acc  "../sources/Hover.v"
vlog +acc  "../sources/Gest_Rec.v"
vlog +acc  "../sources/Gest_Rec_test.v"
vlog +acc  "/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work Gest_Rec_test glbl
do {Gest_Rec_test_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {Gest_Rec_test.udo}
