<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1764" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1764{left:682px;bottom:68px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t2_1764{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1764{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1764{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1764{left:69px;bottom:1083px;letter-spacing:0.19px;word-spacing:0.01px;}
#t6_1764{left:359px;bottom:842px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1764{left:69px;bottom:753px;letter-spacing:0.13px;}
#t8_1764{left:69px;bottom:730px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t9_1764{left:69px;bottom:713px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#ta_1764{left:69px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_1764{left:69px;bottom:680px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tc_1764{left:69px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#td_1764{left:69px;bottom:646px;letter-spacing:-0.13px;word-spacing:-0.88px;}
#te_1764{left:702px;bottom:653px;}
#tf_1764{left:717px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#tg_1764{left:69px;bottom:629px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#th_1764{left:69px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ti_1764{left:69px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_1764{left:69px;bottom:567px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#tk_1764{left:69px;bottom:550px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_1764{left:69px;bottom:510px;letter-spacing:0.13px;}
#tm_1764{left:69px;bottom:486px;letter-spacing:-0.13px;}
#tn_1764{left:90px;bottom:467px;letter-spacing:-0.11px;}
#to_1764{left:117px;bottom:449px;letter-spacing:-0.13px;}
#tp_1764{left:145px;bottom:431px;letter-spacing:-0.12px;}
#tq_1764{left:145px;bottom:412px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tr_1764{left:145px;bottom:394px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#ts_1764{left:117px;bottom:376px;letter-spacing:-0.14px;}
#tt_1764{left:117px;bottom:357px;letter-spacing:-0.09px;word-spacing:-0.06px;}
#tu_1764{left:90px;bottom:339px;letter-spacing:-0.11px;}
#tv_1764{left:117px;bottom:321px;letter-spacing:-0.13px;}
#tw_1764{left:145px;bottom:302px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tx_1764{left:145px;bottom:284px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ty_1764{left:145px;bottom:266px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tz_1764{left:117px;bottom:247px;letter-spacing:-0.14px;}
#t10_1764{left:117px;bottom:229px;letter-spacing:-0.09px;word-spacing:-0.06px;}
#t11_1764{left:69px;bottom:211px;letter-spacing:-0.16px;}
#t12_1764{left:69px;bottom:192px;letter-spacing:-0.11px;}
#t13_1764{left:69px;bottom:152px;letter-spacing:0.12px;word-spacing:0.03px;}
#t14_1764{left:69px;bottom:128px;letter-spacing:-0.22px;word-spacing:-0.39px;}
#t15_1764{left:69px;bottom:111px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t16_1764{left:74px;bottom:1065px;letter-spacing:-0.15px;}
#t17_1764{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t18_1764{left:326px;bottom:1065px;letter-spacing:-0.09px;}
#t19_1764{left:326px;bottom:1050px;letter-spacing:-0.18px;}
#t1a_1764{left:364px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1b_1764{left:364px;bottom:1050px;letter-spacing:-0.14px;}
#t1c_1764{left:364px;bottom:1034px;letter-spacing:-0.13px;}
#t1d_1764{left:438px;bottom:1065px;letter-spacing:-0.12px;}
#t1e_1764{left:438px;bottom:1050px;letter-spacing:-0.12px;}
#t1f_1764{left:438px;bottom:1034px;letter-spacing:-0.12px;}
#t1g_1764{left:509px;bottom:1065px;letter-spacing:-0.13px;}
#t1h_1764{left:74px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_1764{left:74px;bottom:990px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1j_1764{left:326px;bottom:1011px;}
#t1k_1764{left:364px;bottom:1011px;letter-spacing:-0.19px;}
#t1l_1764{left:437px;bottom:1011px;letter-spacing:-0.16px;}
#t1m_1764{left:509px;bottom:1011px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t1n_1764{left:509px;bottom:995px;letter-spacing:-0.11px;}
#t1o_1764{left:74px;bottom:967px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_1764{left:74px;bottom:946px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1q_1764{left:326px;bottom:967px;}
#t1r_1764{left:364px;bottom:967px;letter-spacing:-0.19px;}
#t1s_1764{left:437px;bottom:967px;letter-spacing:-0.16px;}
#t1t_1764{left:509px;bottom:967px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t1u_1764{left:509px;bottom:950px;letter-spacing:-0.11px;}
#t1v_1764{left:74px;bottom:923px;letter-spacing:-0.12px;}
#t1w_1764{left:74px;bottom:901px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1x_1764{left:326px;bottom:923px;}
#t1y_1764{left:364px;bottom:923px;letter-spacing:-0.15px;}
#t1z_1764{left:437px;bottom:923px;letter-spacing:-0.16px;}
#t20_1764{left:509px;bottom:923px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#t21_1764{left:509px;bottom:906px;letter-spacing:-0.11px;}
#t22_1764{left:85px;bottom:820px;letter-spacing:-0.15px;}
#t23_1764{left:191px;bottom:820px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t24_1764{left:365px;bottom:820px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t25_1764{left:546px;bottom:820px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t26_1764{left:729px;bottom:820px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t27_1764{left:98px;bottom:796px;}
#t28_1764{left:179px;bottom:796px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t29_1764{left:386px;bottom:796px;letter-spacing:-0.16px;}
#t2a_1764{left:567px;bottom:796px;letter-spacing:-0.15px;}
#t2b_1764{left:750px;bottom:796px;letter-spacing:-0.12px;}

.s1_1764{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_1764{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_1764{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_1764{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_1764{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_1764{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_1764{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_1764{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1764" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1764Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1764" style="-webkit-user-select: none;"><object width="935" height="1210" data="1764/1764.svg" type="image/svg+xml" id="pdf1764" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1764" class="t s1_1764">RDRAND—Read Random Number </span>
<span id="t2_1764" class="t s2_1764">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1764" class="t s1_1764">4-544 </span><span id="t4_1764" class="t s1_1764">Vol. 2B </span>
<span id="t5_1764" class="t s3_1764">RDRAND—Read Random Number </span>
<span id="t6_1764" class="t s4_1764">Instruction Operand Encoding </span>
<span id="t7_1764" class="t s4_1764">Description </span>
<span id="t8_1764" class="t s5_1764">Loads a hardware generated random value and store it in the destination register. The size of the random value is </span>
<span id="t9_1764" class="t s5_1764">determined by the destination register size and operating mode. The Carry Flag indicates whether a random value </span>
<span id="ta_1764" class="t s5_1764">is available at the time the instruction is executed. CF=1 indicates that the data in the destination is valid. Other- </span>
<span id="tb_1764" class="t s5_1764">wise CF=0 and the data in the destination operand will be returned as zeros for the specified width. All other flags </span>
<span id="tc_1764" class="t s5_1764">are forced to 0 in either situation. Software must check the state of CF=1 for determining if a valid random value </span>
<span id="td_1764" class="t s5_1764">has been returned, otherwise it is expected to loop and retry execution of RDRAND (see Intel </span>
<span id="te_1764" class="t s6_1764">® </span>
<span id="tf_1764" class="t s5_1764">64 and IA-32 Archi- </span>
<span id="tg_1764" class="t s5_1764">tectures Software Developer’s Manual, Volume 1, Section 7.3.17, “Random Number Generator Instructions”). </span>
<span id="th_1764" class="t s5_1764">This instruction is available at all privilege levels. </span>
<span id="ti_1764" class="t s5_1764">In 64-bit mode, the instruction's default operand size is 32 bits. Using a REX prefix in the form of REX.B permits </span>
<span id="tj_1764" class="t s5_1764">access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bit oper- </span>
<span id="tk_1764" class="t s5_1764">ands. See the summary chart at the beginning of this section for encoding data and limits. </span>
<span id="tl_1764" class="t s4_1764">Operation </span>
<span id="tm_1764" class="t s7_1764">IF HW_RND_GEN.ready = 1 </span>
<span id="tn_1764" class="t s7_1764">THEN </span>
<span id="to_1764" class="t s7_1764">CASE of </span>
<span id="tp_1764" class="t s7_1764">operand size is 64: DEST[63:0] := HW_RND_GEN.data; </span>
<span id="tq_1764" class="t s7_1764">operand size is 32: DEST[31:0] := HW_RND_GEN.data; </span>
<span id="tr_1764" class="t s7_1764">operand size is 16: DEST[15:0] := HW_RND_GEN.data; </span>
<span id="ts_1764" class="t s7_1764">ESAC </span>
<span id="tt_1764" class="t s7_1764">CF := 1; </span>
<span id="tu_1764" class="t s7_1764">ELSE </span>
<span id="tv_1764" class="t s7_1764">CASE of </span>
<span id="tw_1764" class="t s7_1764">operand size is 64: DEST[63:0] := 0; </span>
<span id="tx_1764" class="t s7_1764">operand size is 32: DEST[31:0] := 0; </span>
<span id="ty_1764" class="t s7_1764">operand size is 16: DEST[15:0] := 0; </span>
<span id="tz_1764" class="t s7_1764">ESAC </span>
<span id="t10_1764" class="t s7_1764">CF := 0; </span>
<span id="t11_1764" class="t s7_1764">FI </span>
<span id="t12_1764" class="t s7_1764">OF, SF, ZF, AF, PF := 0; </span>
<span id="t13_1764" class="t s4_1764">Flags Affected </span>
<span id="t14_1764" class="t s5_1764">The CF flag is set according to the result (see the “Operation” section above). The OF, SF, ZF, AF, and PF flags are </span>
<span id="t15_1764" class="t s5_1764">set to 0. </span>
<span id="t16_1764" class="t s8_1764">Opcode*/ </span>
<span id="t17_1764" class="t s8_1764">Instruction </span>
<span id="t18_1764" class="t s8_1764">Op/ </span>
<span id="t19_1764" class="t s8_1764">En </span>
<span id="t1a_1764" class="t s8_1764">64/32 bit </span>
<span id="t1b_1764" class="t s8_1764">Mode </span>
<span id="t1c_1764" class="t s8_1764">Support </span>
<span id="t1d_1764" class="t s8_1764">CPUID </span>
<span id="t1e_1764" class="t s8_1764">Feature </span>
<span id="t1f_1764" class="t s8_1764">Flag </span>
<span id="t1g_1764" class="t s8_1764">Description </span>
<span id="t1h_1764" class="t s7_1764">NFx 0F C7 /6 </span>
<span id="t1i_1764" class="t s7_1764">RDRAND r16 </span>
<span id="t1j_1764" class="t s7_1764">M </span><span id="t1k_1764" class="t s7_1764">V/V </span><span id="t1l_1764" class="t s7_1764">RDRAND </span><span id="t1m_1764" class="t s7_1764">Read a 16-bit random number and store in the destination </span>
<span id="t1n_1764" class="t s7_1764">register. </span>
<span id="t1o_1764" class="t s7_1764">NFx 0F C7 /6 </span>
<span id="t1p_1764" class="t s7_1764">RDRAND r32 </span>
<span id="t1q_1764" class="t s7_1764">M </span><span id="t1r_1764" class="t s7_1764">V/V </span><span id="t1s_1764" class="t s7_1764">RDRAND </span><span id="t1t_1764" class="t s7_1764">Read a 32-bit random number and store in the destination </span>
<span id="t1u_1764" class="t s7_1764">register. </span>
<span id="t1v_1764" class="t s7_1764">NFx REX.W + 0F C7 /6 </span>
<span id="t1w_1764" class="t s7_1764">RDRAND r64 </span>
<span id="t1x_1764" class="t s7_1764">M </span><span id="t1y_1764" class="t s7_1764">V/I </span><span id="t1z_1764" class="t s7_1764">RDRAND </span><span id="t20_1764" class="t s7_1764">Read a 64-bit random number and store in the destination </span>
<span id="t21_1764" class="t s7_1764">register. </span>
<span id="t22_1764" class="t s8_1764">Op/En </span><span id="t23_1764" class="t s8_1764">Operand 1 </span><span id="t24_1764" class="t s8_1764">Operand 2 </span><span id="t25_1764" class="t s8_1764">Operand 3 </span><span id="t26_1764" class="t s8_1764">Operand 4 </span>
<span id="t27_1764" class="t s7_1764">M </span><span id="t28_1764" class="t s7_1764">ModRM:r/m (w) </span><span id="t29_1764" class="t s7_1764">N/A </span><span id="t2a_1764" class="t s7_1764">N/A </span><span id="t2b_1764" class="t s7_1764">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
