# vsim TopLevel_tb 
# Start time: 19:16:14 on Dec 08,2022
# Loading sv_std.std
# Loading work.TopLevel_tb
# Loading work.TopLevel
# Loading work.Mux_PC
# Loading work.program_counter
# Loading work.Instruction_Memory
# Loading work.Instruction_Fetch
# Loading work.PCPlus4
# Loading work.Register_file
# Loading work.ALU
# Loading work.controller
# Loading work.LoadStore_Unit
# Loading work.Data_Memory
# Loading work.immediate_gen
# Loading work.mux_selA
# Loading work.mux_selB
# Loading work.MuxResult
# Loading work.BranchCond
# Loading work.AddrPlus4
# Loading work.First_Register
# Loading work.Second_Register
# Loading work.forward_mux1
# Loading work.forward_mux2
# Loading work.Hazard_Unit
# Loading work.Hazard_Controller
# Loading work.csr
run -all
# ** Note: $finish    : TopLevel_tb.sv(18)
#    Time: 152 ps  Iteration: 0  Instance: /TopLevel_tb
# 1
# Break in Module TopLevel_tb at TopLevel_tb.sv line 18
# End time: 19:17:36 on Dec 08,2022, Elapsed time: 0:01:22
# Errors: 0, Warnings: 0
