Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Dec  3 01:55:06 2020
| Host         : S0ck3tSlash running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.201        0.000                      0                  345        0.198        0.000                      0                  345        4.500        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.201        0.000                      0                  345        0.198        0.000                      0                  345        4.500        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 gameFsmInstance/M_store_test_cases_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_store_test_cases_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.981ns (23.901%)  route 3.123ns (76.099%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.631     5.215    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.671 f  gameFsmInstance/M_store_test_cases_q_reg[4]/Q
                         net (fo=2, routed)           0.810     6.481    gameFsmInstance/M_store_test_cases_q_reg_n_0_[4]
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.605 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_9/O
                         net (fo=1, routed)           0.433     7.038    gameFsmInstance/FSM_sequential_M_state_q[3]_i_9_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.162 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.343     7.505    gameFsmInstance/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_5/O
                         net (fo=4, routed)           0.609     8.238    gameFsmInstance/FSM_sequential_M_state_q[3]_i_5_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.153     8.391 r  gameFsmInstance/M_store_test_cases_q[15]_i_1/O
                         net (fo=13, routed)          0.929     9.320    gameFsmInstance/M_store_test_cases_q[15]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.511    14.916    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[13]/C
                         clock pessimism              0.272    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.632    14.521    gameFsmInstance/M_store_test_cases_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 gameFsmInstance/M_store_test_cases_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_store_test_cases_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.981ns (23.901%)  route 3.123ns (76.099%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.631     5.215    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.671 f  gameFsmInstance/M_store_test_cases_q_reg[4]/Q
                         net (fo=2, routed)           0.810     6.481    gameFsmInstance/M_store_test_cases_q_reg_n_0_[4]
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.605 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_9/O
                         net (fo=1, routed)           0.433     7.038    gameFsmInstance/FSM_sequential_M_state_q[3]_i_9_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.162 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.343     7.505    gameFsmInstance/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_5/O
                         net (fo=4, routed)           0.609     8.238    gameFsmInstance/FSM_sequential_M_state_q[3]_i_5_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.153     8.391 r  gameFsmInstance/M_store_test_cases_q[15]_i_1/O
                         net (fo=13, routed)          0.929     9.320    gameFsmInstance/M_store_test_cases_q[15]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.511    14.916    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[14]/C
                         clock pessimism              0.272    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.632    14.521    gameFsmInstance/M_store_test_cases_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 gameFsmInstance/M_store_test_cases_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_store_test_cases_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.981ns (23.901%)  route 3.123ns (76.099%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.631     5.215    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.671 f  gameFsmInstance/M_store_test_cases_q_reg[4]/Q
                         net (fo=2, routed)           0.810     6.481    gameFsmInstance/M_store_test_cases_q_reg_n_0_[4]
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.605 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_9/O
                         net (fo=1, routed)           0.433     7.038    gameFsmInstance/FSM_sequential_M_state_q[3]_i_9_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.162 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.343     7.505    gameFsmInstance/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_5/O
                         net (fo=4, routed)           0.609     8.238    gameFsmInstance/FSM_sequential_M_state_q[3]_i_5_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.153     8.391 r  gameFsmInstance/M_store_test_cases_q[15]_i_1/O
                         net (fo=13, routed)          0.929     9.320    gameFsmInstance/M_store_test_cases_q[15]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.511    14.916    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[15]/C
                         clock pessimism              0.272    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X4Y15          FDRE (Setup_fdre_C_R)       -0.632    14.521    gameFsmInstance/M_store_test_cases_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 gameFsmInstance/M_store_test_cases_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_store_test_cases_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.981ns (24.757%)  route 2.982ns (75.243%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.631     5.215    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.671 f  gameFsmInstance/M_store_test_cases_q_reg[4]/Q
                         net (fo=2, routed)           0.810     6.481    gameFsmInstance/M_store_test_cases_q_reg_n_0_[4]
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.605 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_9/O
                         net (fo=1, routed)           0.433     7.038    gameFsmInstance/FSM_sequential_M_state_q[3]_i_9_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.162 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.343     7.505    gameFsmInstance/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_5/O
                         net (fo=4, routed)           0.609     8.238    gameFsmInstance/FSM_sequential_M_state_q[3]_i_5_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.153     8.391 r  gameFsmInstance/M_store_test_cases_q[15]_i_1/O
                         net (fo=13, routed)          0.787     9.178    gameFsmInstance/M_store_test_cases_q[15]_i_1_n_0
    SLICE_X4Y14          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.512    14.917    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[10]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y14          FDRE (Setup_fdre_C_R)       -0.632    14.522    gameFsmInstance/M_store_test_cases_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 gameFsmInstance/M_store_test_cases_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_store_test_cases_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.981ns (24.757%)  route 2.982ns (75.243%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.631     5.215    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.671 f  gameFsmInstance/M_store_test_cases_q_reg[4]/Q
                         net (fo=2, routed)           0.810     6.481    gameFsmInstance/M_store_test_cases_q_reg_n_0_[4]
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.605 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_9/O
                         net (fo=1, routed)           0.433     7.038    gameFsmInstance/FSM_sequential_M_state_q[3]_i_9_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.162 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.343     7.505    gameFsmInstance/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_5/O
                         net (fo=4, routed)           0.609     8.238    gameFsmInstance/FSM_sequential_M_state_q[3]_i_5_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.153     8.391 r  gameFsmInstance/M_store_test_cases_q[15]_i_1/O
                         net (fo=13, routed)          0.787     9.178    gameFsmInstance/M_store_test_cases_q[15]_i_1_n_0
    SLICE_X4Y14          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.512    14.917    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[11]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y14          FDRE (Setup_fdre_C_R)       -0.632    14.522    gameFsmInstance/M_store_test_cases_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 gameFsmInstance/M_store_test_cases_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_store_test_cases_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.981ns (24.757%)  route 2.982ns (75.243%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.631     5.215    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.671 f  gameFsmInstance/M_store_test_cases_q_reg[4]/Q
                         net (fo=2, routed)           0.810     6.481    gameFsmInstance/M_store_test_cases_q_reg_n_0_[4]
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.605 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_9/O
                         net (fo=1, routed)           0.433     7.038    gameFsmInstance/FSM_sequential_M_state_q[3]_i_9_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.162 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.343     7.505    gameFsmInstance/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_5/O
                         net (fo=4, routed)           0.609     8.238    gameFsmInstance/FSM_sequential_M_state_q[3]_i_5_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.153     8.391 r  gameFsmInstance/M_store_test_cases_q[15]_i_1/O
                         net (fo=13, routed)          0.787     9.178    gameFsmInstance/M_store_test_cases_q[15]_i_1_n_0
    SLICE_X4Y14          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.512    14.917    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[12]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y14          FDRE (Setup_fdre_C_R)       -0.632    14.522    gameFsmInstance/M_store_test_cases_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 gameFsmInstance/M_store_test_cases_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_store_test_cases_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.981ns (24.757%)  route 2.982ns (75.243%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.631     5.215    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.671 f  gameFsmInstance/M_store_test_cases_q_reg[4]/Q
                         net (fo=2, routed)           0.810     6.481    gameFsmInstance/M_store_test_cases_q_reg_n_0_[4]
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.605 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_9/O
                         net (fo=1, routed)           0.433     7.038    gameFsmInstance/FSM_sequential_M_state_q[3]_i_9_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.162 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.343     7.505    gameFsmInstance/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_5/O
                         net (fo=4, routed)           0.609     8.238    gameFsmInstance/FSM_sequential_M_state_q[3]_i_5_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.153     8.391 r  gameFsmInstance/M_store_test_cases_q[15]_i_1/O
                         net (fo=13, routed)          0.787     9.178    gameFsmInstance/M_store_test_cases_q[15]_i_1_n_0
    SLICE_X4Y14          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.512    14.917    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[9]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y14          FDRE (Setup_fdre_C_R)       -0.632    14.522    gameFsmInstance/M_store_test_cases_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 gameFsmInstance/M_store_test_cases_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_store_test_cases_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.981ns (24.821%)  route 2.971ns (75.179%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.631     5.215    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.671 f  gameFsmInstance/M_store_test_cases_q_reg[4]/Q
                         net (fo=2, routed)           0.810     6.481    gameFsmInstance/M_store_test_cases_q_reg_n_0_[4]
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.605 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_9/O
                         net (fo=1, routed)           0.433     7.038    gameFsmInstance/FSM_sequential_M_state_q[3]_i_9_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.162 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.343     7.505    gameFsmInstance/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_5/O
                         net (fo=4, routed)           0.609     8.238    gameFsmInstance/FSM_sequential_M_state_q[3]_i_5_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.153     8.391 r  gameFsmInstance/M_store_test_cases_q[15]_i_1/O
                         net (fo=13, routed)          0.777     9.168    gameFsmInstance/M_store_test_cases_q[15]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.512    14.917    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[5]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y13          FDRE (Setup_fdre_C_R)       -0.632    14.522    gameFsmInstance/M_store_test_cases_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 gameFsmInstance/M_store_test_cases_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_store_test_cases_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.981ns (24.821%)  route 2.971ns (75.179%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.631     5.215    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.671 f  gameFsmInstance/M_store_test_cases_q_reg[4]/Q
                         net (fo=2, routed)           0.810     6.481    gameFsmInstance/M_store_test_cases_q_reg_n_0_[4]
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.605 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_9/O
                         net (fo=1, routed)           0.433     7.038    gameFsmInstance/FSM_sequential_M_state_q[3]_i_9_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.162 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.343     7.505    gameFsmInstance/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_5/O
                         net (fo=4, routed)           0.609     8.238    gameFsmInstance/FSM_sequential_M_state_q[3]_i_5_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.153     8.391 r  gameFsmInstance/M_store_test_cases_q[15]_i_1/O
                         net (fo=13, routed)          0.777     9.168    gameFsmInstance/M_store_test_cases_q[15]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.512    14.917    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[6]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y13          FDRE (Setup_fdre_C_R)       -0.632    14.522    gameFsmInstance/M_store_test_cases_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 gameFsmInstance/M_store_test_cases_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_store_test_cases_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 0.981ns (24.821%)  route 2.971ns (75.179%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.631     5.215    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.456     5.671 f  gameFsmInstance/M_store_test_cases_q_reg[4]/Q
                         net (fo=2, routed)           0.810     6.481    gameFsmInstance/M_store_test_cases_q_reg_n_0_[4]
    SLICE_X5Y13          LUT4 (Prop_lut4_I1_O)        0.124     6.605 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_9/O
                         net (fo=1, routed)           0.433     7.038    gameFsmInstance/FSM_sequential_M_state_q[3]_i_9_n_0
    SLICE_X5Y13          LUT5 (Prop_lut5_I4_O)        0.124     7.162 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.343     7.505    gameFsmInstance/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.124     7.629 f  gameFsmInstance/FSM_sequential_M_state_q[3]_i_5/O
                         net (fo=4, routed)           0.609     8.238    gameFsmInstance/FSM_sequential_M_state_q[3]_i_5_n_0
    SLICE_X4Y11          LUT5 (Prop_lut5_I2_O)        0.153     8.391 r  gameFsmInstance/M_store_test_cases_q[15]_i_1/O
                         net (fo=13, routed)          0.777     9.168    gameFsmInstance/M_store_test_cases_q[15]_i_1_n_0
    SLICE_X4Y13          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.512    14.917    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  gameFsmInstance/M_store_test_cases_q_reg[7]/C
                         clock pessimism              0.272    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X4Y13          FDRE (Setup_fdre_C_R)       -0.632    14.522    gameFsmInstance/M_store_test_cases_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.522    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  5.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 b2_press_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b2_press_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.565     1.509    b2_press_cond/sync/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  b2_press_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.673 r  b2_press_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.110     1.783    b2_press_cond/sync/M_pipe_d__0[1]
    SLICE_X8Y6           FDRE                                         r  b2_press_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.836     2.026    b2_press_cond/sync/clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  b2_press_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.059     1.585    b2_press_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 buttondetector3/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_button_presses_before_timer_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.357%)  route 0.150ns (44.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.591     1.535    buttondetector3/clk_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  buttondetector3/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141     1.676 f  buttondetector3/M_last_q_reg/Q
                         net (fo=2, routed)           0.150     1.826    gameFsmInstance/M_last_q_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I0_O)        0.045     1.871 r  gameFsmInstance/M_button_presses_before_timer_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.871    gameFsmInstance/M_button_presses_before_timer_q[2]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  gameFsmInstance/M_button_presses_before_timer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.052    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X6Y10          FDRE                                         r  gameFsmInstance/M_button_presses_before_timer_q_reg[2]/C
                         clock pessimism             -0.504     1.548    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.121     1.669    gameFsmInstance/M_button_presses_before_timer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 gameFsmInstance/M_first_digit_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/M_first_digit_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.313%)  route 0.184ns (49.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.537    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  gameFsmInstance/M_first_digit_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.678 r  gameFsmInstance/M_first_digit_q_reg[0]/Q
                         net (fo=11, routed)          0.184     1.861    gameFsmInstance/M_first_digit_q[0]
    SLICE_X5Y9           LUT6 (Prop_lut6_I5_O)        0.045     1.906 r  gameFsmInstance/M_first_digit_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.906    gameFsmInstance/M_first_digit_q[2]_i_1_n_0
    SLICE_X5Y9           FDRE                                         r  gameFsmInstance/M_first_digit_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.863     2.053    gameFsmInstance/clk_IBUF_BUFG
    SLICE_X5Y9           FDRE                                         r  gameFsmInstance/M_first_digit_q_reg[2]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X5Y9           FDRE (Hold_fdre_C_D)         0.091     1.664    gameFsmInstance/M_first_digit_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.595     1.539    reset_cond/clk_IBUF_BUFG
    SLICE_X0Y5           FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDSE (Prop_fdse_C_Q)         0.141     1.680 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.852    reset_cond/M_stage_d[2]
    SLICE_X0Y5           FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.056    reset_cond/clk_IBUF_BUFG
    SLICE_X0Y5           FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y5           FDSE (Hold_fdse_C_D)         0.070     1.609    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.595     1.539    reset_cond/clk_IBUF_BUFG
    SLICE_X0Y5           FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDSE (Prop_fdse_C_Q)         0.141     1.680 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.854    reset_cond/M_stage_d[1]
    SLICE_X0Y5           FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.056    reset_cond/clk_IBUF_BUFG
    SLICE_X0Y5           FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X0Y5           FDSE (Hold_fdse_C_D)         0.066     1.605    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.593     1.537    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.701 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[26]/Q
                         net (fo=1, routed)           0.114     1.815    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[26]
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.925 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.925    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[24]_i_1_n_5
    SLICE_X2Y10          FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.864     2.054    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[26]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.134     1.671    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.595     1.539    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.164     1.703 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.817    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[10]
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.927 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.927    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[8]_i_1_n_5
    SLICE_X2Y6           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.866     2.056    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[10]/C
                         clock pessimism             -0.517     1.539    
    SLICE_X2Y6           FDRE (Hold_fdre_C_D)         0.134     1.673    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.538    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.702 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.816    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[14]
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.926 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.926    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[12]_i_1_n_5
    SLICE_X2Y7           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.865     2.055    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[14]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.134     1.672    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.538    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     1.702 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.816    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[18]
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.926 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.926    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[16]_i_1_n_5
    SLICE_X2Y8           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.865     2.055    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[18]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.134     1.672    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.594     1.538    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.702 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.816    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg_n_0_[22]
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.926 r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.926    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[20]_i_1_n_5
    SLICE_X2Y9           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.865     2.055    gameFsmInstance/stateCOUNT/clk_IBUF_BUFG
    SLICE_X2Y9           FDRE                                         r  gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.134     1.672    gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y5     b1_press_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y7     b1_press_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y7     b1_press_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y8     b1_press_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y8     b1_press_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y9     b1_press_cond/M_ctr_q_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y9     b1_press_cond/M_ctr_q_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y9     b1_press_cond/M_ctr_q_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y5     b1_press_cond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y6     b2_press_cond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y5     gameFsmInstance/seg/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     gameFsmInstance/stateCOUNT/M_stateCounter_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    b1_press_cond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y7     b2_press_cond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y6     b2_press_cond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    b3_press_cond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y13    b3_press_cond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    gameFsmInstance/M_store_test_cases_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    gameFsmInstance/M_store_test_cases_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    gameFsmInstance/M_store_test_cases_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    gameFsmInstance/M_store_test_cases_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    gameFsmInstance/M_store_test_cases_q_reg[6]/C



