Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jan  9 14:13:58 2025
| Host         : karthik running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sys_top_timing_summary_routed.rpt -pb sys_top_timing_summary_routed.pb -rpx sys_top_timing_summary_routed.rpx -warn_on_violation
| Design       : sys_top
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       41          
DPIR-1     Warning           Asynchronous driver check                                         128         
HPDR-1     Warning           Port pin direction inconsistency                                  2           
LUTAR-1    Warning           LUT drives async reset alert                                      16          
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-20  Warning           Non-clocked latch                                                 16          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (73)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (113)
5. checking no_input_delay (18)
6. checking no_output_delay (23)
7. checking multiple_clock (4252)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (73)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/dir_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gpio_top/set_reg[9]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: u_i2c/master/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (113)
--------------------------------------------------
 There are 113 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (4252)
---------------------------------
 There are 4252 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.738   -11556.380                   2347                15769        0.031        0.000                      0                15769        3.000        0.000                       0                  4260  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_in_p                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {12.500 25.000}    25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {12.500 25.000}    25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_p                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -9.738   -11556.380                   2347                13589        0.118        0.000                      0                13589       12.000        0.000                       0                  4256  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -9.736   -11550.155                   2347                13589        0.118        0.000                      0                13589       12.000        0.000                       0                  4256  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -9.738   -11556.380                   2347                13589        0.031        0.000                      0                13589  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -9.738   -11556.380                   2347                13589        0.031        0.000                      0                13589  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          2.452        0.000                      0                 2180        0.482        0.000                      0                 2180  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.452        0.000                      0                 2180        0.395        0.000                      0                 2180  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.452        0.000                      0                 2180        0.395        0.000                      0                 2180  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        2.455        0.000                      0                 2180        0.482        0.000                      0                 2180  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_p
  To Clock:  clk_in_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         2347  Failing Endpoints,  Worst Slack       -9.738ns,  Total Violation   -11556.380ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.738ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.855ns  (logic 6.617ns (35.095%)  route 12.238ns (64.905%))
  Logic Levels:           25  (CARRY4=10 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.891 r  u_processor/u_fetch/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.891    u_processor/u_fetch/plusOp_carry__5_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.214 r  u_processor/u_fetch/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    21.214    u_processor/u_fetch/plusOp[30]
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[30]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y108        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[30]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.214    
  -------------------------------------------------------------------
                         slack                                 -9.738    

Slack (VIOLATED) :        -9.654ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.771ns  (logic 6.533ns (34.804%)  route 12.238ns (65.196%))
  Logic Levels:           25  (CARRY4=10 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.891 r  u_processor/u_fetch/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.891    u_processor/u_fetch/plusOp_carry__5_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.130 r  u_processor/u_fetch/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    21.130    u_processor/u_fetch/plusOp[31]
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[31]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y108        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[31]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.130    
  -------------------------------------------------------------------
                         slack                                 -9.654    

Slack (VIOLATED) :        -9.634ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.751ns  (logic 6.513ns (34.735%)  route 12.238ns (65.265%))
  Logic Levels:           25  (CARRY4=10 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.891 r  u_processor/u_fetch/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.891    u_processor/u_fetch/plusOp_carry__5_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.110 r  u_processor/u_fetch/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    21.110    u_processor/u_fetch/plusOp[29]
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[29]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y108        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[29]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.110    
  -------------------------------------------------------------------
                         slack                                 -9.634    

Slack (VIOLATED) :        -9.621ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.738ns  (logic 6.500ns (34.689%)  route 12.238ns (65.311%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.097 r  u_processor/u_fetch/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    21.097    u_processor/u_fetch/plusOp[26]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[26]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.097    
  -------------------------------------------------------------------
                         slack                                 -9.621    

Slack (VIOLATED) :        -9.613ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.730ns  (logic 6.492ns (34.661%)  route 12.238ns (65.339%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.089 r  u_processor/u_fetch/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000    21.089    u_processor/u_fetch/plusOp[28]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[28]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.089    
  -------------------------------------------------------------------
                         slack                                 -9.613    

Slack (VIOLATED) :        -9.537ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.654ns  (logic 6.416ns (34.395%)  route 12.238ns (65.605%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.013 r  u_processor/u_fetch/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000    21.013    u_processor/u_fetch/plusOp[27]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[27]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.013    
  -------------------------------------------------------------------
                         slack                                 -9.537    

Slack (VIOLATED) :        -9.528ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/iaddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.510ns  (logic 5.336ns (28.827%)  route 13.174ns (71.173%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=2 LUT5=7 LUT6=5 MUXF7=1)
  Clock Path Skew:        -3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.979 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 r  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.479    17.434    u_processor/u_decode_alu/minstret[63]_i_9_0
    SLICE_X56Y106        LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  u_processor/u_decode_alu/minstret[63]_i_9/O
                         net (fo=3, routed)           0.496    18.054    u_processor/u_decode_alu/minstret[63]_i_9_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.124    18.178 r  u_processor/u_decode_alu/minstret[63]_i_4/O
                         net (fo=43, routed)          0.859    19.037    u_processor/u_decode_alu/mul_div_unit/redirect
    SLICE_X52Y103        LUT5 (Prop_lut5_I3_O)        0.124    19.161 r  u_processor/u_decode_alu/mul_div_unit/iaddr[9]_i_2/O
                         net (fo=2, routed)           1.055    20.216    u_processor/u_decode_alu/mul_div_unit/i_pc_reg[9]
    SLICE_X42Y101        LUT5 (Prop_lut5_I0_O)        0.124    20.340 r  u_processor/u_decode_alu/mul_div_unit/iaddr[9]_i_1/O
                         net (fo=1, routed)           0.529    20.869    u_processor/u_fetch/iaddr_reg[31]_1[9]
    SLICE_X42Y101        FDCE                                         r  u_processor/u_fetch/iaddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.500    10.979    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X42Y101        FDCE                                         r  u_processor/u_fetch/iaddr_reg[9]/C
                         clock pessimism              0.480    11.460    
                         clock uncertainty           -0.087    11.372    
    SLICE_X42Y101        FDCE (Setup_fdce_C_D)       -0.031    11.341    u_processor/u_fetch/iaddr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.341    
                         arrival time                         -20.869    
  -------------------------------------------------------------------
                         slack                                 -9.528    

Slack (VIOLATED) :        -9.517ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.634ns  (logic 6.396ns (34.325%)  route 12.238ns (65.675%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.993 r  u_processor/u_fetch/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000    20.993    u_processor/u_fetch/plusOp[25]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[25]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -20.993    
  -------------------------------------------------------------------
                         slack                                 -9.517    

Slack (VIOLATED) :        -9.503ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.621ns  (logic 6.383ns (34.279%)  route 12.238ns (65.721%))
  Logic Levels:           23  (CARRY4=8 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 10.974 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.980 r  u_processor/u_fetch/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    20.980    u_processor/u_fetch/plusOp[22]
    SLICE_X50Y106        FDCE                                         r  u_processor/u_fetch/i_pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.495    10.974    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y106        FDCE                                         r  u_processor/u_fetch/i_pc_reg[22]/C
                         clock pessimism              0.480    11.455    
                         clock uncertainty           -0.087    11.367    
    SLICE_X50Y106        FDCE (Setup_fdce_C_D)        0.109    11.476    u_processor/u_fetch/i_pc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.476    
                         arrival time                         -20.980    
  -------------------------------------------------------------------
                         slack                                 -9.503    

Slack (VIOLATED) :        -9.496ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.462ns  (logic 5.336ns (28.903%)  route 13.126ns (71.097%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=2 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.979 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 r  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.479    17.434    u_processor/u_decode_alu/minstret[63]_i_9_0
    SLICE_X56Y106        LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  u_processor/u_decode_alu/minstret[63]_i_9/O
                         net (fo=3, routed)           0.496    18.054    u_processor/u_decode_alu/minstret[63]_i_9_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.124    18.178 r  u_processor/u_decode_alu/minstret[63]_i_4/O
                         net (fo=43, routed)          0.825    19.003    u_processor/u_decode_alu/redirect
    SLICE_X48Y103        LUT3 (Prop_lut3_I1_O)        0.124    19.127 r  u_processor/u_decode_alu/inst_data[31]_i_4/O
                         net (fo=40, routed)          1.059    20.186    u_processor/u_decode_alu/mul_div_unit/inst_data[31]_i_4_n_0
    SLICE_X43Y100        LUT5 (Prop_lut5_I0_O)        0.124    20.310 r  u_processor/u_decode_alu/mul_div_unit/inst_data[15]_i_1/O
                         net (fo=1, routed)           0.511    20.821    u_processor/u_decode_alu/mul_div_unit_n_86
    SLICE_X43Y102        FDPE                                         r  u_processor/u_decode_alu/inst_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.500    10.979    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y102        FDPE                                         r  u_processor/u_decode_alu/inst_data_reg[15]/C
                         clock pessimism              0.480    11.460    
                         clock uncertainty           -0.087    11.372    
    SLICE_X43Y102        FDPE (Setup_fdpe_C_D)       -0.047    11.325    u_processor/u_decode_alu/inst_data_reg[15]
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                         -20.821    
  -------------------------------------------------------------------
                         slack                                 -9.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_spi/master/MRDATA_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_spi/controller/PRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.226ns (28.070%)  route 0.579ns (71.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.787    -0.376    u_spi/controller/clk_out1
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  u_spi/controller/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.205    -0.126    u_spi_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.100 r  FSM_sequential_current_state_reg[2]_i_2/O
                         net (fo=124, routed)         0.560     0.459    u_spi/master/CLK
    SLICE_X55Y88         FDRE                                         r  u_spi/master/MRDATA_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.128     0.587 r  u_spi/master/MRDATA_reg[23]/Q
                         net (fo=1, routed)           0.579     1.166    u_spi/master/MRDATA[23]
    SLICE_X55Y117        LUT2 (Prop_lut2_I0_O)        0.098     1.264 r  u_spi/master/PRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000     1.264    u_spi/controller/PRDATA_reg[31]_1[23]
    SLICE_X55Y117        FDRE                                         r  u_spi/controller/PRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.821     0.545    u_spi/controller/clk_n_BUFG
    SLICE_X55Y117        FDRE                                         r  u_spi/controller/PRDATA_reg[23]/C
                         clock pessimism              0.509     1.054    
    SLICE_X55Y117        FDRE (Hold_fdre_C_D)         0.092     1.146    u_spi/controller/PRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.561     0.446    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X36Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[2]/Q
                         net (fo=2, routed)           0.065     0.653    u_uart_0/u_transmitter/tx_fifo/p_7_in20_in
    SLICE_X36Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X36Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]/C
                         clock pessimism             -0.107     0.446    
    SLICE_X36Y81         FDCE (Hold_fdce_C_D)         0.075     0.521    u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.561     0.446    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[4]/Q
                         net (fo=2, routed)           0.068     0.655    u_uart_0/u_transmitter/tx_fifo/p_14_in
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]/C
                         clock pessimism             -0.107     0.446    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.076     0.522    u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_uart_0/u_receiver/rx_fifo/read_addrgray_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.571     0.456    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X29Y99         FDPE                                         r  u_uart_0/u_receiver/rx_fifo/read_addrgray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.597 r  u_uart_0/u_receiver/rx_fifo/read_addrgray_reg[5]/Q
                         net (fo=2, routed)           0.068     0.665    u_uart_0/u_receiver/rx_fifo/read_addrgray_reg_n_0_[5]_1
    SLICE_X29Y99         FDPE                                         r  u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.841     0.564    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X29Y99         FDPE                                         r  u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]/C
                         clock pessimism             -0.108     0.456    
    SLICE_X29Y99         FDPE (Hold_fdpe_C_D)         0.076     0.532    u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.561     0.446    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[3]/Q
                         net (fo=2, routed)           0.067     0.654    u_uart_0/u_transmitter/tx_fifo/p_11_in
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]/C
                         clock pessimism             -0.107     0.446    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.071     0.517    u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_processor/u_decode_alu/alu_pc_s_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_mem_wb/alu_pc_prev_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.416ns  (logic 0.148ns (35.540%)  route 0.268ns (64.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 11.658 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 11.903 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.567    11.903    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  u_processor/u_decode_alu/alu_pc_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.148    12.051 r  u_processor/u_decode_alu/alu_pc_s_reg[21]/Q
                         net (fo=12, routed)          0.268    12.319    u_processor/u_mem_wb/alu_pc_prev_reg[23]_1[21]
    SLICE_X44Y107        FDCE                                         r  u_processor/u_mem_wb/alu_pc_prev_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.831    11.658    u_processor/u_mem_wb/clk_IBUF_BUFG
    SLICE_X44Y107        FDCE                                         r  u_processor/u_mem_wb/alu_pc_prev_reg[21]/C
                         clock pessimism              0.509    12.167    
    SLICE_X44Y107        FDCE (Hold_fdce_C_D)         0.013    12.180    u_processor/u_mem_wb/alu_pc_prev_reg[21]
  -------------------------------------------------------------------
                         required time                        -12.180    
                         arrival time                          12.319    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_spi/master/SPIDR_R_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_spi/master/MRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.579ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.787    -0.376    u_spi/controller/clk_out1
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  u_spi/controller/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.205    -0.126    u_spi_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.100 r  FSM_sequential_current_state_reg[2]_i_2/O
                         net (fo=124, routed)         0.560     0.459    u_spi/master/CLK
    SLICE_X53Y88         FDRE                                         r  u_spi/master/SPIDR_R_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     0.600 r  u_spi/master/SPIDR_R_reg[1][7]/Q
                         net (fo=2, routed)           0.113     0.713    u_spi/master/SPIDR_R_reg[1]_2[7]
    SLICE_X55Y88         FDRE                                         r  u_spi/master/MRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.108    -0.565    u_spi/controller/clk_out1
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.509 r  u_spi/controller/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.229    -0.279    u_spi_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.250 r  FSM_sequential_current_state_reg[2]_i_2/O
                         net (fo=124, routed)         0.830     0.579    u_spi/master/CLK
    SLICE_X55Y88         FDRE                                         r  u_spi/master/MRDATA_reg[23]/C
                         clock pessimism             -0.104     0.475    
    SLICE_X55Y88         FDRE (Hold_fdre_C_D)         0.076     0.551    u_spi/master/MRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_i2c/controller/data_in_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/TX_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns = ( 13.057 - 12.500 ) 
    Source Clock Delay      (SCD):    0.450ns = ( 12.950 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    12.049    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.094 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    12.360    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.386 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.565    12.950    u_i2c/controller/clk_n_BUFG
    SLICE_X33Y84         FDRE                                         r  u_i2c/controller/data_in_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.146    13.096 r  u_i2c/controller/data_in_reg[3]/Q
                         net (fo=1, routed)           0.116    13.212    u_i2c/master/TX_reg_reg[7]_0[3]
    SLICE_X32Y84         FDRE                                         r  u_i2c/master/TX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.834    13.057    u_i2c/master/clk_n_BUFG
    SLICE_X32Y84         FDRE                                         r  u_i2c/master/TX_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.094    12.963    
    SLICE_X32Y84         FDRE (Hold_fdre_C_D)         0.077    13.040    u_i2c/master/TX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.040    
                         arrival time                          13.212    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/read_nextgray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.560     0.445    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_nextgray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  u_uart_0/u_transmitter/tx_fifo/read_nextgray_reg[2]/Q
                         net (fo=2, routed)           0.122     0.708    u_uart_0/u_transmitter/tx_fifo/p_6_in
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]/C
                         clock pessimism             -0.093     0.460    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.070     0.530    u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.530    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.507%)  route 0.074ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.559     0.444    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X39Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.128     0.572 r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[4]/Q
                         net (fo=2, routed)           0.074     0.646    u_uart_0/u_transmitter/tx_fifo/p_13_in28_in
    SLICE_X38Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.829     0.552    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X38Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]/C
                         clock pessimism             -0.095     0.457    
    SLICE_X38Y81         FDCE (Hold_fdce_C_D)         0.009     0.466    u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.466    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 12.500 25.000 }
Period(ns):         25.000
Sources:            { u_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y19     boot_mem/blk_mem_0/douta_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y19     boot_mem/blk_mem_0/douta_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y20     boot_mem/blk_mem_0/douta_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y20     boot_mem/blk_mem_0/douta_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y2      program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y2      program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y24     program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y24     program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y27     program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y27     program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y98     dmem_data_in_IBUF[0]_inst_i_8/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y98     dmem_data_in_IBUF[0]_inst_i_8/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X38Y98     imem_data_in_IBUF[0]_inst_i_3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X38Y98     imem_data_in_IBUF[0]_inst_i_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y108    proc_beat_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y108    proc_beat_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y98     dmem_data_in_IBUF[0]_inst_i_8/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y98     dmem_data_in_IBUF[0]_inst_i_8/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X38Y98     imem_data_in_IBUF[0]_inst_i_3/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X38Y98     imem_data_in_IBUF[0]_inst_i_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y108    proc_beat_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y108    proc_beat_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   u_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         2347  Failing Endpoints,  Worst Slack       -9.736ns,  Total Violation   -11550.155ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.736ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.855ns  (logic 6.617ns (35.095%)  route 12.238ns (64.905%))
  Logic Levels:           25  (CARRY4=10 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.891 r  u_processor/u_fetch/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.891    u_processor/u_fetch/plusOp_carry__5_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.214 r  u_processor/u_fetch/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    21.214    u_processor/u_fetch/plusOp[30]
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[30]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.085    11.369    
    SLICE_X50Y108        FDCE (Setup_fdce_C_D)        0.109    11.478    u_processor/u_fetch/i_pc_reg[30]
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                         -21.214    
  -------------------------------------------------------------------
                         slack                                 -9.736    

Slack (VIOLATED) :        -9.652ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.771ns  (logic 6.533ns (34.804%)  route 12.238ns (65.196%))
  Logic Levels:           25  (CARRY4=10 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.891 r  u_processor/u_fetch/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.891    u_processor/u_fetch/plusOp_carry__5_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.130 r  u_processor/u_fetch/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    21.130    u_processor/u_fetch/plusOp[31]
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[31]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.085    11.369    
    SLICE_X50Y108        FDCE (Setup_fdce_C_D)        0.109    11.478    u_processor/u_fetch/i_pc_reg[31]
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                         -21.130    
  -------------------------------------------------------------------
                         slack                                 -9.652    

Slack (VIOLATED) :        -9.632ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.751ns  (logic 6.513ns (34.735%)  route 12.238ns (65.265%))
  Logic Levels:           25  (CARRY4=10 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.891 r  u_processor/u_fetch/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.891    u_processor/u_fetch/plusOp_carry__5_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.110 r  u_processor/u_fetch/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    21.110    u_processor/u_fetch/plusOp[29]
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[29]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.085    11.369    
    SLICE_X50Y108        FDCE (Setup_fdce_C_D)        0.109    11.478    u_processor/u_fetch/i_pc_reg[29]
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                         -21.110    
  -------------------------------------------------------------------
                         slack                                 -9.632    

Slack (VIOLATED) :        -9.619ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.738ns  (logic 6.500ns (34.689%)  route 12.238ns (65.311%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.097 r  u_processor/u_fetch/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    21.097    u_processor/u_fetch/plusOp[26]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[26]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.085    11.369    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.478    u_processor/u_fetch/i_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                         -21.097    
  -------------------------------------------------------------------
                         slack                                 -9.619    

Slack (VIOLATED) :        -9.611ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.730ns  (logic 6.492ns (34.661%)  route 12.238ns (65.339%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.089 r  u_processor/u_fetch/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000    21.089    u_processor/u_fetch/plusOp[28]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[28]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.085    11.369    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.478    u_processor/u_fetch/i_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                         -21.089    
  -------------------------------------------------------------------
                         slack                                 -9.611    

Slack (VIOLATED) :        -9.535ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.654ns  (logic 6.416ns (34.395%)  route 12.238ns (65.605%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.013 r  u_processor/u_fetch/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000    21.013    u_processor/u_fetch/plusOp[27]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[27]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.085    11.369    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.478    u_processor/u_fetch/i_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                         -21.013    
  -------------------------------------------------------------------
                         slack                                 -9.535    

Slack (VIOLATED) :        -9.525ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/iaddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.510ns  (logic 5.336ns (28.827%)  route 13.174ns (71.173%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=2 LUT5=7 LUT6=5 MUXF7=1)
  Clock Path Skew:        -3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.979 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 r  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.479    17.434    u_processor/u_decode_alu/minstret[63]_i_9_0
    SLICE_X56Y106        LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  u_processor/u_decode_alu/minstret[63]_i_9/O
                         net (fo=3, routed)           0.496    18.054    u_processor/u_decode_alu/minstret[63]_i_9_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.124    18.178 r  u_processor/u_decode_alu/minstret[63]_i_4/O
                         net (fo=43, routed)          0.859    19.037    u_processor/u_decode_alu/mul_div_unit/redirect
    SLICE_X52Y103        LUT5 (Prop_lut5_I3_O)        0.124    19.161 r  u_processor/u_decode_alu/mul_div_unit/iaddr[9]_i_2/O
                         net (fo=2, routed)           1.055    20.216    u_processor/u_decode_alu/mul_div_unit/i_pc_reg[9]
    SLICE_X42Y101        LUT5 (Prop_lut5_I0_O)        0.124    20.340 r  u_processor/u_decode_alu/mul_div_unit/iaddr[9]_i_1/O
                         net (fo=1, routed)           0.529    20.869    u_processor/u_fetch/iaddr_reg[31]_1[9]
    SLICE_X42Y101        FDCE                                         r  u_processor/u_fetch/iaddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.500    10.979    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X42Y101        FDCE                                         r  u_processor/u_fetch/iaddr_reg[9]/C
                         clock pessimism              0.480    11.460    
                         clock uncertainty           -0.085    11.375    
    SLICE_X42Y101        FDCE (Setup_fdce_C_D)       -0.031    11.344    u_processor/u_fetch/iaddr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.344    
                         arrival time                         -20.869    
  -------------------------------------------------------------------
                         slack                                 -9.525    

Slack (VIOLATED) :        -9.515ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.634ns  (logic 6.396ns (34.325%)  route 12.238ns (65.675%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.993 r  u_processor/u_fetch/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000    20.993    u_processor/u_fetch/plusOp[25]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[25]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.085    11.369    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.478    u_processor/u_fetch/i_pc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.478    
                         arrival time                         -20.993    
  -------------------------------------------------------------------
                         slack                                 -9.515    

Slack (VIOLATED) :        -9.501ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.621ns  (logic 6.383ns (34.279%)  route 12.238ns (65.721%))
  Logic Levels:           23  (CARRY4=8 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 10.974 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.980 r  u_processor/u_fetch/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    20.980    u_processor/u_fetch/plusOp[22]
    SLICE_X50Y106        FDCE                                         r  u_processor/u_fetch/i_pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.495    10.974    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y106        FDCE                                         r  u_processor/u_fetch/i_pc_reg[22]/C
                         clock pessimism              0.480    11.455    
                         clock uncertainty           -0.085    11.370    
    SLICE_X50Y106        FDCE (Setup_fdce_C_D)        0.109    11.479    u_processor/u_fetch/i_pc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.479    
                         arrival time                         -20.980    
  -------------------------------------------------------------------
                         slack                                 -9.501    

Slack (VIOLATED) :        -9.493ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.462ns  (logic 5.336ns (28.903%)  route 13.126ns (71.097%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=2 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.979 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 r  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.479    17.434    u_processor/u_decode_alu/minstret[63]_i_9_0
    SLICE_X56Y106        LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  u_processor/u_decode_alu/minstret[63]_i_9/O
                         net (fo=3, routed)           0.496    18.054    u_processor/u_decode_alu/minstret[63]_i_9_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.124    18.178 r  u_processor/u_decode_alu/minstret[63]_i_4/O
                         net (fo=43, routed)          0.825    19.003    u_processor/u_decode_alu/redirect
    SLICE_X48Y103        LUT3 (Prop_lut3_I1_O)        0.124    19.127 r  u_processor/u_decode_alu/inst_data[31]_i_4/O
                         net (fo=40, routed)          1.059    20.186    u_processor/u_decode_alu/mul_div_unit/inst_data[31]_i_4_n_0
    SLICE_X43Y100        LUT5 (Prop_lut5_I0_O)        0.124    20.310 r  u_processor/u_decode_alu/mul_div_unit/inst_data[15]_i_1/O
                         net (fo=1, routed)           0.511    20.821    u_processor/u_decode_alu/mul_div_unit_n_86
    SLICE_X43Y102        FDPE                                         r  u_processor/u_decode_alu/inst_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.500    10.979    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y102        FDPE                                         r  u_processor/u_decode_alu/inst_data_reg[15]/C
                         clock pessimism              0.480    11.460    
                         clock uncertainty           -0.085    11.375    
    SLICE_X43Y102        FDPE (Setup_fdpe_C_D)       -0.047    11.328    u_processor/u_decode_alu/inst_data_reg[15]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                         -20.821    
  -------------------------------------------------------------------
                         slack                                 -9.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_spi/master/MRDATA_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_spi/controller/PRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.226ns (28.070%)  route 0.579ns (71.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.787    -0.376    u_spi/controller/clk_out1
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  u_spi/controller/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.205    -0.126    u_spi_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.100 r  FSM_sequential_current_state_reg[2]_i_2/O
                         net (fo=124, routed)         0.560     0.459    u_spi/master/CLK
    SLICE_X55Y88         FDRE                                         r  u_spi/master/MRDATA_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.128     0.587 r  u_spi/master/MRDATA_reg[23]/Q
                         net (fo=1, routed)           0.579     1.166    u_spi/master/MRDATA[23]
    SLICE_X55Y117        LUT2 (Prop_lut2_I0_O)        0.098     1.264 r  u_spi/master/PRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000     1.264    u_spi/controller/PRDATA_reg[31]_1[23]
    SLICE_X55Y117        FDRE                                         r  u_spi/controller/PRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.821     0.545    u_spi/controller/clk_n_BUFG
    SLICE_X55Y117        FDRE                                         r  u_spi/controller/PRDATA_reg[23]/C
                         clock pessimism              0.509     1.054    
    SLICE_X55Y117        FDRE (Hold_fdre_C_D)         0.092     1.146    u_spi/controller/PRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.561     0.446    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X36Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[2]/Q
                         net (fo=2, routed)           0.065     0.653    u_uart_0/u_transmitter/tx_fifo/p_7_in20_in
    SLICE_X36Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X36Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]/C
                         clock pessimism             -0.107     0.446    
    SLICE_X36Y81         FDCE (Hold_fdce_C_D)         0.075     0.521    u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.561     0.446    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[4]/Q
                         net (fo=2, routed)           0.068     0.655    u_uart_0/u_transmitter/tx_fifo/p_14_in
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]/C
                         clock pessimism             -0.107     0.446    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.076     0.522    u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_uart_0/u_receiver/rx_fifo/read_addrgray_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.571     0.456    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X29Y99         FDPE                                         r  u_uart_0/u_receiver/rx_fifo/read_addrgray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.597 r  u_uart_0/u_receiver/rx_fifo/read_addrgray_reg[5]/Q
                         net (fo=2, routed)           0.068     0.665    u_uart_0/u_receiver/rx_fifo/read_addrgray_reg_n_0_[5]_1
    SLICE_X29Y99         FDPE                                         r  u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.841     0.564    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X29Y99         FDPE                                         r  u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]/C
                         clock pessimism             -0.108     0.456    
    SLICE_X29Y99         FDPE (Hold_fdpe_C_D)         0.076     0.532    u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.561     0.446    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[3]/Q
                         net (fo=2, routed)           0.067     0.654    u_uart_0/u_transmitter/tx_fifo/p_11_in
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]/C
                         clock pessimism             -0.107     0.446    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.071     0.517    u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_processor/u_decode_alu/alu_pc_s_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_mem_wb/alu_pc_prev_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.416ns  (logic 0.148ns (35.540%)  route 0.268ns (64.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 11.658 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 11.903 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.567    11.903    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  u_processor/u_decode_alu/alu_pc_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.148    12.051 r  u_processor/u_decode_alu/alu_pc_s_reg[21]/Q
                         net (fo=12, routed)          0.268    12.319    u_processor/u_mem_wb/alu_pc_prev_reg[23]_1[21]
    SLICE_X44Y107        FDCE                                         r  u_processor/u_mem_wb/alu_pc_prev_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.831    11.658    u_processor/u_mem_wb/clk_IBUF_BUFG
    SLICE_X44Y107        FDCE                                         r  u_processor/u_mem_wb/alu_pc_prev_reg[21]/C
                         clock pessimism              0.509    12.167    
    SLICE_X44Y107        FDCE (Hold_fdce_C_D)         0.013    12.180    u_processor/u_mem_wb/alu_pc_prev_reg[21]
  -------------------------------------------------------------------
                         required time                        -12.180    
                         arrival time                          12.319    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_spi/master/SPIDR_R_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_spi/master/MRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.579ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.787    -0.376    u_spi/controller/clk_out1
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  u_spi/controller/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.205    -0.126    u_spi_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.100 r  FSM_sequential_current_state_reg[2]_i_2/O
                         net (fo=124, routed)         0.560     0.459    u_spi/master/CLK
    SLICE_X53Y88         FDRE                                         r  u_spi/master/SPIDR_R_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     0.600 r  u_spi/master/SPIDR_R_reg[1][7]/Q
                         net (fo=2, routed)           0.113     0.713    u_spi/master/SPIDR_R_reg[1]_2[7]
    SLICE_X55Y88         FDRE                                         r  u_spi/master/MRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.108    -0.565    u_spi/controller/clk_out1
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.509 r  u_spi/controller/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.229    -0.279    u_spi_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.250 r  FSM_sequential_current_state_reg[2]_i_2/O
                         net (fo=124, routed)         0.830     0.579    u_spi/master/CLK
    SLICE_X55Y88         FDRE                                         r  u_spi/master/MRDATA_reg[23]/C
                         clock pessimism             -0.104     0.475    
    SLICE_X55Y88         FDRE (Hold_fdre_C_D)         0.076     0.551    u_spi/master/MRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.551    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_i2c/controller/data_in_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/TX_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns = ( 13.057 - 12.500 ) 
    Source Clock Delay      (SCD):    0.450ns = ( 12.950 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    12.049    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.094 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    12.360    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.386 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.565    12.950    u_i2c/controller/clk_n_BUFG
    SLICE_X33Y84         FDRE                                         r  u_i2c/controller/data_in_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.146    13.096 r  u_i2c/controller/data_in_reg[3]/Q
                         net (fo=1, routed)           0.116    13.212    u_i2c/master/TX_reg_reg[7]_0[3]
    SLICE_X32Y84         FDRE                                         r  u_i2c/master/TX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.834    13.057    u_i2c/master/clk_n_BUFG
    SLICE_X32Y84         FDRE                                         r  u_i2c/master/TX_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.094    12.963    
    SLICE_X32Y84         FDRE (Hold_fdre_C_D)         0.077    13.040    u_i2c/master/TX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.040    
                         arrival time                          13.212    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/read_nextgray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.560     0.445    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_nextgray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  u_uart_0/u_transmitter/tx_fifo/read_nextgray_reg[2]/Q
                         net (fo=2, routed)           0.122     0.708    u_uart_0/u_transmitter/tx_fifo/p_6_in
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]/C
                         clock pessimism             -0.093     0.460    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.070     0.530    u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.530    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.507%)  route 0.074ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    0.095ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.559     0.444    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X39Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.128     0.572 r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[4]/Q
                         net (fo=2, routed)           0.074     0.646    u_uart_0/u_transmitter/tx_fifo/p_13_in28_in
    SLICE_X38Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.829     0.552    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X38Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]/C
                         clock pessimism             -0.095     0.457    
    SLICE_X38Y81         FDCE (Hold_fdce_C_D)         0.009     0.466    u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.466    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 12.500 25.000 }
Period(ns):         25.000
Sources:            { u_mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y19     boot_mem/blk_mem_0/douta_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y19     boot_mem/blk_mem_0/douta_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y20     boot_mem/blk_mem_0/douta_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y20     boot_mem/blk_mem_0/douta_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y2      program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y2      program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y24     program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y24     program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y27     program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y27     program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y98     dmem_data_in_IBUF[0]_inst_i_8/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y98     dmem_data_in_IBUF[0]_inst_i_8/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X38Y98     imem_data_in_IBUF[0]_inst_i_3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X38Y98     imem_data_in_IBUF[0]_inst_i_3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y108    proc_beat_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y108    proc_beat_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y98     dmem_data_in_IBUF[0]_inst_i_8/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X28Y98     dmem_data_in_IBUF[0]_inst_i_8/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X38Y98     imem_data_in_IBUF[0]_inst_i_3/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X38Y98     imem_data_in_IBUF[0]_inst_i_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y108    proc_beat_count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y108    proc_beat_count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X86Y110    proc_beat_count_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   u_mmcm/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  u_mmcm/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :         2347  Failing Endpoints,  Worst Slack       -9.738ns,  Total Violation   -11556.380ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.738ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.855ns  (logic 6.617ns (35.095%)  route 12.238ns (64.905%))
  Logic Levels:           25  (CARRY4=10 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.891 r  u_processor/u_fetch/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.891    u_processor/u_fetch/plusOp_carry__5_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.214 r  u_processor/u_fetch/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    21.214    u_processor/u_fetch/plusOp[30]
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[30]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y108        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[30]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.214    
  -------------------------------------------------------------------
                         slack                                 -9.738    

Slack (VIOLATED) :        -9.654ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.771ns  (logic 6.533ns (34.804%)  route 12.238ns (65.196%))
  Logic Levels:           25  (CARRY4=10 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.891 r  u_processor/u_fetch/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.891    u_processor/u_fetch/plusOp_carry__5_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.130 r  u_processor/u_fetch/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    21.130    u_processor/u_fetch/plusOp[31]
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[31]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y108        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[31]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.130    
  -------------------------------------------------------------------
                         slack                                 -9.654    

Slack (VIOLATED) :        -9.634ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.751ns  (logic 6.513ns (34.735%)  route 12.238ns (65.265%))
  Logic Levels:           25  (CARRY4=10 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.891 r  u_processor/u_fetch/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.891    u_processor/u_fetch/plusOp_carry__5_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.110 r  u_processor/u_fetch/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    21.110    u_processor/u_fetch/plusOp[29]
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[29]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y108        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[29]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.110    
  -------------------------------------------------------------------
                         slack                                 -9.634    

Slack (VIOLATED) :        -9.621ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.738ns  (logic 6.500ns (34.689%)  route 12.238ns (65.311%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.097 r  u_processor/u_fetch/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    21.097    u_processor/u_fetch/plusOp[26]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[26]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.097    
  -------------------------------------------------------------------
                         slack                                 -9.621    

Slack (VIOLATED) :        -9.613ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.730ns  (logic 6.492ns (34.661%)  route 12.238ns (65.339%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.089 r  u_processor/u_fetch/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000    21.089    u_processor/u_fetch/plusOp[28]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[28]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.089    
  -------------------------------------------------------------------
                         slack                                 -9.613    

Slack (VIOLATED) :        -9.537ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.654ns  (logic 6.416ns (34.395%)  route 12.238ns (65.605%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.013 r  u_processor/u_fetch/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000    21.013    u_processor/u_fetch/plusOp[27]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[27]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.013    
  -------------------------------------------------------------------
                         slack                                 -9.537    

Slack (VIOLATED) :        -9.528ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/iaddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.510ns  (logic 5.336ns (28.827%)  route 13.174ns (71.173%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=2 LUT5=7 LUT6=5 MUXF7=1)
  Clock Path Skew:        -3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.979 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 r  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.479    17.434    u_processor/u_decode_alu/minstret[63]_i_9_0
    SLICE_X56Y106        LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  u_processor/u_decode_alu/minstret[63]_i_9/O
                         net (fo=3, routed)           0.496    18.054    u_processor/u_decode_alu/minstret[63]_i_9_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.124    18.178 r  u_processor/u_decode_alu/minstret[63]_i_4/O
                         net (fo=43, routed)          0.859    19.037    u_processor/u_decode_alu/mul_div_unit/redirect
    SLICE_X52Y103        LUT5 (Prop_lut5_I3_O)        0.124    19.161 r  u_processor/u_decode_alu/mul_div_unit/iaddr[9]_i_2/O
                         net (fo=2, routed)           1.055    20.216    u_processor/u_decode_alu/mul_div_unit/i_pc_reg[9]
    SLICE_X42Y101        LUT5 (Prop_lut5_I0_O)        0.124    20.340 r  u_processor/u_decode_alu/mul_div_unit/iaddr[9]_i_1/O
                         net (fo=1, routed)           0.529    20.869    u_processor/u_fetch/iaddr_reg[31]_1[9]
    SLICE_X42Y101        FDCE                                         r  u_processor/u_fetch/iaddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.500    10.979    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X42Y101        FDCE                                         r  u_processor/u_fetch/iaddr_reg[9]/C
                         clock pessimism              0.480    11.460    
                         clock uncertainty           -0.087    11.372    
    SLICE_X42Y101        FDCE (Setup_fdce_C_D)       -0.031    11.341    u_processor/u_fetch/iaddr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.341    
                         arrival time                         -20.869    
  -------------------------------------------------------------------
                         slack                                 -9.528    

Slack (VIOLATED) :        -9.517ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.634ns  (logic 6.396ns (34.325%)  route 12.238ns (65.675%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.993 r  u_processor/u_fetch/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000    20.993    u_processor/u_fetch/plusOp[25]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[25]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -20.993    
  -------------------------------------------------------------------
                         slack                                 -9.517    

Slack (VIOLATED) :        -9.503ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.621ns  (logic 6.383ns (34.279%)  route 12.238ns (65.721%))
  Logic Levels:           23  (CARRY4=8 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 10.974 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.980 r  u_processor/u_fetch/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    20.980    u_processor/u_fetch/plusOp[22]
    SLICE_X50Y106        FDCE                                         r  u_processor/u_fetch/i_pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.495    10.974    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y106        FDCE                                         r  u_processor/u_fetch/i_pc_reg[22]/C
                         clock pessimism              0.480    11.455    
                         clock uncertainty           -0.087    11.367    
    SLICE_X50Y106        FDCE (Setup_fdce_C_D)        0.109    11.476    u_processor/u_fetch/i_pc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.476    
                         arrival time                         -20.980    
  -------------------------------------------------------------------
                         slack                                 -9.503    

Slack (VIOLATED) :        -9.496ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        18.462ns  (logic 5.336ns (28.903%)  route 13.126ns (71.097%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=2 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.979 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 r  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.479    17.434    u_processor/u_decode_alu/minstret[63]_i_9_0
    SLICE_X56Y106        LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  u_processor/u_decode_alu/minstret[63]_i_9/O
                         net (fo=3, routed)           0.496    18.054    u_processor/u_decode_alu/minstret[63]_i_9_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.124    18.178 r  u_processor/u_decode_alu/minstret[63]_i_4/O
                         net (fo=43, routed)          0.825    19.003    u_processor/u_decode_alu/redirect
    SLICE_X48Y103        LUT3 (Prop_lut3_I1_O)        0.124    19.127 r  u_processor/u_decode_alu/inst_data[31]_i_4/O
                         net (fo=40, routed)          1.059    20.186    u_processor/u_decode_alu/mul_div_unit/inst_data[31]_i_4_n_0
    SLICE_X43Y100        LUT5 (Prop_lut5_I0_O)        0.124    20.310 r  u_processor/u_decode_alu/mul_div_unit/inst_data[15]_i_1/O
                         net (fo=1, routed)           0.511    20.821    u_processor/u_decode_alu/mul_div_unit_n_86
    SLICE_X43Y102        FDPE                                         r  u_processor/u_decode_alu/inst_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.500    10.979    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y102        FDPE                                         r  u_processor/u_decode_alu/inst_data_reg[15]/C
                         clock pessimism              0.480    11.460    
                         clock uncertainty           -0.087    11.372    
    SLICE_X43Y102        FDPE (Setup_fdpe_C_D)       -0.047    11.325    u_processor/u_decode_alu/inst_data_reg[15]
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                         -20.821    
  -------------------------------------------------------------------
                         slack                                 -9.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_spi/master/MRDATA_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_spi/controller/PRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.226ns (28.070%)  route 0.579ns (71.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.787    -0.376    u_spi/controller/clk_out1
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  u_spi/controller/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.205    -0.126    u_spi_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.100 r  FSM_sequential_current_state_reg[2]_i_2/O
                         net (fo=124, routed)         0.560     0.459    u_spi/master/CLK
    SLICE_X55Y88         FDRE                                         r  u_spi/master/MRDATA_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.128     0.587 r  u_spi/master/MRDATA_reg[23]/Q
                         net (fo=1, routed)           0.579     1.166    u_spi/master/MRDATA[23]
    SLICE_X55Y117        LUT2 (Prop_lut2_I0_O)        0.098     1.264 r  u_spi/master/PRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000     1.264    u_spi/controller/PRDATA_reg[31]_1[23]
    SLICE_X55Y117        FDRE                                         r  u_spi/controller/PRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.821     0.545    u_spi/controller/clk_n_BUFG
    SLICE_X55Y117        FDRE                                         r  u_spi/controller/PRDATA_reg[23]/C
                         clock pessimism              0.509     1.054    
                         clock uncertainty            0.087     1.141    
    SLICE_X55Y117        FDRE (Hold_fdre_C_D)         0.092     1.233    u_spi/controller/PRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.561     0.446    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X36Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[2]/Q
                         net (fo=2, routed)           0.065     0.653    u_uart_0/u_transmitter/tx_fifo/p_7_in20_in
    SLICE_X36Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X36Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]/C
                         clock pessimism             -0.107     0.446    
                         clock uncertainty            0.087     0.533    
    SLICE_X36Y81         FDCE (Hold_fdce_C_D)         0.075     0.608    u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.561     0.446    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[4]/Q
                         net (fo=2, routed)           0.068     0.655    u_uart_0/u_transmitter/tx_fifo/p_14_in
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]/C
                         clock pessimism             -0.107     0.446    
                         clock uncertainty            0.087     0.533    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.076     0.609    u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_uart_0/u_receiver/rx_fifo/read_addrgray_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.571     0.456    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X29Y99         FDPE                                         r  u_uart_0/u_receiver/rx_fifo/read_addrgray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.597 r  u_uart_0/u_receiver/rx_fifo/read_addrgray_reg[5]/Q
                         net (fo=2, routed)           0.068     0.665    u_uart_0/u_receiver/rx_fifo/read_addrgray_reg_n_0_[5]_1
    SLICE_X29Y99         FDPE                                         r  u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.841     0.564    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X29Y99         FDPE                                         r  u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]/C
                         clock pessimism             -0.108     0.456    
                         clock uncertainty            0.087     0.543    
    SLICE_X29Y99         FDPE (Hold_fdpe_C_D)         0.076     0.619    u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.561     0.446    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[3]/Q
                         net (fo=2, routed)           0.067     0.654    u_uart_0/u_transmitter/tx_fifo/p_11_in
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]/C
                         clock pessimism             -0.107     0.446    
                         clock uncertainty            0.087     0.533    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.071     0.604    u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_processor/u_decode_alu/alu_pc_s_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_mem_wb/alu_pc_prev_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.416ns  (logic 0.148ns (35.540%)  route 0.268ns (64.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 11.658 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 11.903 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.567    11.903    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  u_processor/u_decode_alu/alu_pc_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.148    12.051 r  u_processor/u_decode_alu/alu_pc_s_reg[21]/Q
                         net (fo=12, routed)          0.268    12.319    u_processor/u_mem_wb/alu_pc_prev_reg[23]_1[21]
    SLICE_X44Y107        FDCE                                         r  u_processor/u_mem_wb/alu_pc_prev_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.831    11.658    u_processor/u_mem_wb/clk_IBUF_BUFG
    SLICE_X44Y107        FDCE                                         r  u_processor/u_mem_wb/alu_pc_prev_reg[21]/C
                         clock pessimism              0.509    12.167    
                         clock uncertainty            0.087    12.254    
    SLICE_X44Y107        FDCE (Hold_fdce_C_D)         0.013    12.267    u_processor/u_mem_wb/alu_pc_prev_reg[21]
  -------------------------------------------------------------------
                         required time                        -12.267    
                         arrival time                          12.319    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_spi/master/SPIDR_R_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_spi/master/MRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.579ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.787    -0.376    u_spi/controller/clk_out1
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  u_spi/controller/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.205    -0.126    u_spi_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.100 r  FSM_sequential_current_state_reg[2]_i_2/O
                         net (fo=124, routed)         0.560     0.459    u_spi/master/CLK
    SLICE_X53Y88         FDRE                                         r  u_spi/master/SPIDR_R_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     0.600 r  u_spi/master/SPIDR_R_reg[1][7]/Q
                         net (fo=2, routed)           0.113     0.713    u_spi/master/SPIDR_R_reg[1]_2[7]
    SLICE_X55Y88         FDRE                                         r  u_spi/master/MRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.108    -0.565    u_spi/controller/clk_out1
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.509 r  u_spi/controller/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.229    -0.279    u_spi_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.250 r  FSM_sequential_current_state_reg[2]_i_2/O
                         net (fo=124, routed)         0.830     0.579    u_spi/master/CLK
    SLICE_X55Y88         FDRE                                         r  u_spi/master/MRDATA_reg[23]/C
                         clock pessimism             -0.104     0.475    
                         clock uncertainty            0.087     0.562    
    SLICE_X55Y88         FDRE (Hold_fdre_C_D)         0.076     0.638    u_spi/master/MRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_i2c/controller/data_in_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/TX_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns = ( 13.057 - 12.500 ) 
    Source Clock Delay      (SCD):    0.450ns = ( 12.950 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    12.049    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.094 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    12.360    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.386 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.565    12.950    u_i2c/controller/clk_n_BUFG
    SLICE_X33Y84         FDRE                                         r  u_i2c/controller/data_in_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.146    13.096 r  u_i2c/controller/data_in_reg[3]/Q
                         net (fo=1, routed)           0.116    13.212    u_i2c/master/TX_reg_reg[7]_0[3]
    SLICE_X32Y84         FDRE                                         r  u_i2c/master/TX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.834    13.057    u_i2c/master/clk_n_BUFG
    SLICE_X32Y84         FDRE                                         r  u_i2c/master/TX_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.094    12.963    
                         clock uncertainty            0.087    13.050    
    SLICE_X32Y84         FDRE (Hold_fdre_C_D)         0.077    13.127    u_i2c/master/TX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.127    
                         arrival time                          13.212    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/read_nextgray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.560     0.445    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_nextgray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  u_uart_0/u_transmitter/tx_fifo/read_nextgray_reg[2]/Q
                         net (fo=2, routed)           0.122     0.708    u_uart_0/u_transmitter/tx_fifo/p_6_in
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]/C
                         clock pessimism             -0.093     0.460    
                         clock uncertainty            0.087     0.547    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.070     0.617    u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.507%)  route 0.074ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.559     0.444    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X39Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.128     0.572 r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[4]/Q
                         net (fo=2, routed)           0.074     0.646    u_uart_0/u_transmitter/tx_fifo/p_13_in28_in
    SLICE_X38Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.829     0.552    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X38Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]/C
                         clock pessimism             -0.095     0.457    
                         clock uncertainty            0.087     0.544    
    SLICE_X38Y81         FDCE (Hold_fdce_C_D)         0.009     0.553    u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :         2347  Failing Endpoints,  Worst Slack       -9.738ns,  Total Violation   -11556.380ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.738ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.855ns  (logic 6.617ns (35.095%)  route 12.238ns (64.905%))
  Logic Levels:           25  (CARRY4=10 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.891 r  u_processor/u_fetch/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.891    u_processor/u_fetch/plusOp_carry__5_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.214 r  u_processor/u_fetch/plusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000    21.214    u_processor/u_fetch/plusOp[30]
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[30]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y108        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[30]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.214    
  -------------------------------------------------------------------
                         slack                                 -9.738    

Slack (VIOLATED) :        -9.654ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.771ns  (logic 6.533ns (34.804%)  route 12.238ns (65.196%))
  Logic Levels:           25  (CARRY4=10 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.891 r  u_processor/u_fetch/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.891    u_processor/u_fetch/plusOp_carry__5_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.130 r  u_processor/u_fetch/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.000    21.130    u_processor/u_fetch/plusOp[31]
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[31]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y108        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[31]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.130    
  -------------------------------------------------------------------
                         slack                                 -9.654    

Slack (VIOLATED) :        -9.634ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.751ns  (logic 6.513ns (34.735%)  route 12.238ns (65.265%))
  Logic Levels:           25  (CARRY4=10 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.891 r  u_processor/u_fetch/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    20.891    u_processor/u_fetch/plusOp_carry__5_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.110 r  u_processor/u_fetch/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.000    21.110    u_processor/u_fetch/plusOp[29]
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y108        FDCE                                         r  u_processor/u_fetch/i_pc_reg[29]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y108        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[29]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.110    
  -------------------------------------------------------------------
                         slack                                 -9.634    

Slack (VIOLATED) :        -9.621ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.738ns  (logic 6.500ns (34.689%)  route 12.238ns (65.311%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.097 r  u_processor/u_fetch/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.000    21.097    u_processor/u_fetch/plusOp[26]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[26]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.097    
  -------------------------------------------------------------------
                         slack                                 -9.621    

Slack (VIOLATED) :        -9.613ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.730ns  (logic 6.492ns (34.661%)  route 12.238ns (65.339%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.089 r  u_processor/u_fetch/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.000    21.089    u_processor/u_fetch/plusOp[28]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[28]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.089    
  -------------------------------------------------------------------
                         slack                                 -9.613    

Slack (VIOLATED) :        -9.537ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.654ns  (logic 6.416ns (34.395%)  route 12.238ns (65.605%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.013 r  u_processor/u_fetch/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.000    21.013    u_processor/u_fetch/plusOp[27]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[27]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[27]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -21.013    
  -------------------------------------------------------------------
                         slack                                 -9.537    

Slack (VIOLATED) :        -9.528ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/iaddr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.510ns  (logic 5.336ns (28.827%)  route 13.174ns (71.173%))
  Logic Levels:           18  (CARRY4=2 LUT3=1 LUT4=2 LUT5=7 LUT6=5 MUXF7=1)
  Clock Path Skew:        -3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.979 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 r  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.479    17.434    u_processor/u_decode_alu/minstret[63]_i_9_0
    SLICE_X56Y106        LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  u_processor/u_decode_alu/minstret[63]_i_9/O
                         net (fo=3, routed)           0.496    18.054    u_processor/u_decode_alu/minstret[63]_i_9_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.124    18.178 r  u_processor/u_decode_alu/minstret[63]_i_4/O
                         net (fo=43, routed)          0.859    19.037    u_processor/u_decode_alu/mul_div_unit/redirect
    SLICE_X52Y103        LUT5 (Prop_lut5_I3_O)        0.124    19.161 r  u_processor/u_decode_alu/mul_div_unit/iaddr[9]_i_2/O
                         net (fo=2, routed)           1.055    20.216    u_processor/u_decode_alu/mul_div_unit/i_pc_reg[9]
    SLICE_X42Y101        LUT5 (Prop_lut5_I0_O)        0.124    20.340 r  u_processor/u_decode_alu/mul_div_unit/iaddr[9]_i_1/O
                         net (fo=1, routed)           0.529    20.869    u_processor/u_fetch/iaddr_reg[31]_1[9]
    SLICE_X42Y101        FDCE                                         r  u_processor/u_fetch/iaddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.500    10.979    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X42Y101        FDCE                                         r  u_processor/u_fetch/iaddr_reg[9]/C
                         clock pessimism              0.480    11.460    
                         clock uncertainty           -0.087    11.372    
    SLICE_X42Y101        FDCE (Setup_fdce_C_D)       -0.031    11.341    u_processor/u_fetch/iaddr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.341    
                         arrival time                         -20.869    
  -------------------------------------------------------------------
                         slack                                 -9.528    

Slack (VIOLATED) :        -9.517ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.634ns  (logic 6.396ns (34.325%)  route 12.238ns (65.675%))
  Logic Levels:           24  (CARRY4=9 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 10.973 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.774 r  u_processor/u_fetch/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    20.774    u_processor/u_fetch/plusOp_carry__4_n_0
    SLICE_X50Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.993 r  u_processor/u_fetch/plusOp_carry__5/O[0]
                         net (fo=1, routed)           0.000    20.993    u_processor/u_fetch/plusOp[25]
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.494    10.973    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y107        FDCE                                         r  u_processor/u_fetch/i_pc_reg[25]/C
                         clock pessimism              0.480    11.454    
                         clock uncertainty           -0.087    11.366    
    SLICE_X50Y107        FDCE (Setup_fdce_C_D)        0.109    11.475    u_processor/u_fetch/i_pc_reg[25]
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                         -20.993    
  -------------------------------------------------------------------
                         slack                                 -9.517    

Slack (VIOLATED) :        -9.503ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_fetch/i_pc_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.621ns  (logic 6.383ns (34.279%)  route 12.238ns (65.721%))
  Logic Levels:           23  (CARRY4=8 LUT3=2 LUT4=2 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 10.974 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 f  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 f  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.685    17.640    u_processor/u_mem_wb/inst_data_reg[12]_3
    SLICE_X49Y106        LUT6 (Prop_lut6_I5_O)        0.124    17.764 r  u_processor/u_mem_wb/mcause[2]_i_2_comp_1/O
                         net (fo=92, routed)          0.466    18.230    u_processor/u_mem_wb/mie_reg[3]_0
    SLICE_X49Y104        LUT3 (Prop_lut3_I0_O)        0.124    18.354 r  u_processor/u_mem_wb/plusOp_carry_i_10/O
                         net (fo=53, routed)          1.331    19.685    u_processor/u_mem_wb/plusOp_carry_i_10_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.124    19.809 r  u_processor/u_mem_wb/plusOp_carry_i_2_comp_1/O
                         net (fo=1, routed)           0.000    19.809    u_processor/u_fetch/new_pc__0[1]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.189 r  u_processor/u_fetch/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    20.189    u_processor/u_fetch/plusOp_carry_n_0
    SLICE_X50Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.306 r  u_processor/u_fetch/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.306    u_processor/u_fetch/plusOp_carry__0_n_0
    SLICE_X50Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.423 r  u_processor/u_fetch/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.423    u_processor/u_fetch/plusOp_carry__1_n_0
    SLICE_X50Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.540 r  u_processor/u_fetch/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.540    u_processor/u_fetch/plusOp_carry__2_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.657 r  u_processor/u_fetch/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    20.657    u_processor/u_fetch/plusOp_carry__3_n_0
    SLICE_X50Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.980 r  u_processor/u_fetch/plusOp_carry__4/O[1]
                         net (fo=1, routed)           0.000    20.980    u_processor/u_fetch/plusOp[22]
    SLICE_X50Y106        FDCE                                         r  u_processor/u_fetch/i_pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.495    10.974    u_processor/u_fetch/clk_IBUF_BUFG
    SLICE_X50Y106        FDCE                                         r  u_processor/u_fetch/i_pc_reg[22]/C
                         clock pessimism              0.480    11.455    
                         clock uncertainty           -0.087    11.367    
    SLICE_X50Y106        FDCE (Setup_fdce_C_D)        0.109    11.476    u_processor/u_fetch/i_pc_reg[22]
  -------------------------------------------------------------------
                         required time                         11.476    
                         arrival time                         -20.980    
  -------------------------------------------------------------------
                         slack                                 -9.503    

Slack (VIOLATED) :        -9.496ns  (required time - arrival time)
  Source:                 program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        18.462ns  (logic 5.336ns (28.903%)  route 13.126ns (71.097%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=2 LUT5=6 LUT6=5 MUXF7=1)
  Clock Path Skew:        -3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 10.979 - 12.500 ) 
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    -0.474    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    -0.350 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720     0.370    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.466 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.893     2.359    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y38         RAMB36E1                                     r  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.813 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.875     7.688    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_7[7]
    SLICE_X61Y117        LUT6 (Prop_lut6_I5_O)        0.124     7.812 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     7.812    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_12_n_0
    SLICE_X61Y117        MUXF7 (Prop_muxf7_I1_O)      0.217     8.029 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.506     8.534    program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_4_n_0
    SLICE_X54Y115        LUT6 (Prop_lut6_I5_O)        0.299     8.833 f  program_mem/blk_mem_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.171     9.004    u_processor/doutb[23]
    SLICE_X54Y115        LUT4 (Prop_lut4_I3_O)        0.124     9.128 f  u_processor/dmem_data_in_IBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.957    10.085    u_processor/dmem_data_in_IBUF[23]_inst_i_2_n_0
    SLICE_X55Y99         LUT5 (Prop_lut5_I3_O)        0.124    10.209 f  u_processor/dmem_data_in_IBUF[23]_inst_i_1/O
                         net (fo=3, routed)           0.642    10.851    u_processor/u_mem_wb/dmem_data_in_IBUF[23]
    SLICE_X52Y95         LUT6 (Prop_lut6_I3_O)        0.124    10.975 f  u_processor/u_mem_wb/registers[31][31]_i_9_comp/O
                         net (fo=1, routed)           0.280    11.255    u_processor/u_mem_wb/registers[31][31]_i_9_n_0
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.124    11.379 f  u_processor/u_mem_wb/registers[31][31]_i_7/O
                         net (fo=14, routed)          0.640    12.019    u_processor/u_mem_wb/registers[31][31]_i_7_n_0
    SLICE_X55Y96         LUT6 (Prop_lut6_I1_O)        0.124    12.143 f  u_processor/u_mem_wb/registers[31][31]_i_5/O
                         net (fo=32, routed)          0.706    12.849    u_processor/u_mem_wb/registers[31][31]_i_5_n_0
    SLICE_X52Y98         LUT5 (Prop_lut5_I1_O)        0.124    12.973 f  u_processor/u_mem_wb/registers[31][17]_i_1/O
                         net (fo=33, routed)          0.784    13.757    u_processor/u_mem_wb/wb_data[17]
    SLICE_X53Y103        LUT5 (Prop_lut5_I0_O)        0.124    13.881 r  u_processor/u_mem_wb/divisor[17]_i_2/O
                         net (fo=20, routed)          0.977    14.858    u_processor/u_mem_wb/divisor[20]_i_7_n_0
    SLICE_X60Y102        LUT4 (Prop_lut4_I1_O)        0.124    14.982 r  u_processor/u_mem_wb/inst_data_stall[31]_i_71/O
                         net (fo=1, routed)           0.000    14.982    u_processor/u_mem_wb/inst_data_stall[31]_i_71_n_0
    SLICE_X60Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.495 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    15.495    u_processor/u_mem_wb/inst_data_stall_reg[31]_i_36_n_0
    SLICE_X60Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 r  u_processor/u_mem_wb/inst_data_stall_reg[31]_i_24/CO[3]
                         net (fo=3, routed)           1.219    16.831    u_processor/u_mem_wb/inst_data_stall[31]_i_44_0[0]
    SLICE_X58Y106        LUT3 (Prop_lut3_I2_O)        0.124    16.955 r  u_processor/u_mem_wb/minstret[63]_i_11/O
                         net (fo=4, routed)           0.479    17.434    u_processor/u_decode_alu/minstret[63]_i_9_0
    SLICE_X56Y106        LUT6 (Prop_lut6_I1_O)        0.124    17.558 r  u_processor/u_decode_alu/minstret[63]_i_9/O
                         net (fo=3, routed)           0.496    18.054    u_processor/u_decode_alu/minstret[63]_i_9_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I4_O)        0.124    18.178 r  u_processor/u_decode_alu/minstret[63]_i_4/O
                         net (fo=43, routed)          0.825    19.003    u_processor/u_decode_alu/redirect
    SLICE_X48Y103        LUT3 (Prop_lut3_I1_O)        0.124    19.127 r  u_processor/u_decode_alu/inst_data[31]_i_4/O
                         net (fo=40, routed)          1.059    20.186    u_processor/u_decode_alu/mul_div_unit/inst_data[31]_i_4_n_0
    SLICE_X43Y100        LUT5 (Prop_lut5_I0_O)        0.124    20.310 r  u_processor/u_decode_alu/mul_div_unit/inst_data[15]_i_1/O
                         net (fo=1, routed)           0.511    20.821    u_processor/u_decode_alu/mul_div_unit_n_86
    SLICE_X43Y102        FDPE                                         r  u_processor/u_decode_alu/inst_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     7.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     9.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.500    10.979    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y102        FDPE                                         r  u_processor/u_decode_alu/inst_data_reg[15]/C
                         clock pessimism              0.480    11.460    
                         clock uncertainty           -0.087    11.372    
    SLICE_X43Y102        FDPE (Setup_fdpe_C_D)       -0.047    11.325    u_processor/u_decode_alu/inst_data_reg[15]
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                         -20.821    
  -------------------------------------------------------------------
                         slack                                 -9.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u_spi/master/MRDATA_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_spi/controller/PRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.226ns (28.070%)  route 0.579ns (71.930%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.787    -0.376    u_spi/controller/clk_out1
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  u_spi/controller/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.205    -0.126    u_spi_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.100 r  FSM_sequential_current_state_reg[2]_i_2/O
                         net (fo=124, routed)         0.560     0.459    u_spi/master/CLK
    SLICE_X55Y88         FDRE                                         r  u_spi/master/MRDATA_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y88         FDRE (Prop_fdre_C_Q)         0.128     0.587 r  u_spi/master/MRDATA_reg[23]/Q
                         net (fo=1, routed)           0.579     1.166    u_spi/master/MRDATA[23]
    SLICE_X55Y117        LUT2 (Prop_lut2_I0_O)        0.098     1.264 r  u_spi/master/PRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000     1.264    u_spi/controller/PRDATA_reg[31]_1[23]
    SLICE_X55Y117        FDRE                                         r  u_spi/controller/PRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.821     0.545    u_spi/controller/clk_n_BUFG
    SLICE_X55Y117        FDRE                                         r  u_spi/controller/PRDATA_reg[23]/C
                         clock pessimism              0.509     1.054    
                         clock uncertainty            0.087     1.141    
    SLICE_X55Y117        FDRE (Hold_fdre_C_D)         0.092     1.233    u_spi/controller/PRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.561     0.446    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X36Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[2]/Q
                         net (fo=2, routed)           0.065     0.653    u_uart_0/u_transmitter/tx_fifo/p_7_in20_in
    SLICE_X36Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X36Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]/C
                         clock pessimism             -0.107     0.446    
                         clock uncertainty            0.087     0.533    
    SLICE_X36Y81         FDCE (Hold_fdce_C_D)         0.075     0.608    u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.608    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.561     0.446    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[4]/Q
                         net (fo=2, routed)           0.068     0.655    u_uart_0/u_transmitter/tx_fifo/p_14_in
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]/C
                         clock pessimism             -0.107     0.446    
                         clock uncertainty            0.087     0.533    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.076     0.609    u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.609    
                         arrival time                           0.655    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_uart_0/u_receiver/rx_fifo/read_addrgray_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.564ns
    Source Clock Delay      (SCD):    0.456ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.571     0.456    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X29Y99         FDPE                                         r  u_uart_0/u_receiver/rx_fifo/read_addrgray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDPE (Prop_fdpe_C_Q)         0.141     0.597 r  u_uart_0/u_receiver/rx_fifo/read_addrgray_reg[5]/Q
                         net (fo=2, routed)           0.068     0.665    u_uart_0/u_receiver/rx_fifo/read_addrgray_reg_n_0_[5]_1
    SLICE_X29Y99         FDPE                                         r  u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.841     0.564    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X29Y99         FDPE                                         r  u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]/C
                         clock pessimism             -0.108     0.456    
                         clock uncertainty            0.087     0.543    
    SLICE_X29Y99         FDPE (Hold_fdpe_C_D)         0.076     0.619    u_uart_0/u_receiver/rx_fifo/read_lastgray_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.446ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.561     0.446    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDCE (Prop_fdce_C_Q)         0.141     0.587 r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[3]/Q
                         net (fo=2, routed)           0.067     0.654    u_uart_0/u_transmitter/tx_fifo/p_11_in
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]/C
                         clock pessimism             -0.107     0.446    
                         clock uncertainty            0.087     0.533    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.071     0.604    u_uart_0/u_transmitter/tx_fifo/read_lastgray_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_processor/u_decode_alu/alu_pc_s_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_mem_wb/alu_pc_prev_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.416ns  (logic 0.148ns (35.540%)  route 0.268ns (64.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 11.658 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 11.903 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.567    11.903    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X46Y99         FDCE                                         r  u_processor/u_decode_alu/alu_pc_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.148    12.051 r  u_processor/u_decode_alu/alu_pc_s_reg[21]/Q
                         net (fo=12, routed)          0.268    12.319    u_processor/u_mem_wb/alu_pc_prev_reg[23]_1[21]
    SLICE_X44Y107        FDCE                                         r  u_processor/u_mem_wb/alu_pc_prev_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.831    11.658    u_processor/u_mem_wb/clk_IBUF_BUFG
    SLICE_X44Y107        FDCE                                         r  u_processor/u_mem_wb/alu_pc_prev_reg[21]/C
                         clock pessimism              0.509    12.167    
                         clock uncertainty            0.087    12.254    
    SLICE_X44Y107        FDCE (Hold_fdce_C_D)         0.013    12.267    u_processor/u_mem_wb/alu_pc_prev_reg[21]
  -------------------------------------------------------------------
                         required time                        -12.267    
                         arrival time                          12.319    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_spi/master/SPIDR_R_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_spi/master/MRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.579ns
    Source Clock Delay      (SCD):    0.459ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.787    -0.376    u_spi/controller/clk_out1
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.045    -0.331 r  u_spi/controller/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.205    -0.126    u_spi_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.100 r  FSM_sequential_current_state_reg[2]_i_2/O
                         net (fo=124, routed)         0.560     0.459    u_spi/master/CLK
    SLICE_X53Y88         FDRE                                         r  u_spi/master/SPIDR_R_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141     0.600 r  u_spi/master/SPIDR_R_reg[1][7]/Q
                         net (fo=2, routed)           0.113     0.713    u_spi/master/SPIDR_R_reg[1]_2[7]
    SLICE_X55Y88         FDRE                                         r  u_spi/master/MRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.108    -0.565    u_spi/controller/clk_out1
    SLICE_X51Y96         LUT6 (Prop_lut6_I0_O)        0.056    -0.509 r  u_spi/controller/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.229    -0.279    u_spi_n_6
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.250 r  FSM_sequential_current_state_reg[2]_i_2/O
                         net (fo=124, routed)         0.830     0.579    u_spi/master/CLK
    SLICE_X55Y88         FDRE                                         r  u_spi/master/MRDATA_reg[23]/C
                         clock pessimism             -0.104     0.475    
                         clock uncertainty            0.087     0.562    
    SLICE_X55Y88         FDRE (Hold_fdre_C_D)         0.076     0.638    u_spi/master/MRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_i2c/controller/data_in_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/TX_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.557ns = ( 13.057 - 12.500 ) 
    Source Clock Delay      (SCD):    0.450ns = ( 12.950 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    12.049    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    12.094 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    12.360    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    12.386 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.565    12.950    u_i2c/controller/clk_n_BUFG
    SLICE_X33Y84         FDRE                                         r  u_i2c/controller/data_in_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.146    13.096 r  u_i2c/controller/data_in_reg[3]/Q
                         net (fo=1, routed)           0.116    13.212    u_i2c/master/TX_reg_reg[7]_0[3]
    SLICE_X32Y84         FDRE                                         r  u_i2c/master/TX_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.834    13.057    u_i2c/master/clk_n_BUFG
    SLICE_X32Y84         FDRE                                         r  u_i2c/master/TX_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.094    12.963    
                         clock uncertainty            0.087    13.050    
    SLICE_X32Y84         FDRE (Hold_fdre_C_D)         0.077    13.127    u_i2c/master/TX_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -13.127    
                         arrival time                          13.212    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/read_nextgray_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.553ns
    Source Clock Delay      (SCD):    0.445ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.560     0.445    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y80         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_nextgray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y80         FDCE (Prop_fdce_C_Q)         0.141     0.586 r  u_uart_0/u_transmitter/tx_fifo/read_nextgray_reg[2]/Q
                         net (fo=2, routed)           0.122     0.708    u_uart_0/u_transmitter/tx_fifo/p_6_in
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.830     0.553    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]/C
                         clock pessimism             -0.093     0.460    
                         clock uncertainty            0.087     0.547    
    SLICE_X37Y81         FDCE (Hold_fdce_C_D)         0.070     0.617    u_uart_0/u_transmitter/tx_fifo/read_addrgray_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.708    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.507%)  route 0.074ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.552ns
    Source Clock Delay      (SCD):    0.444ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.559     0.444    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X39Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.128     0.572 r  u_uart_0/u_transmitter/tx_fifo/write_nextgray_reg[4]/Q
                         net (fo=2, routed)           0.074     0.646    u_uart_0/u_transmitter/tx_fifo/p_13_in28_in
    SLICE_X38Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.829     0.552    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X38Y81         FDCE                                         r  u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]/C
                         clock pessimism             -0.095     0.457    
                         clock uncertainty            0.087     0.544    
    SLICE_X38Y81         FDCE (Hold_fdce_C_D)         0.009     0.553    u_uart_0/u_transmitter/tx_fifo/write_addrgray_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            dmem_data_in_IBUF[0]_inst_i_8/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.052ns  (logic 0.518ns (4.298%)  route 11.534ns (95.702%))
  Logic Levels:           0  
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.187ns = ( 26.187 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       11.534    23.723    reset_reg_n_0
    SLICE_X28Y98         FDCE                                         f  dmem_data_in_IBUF[0]_inst_i_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000    25.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    23.839    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.939 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.577    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.668 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.519    26.187    clk_n_BUFG
    SLICE_X28Y98         FDCE                                         r  dmem_data_in_IBUF[0]_inst_i_8/C
                         clock pessimism              0.480    26.668    
                         clock uncertainty           -0.087    26.580    
    SLICE_X28Y98         FDCE (Recov_fdce_C_CLR)     -0.405    26.175    dmem_data_in_IBUF[0]_inst_i_8
  -------------------------------------------------------------------
                         required time                         26.175    
                         arrival time                         -23.723    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            imem_data_in_IBUF[0]_inst_i_3/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        9.901ns  (logic 0.518ns (5.232%)  route 9.383ns (94.768%))
  Logic Levels:           0  
  Clock Path Skew:        2.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 26.184 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)        9.383    21.572    reset_reg_n_0
    SLICE_X38Y98         FDCE                                         f  imem_data_in_IBUF[0]_inst_i_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000    25.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    23.839    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.939 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.577    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.668 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.516    26.184    clk_n_BUFG
    SLICE_X38Y98         FDCE                                         r  imem_data_in_IBUF[0]_inst_i_3/C
                         clock pessimism              0.480    26.665    
                         clock uncertainty           -0.087    26.577    
    SLICE_X38Y98         FDCE (Recov_fdce_C_CLR)     -0.319    26.258    imem_data_in_IBUF[0]_inst_i_3
  -------------------------------------------------------------------
                         required time                         26.258    
                         arrival time                         -21.572    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[26]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.984    u_processor/u_decode_alu/pc_stall_reg[26]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[27]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.984    u_processor/u_decode_alu/pc_stall_reg[27]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[28]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.984    u_processor/u_decode_alu/pc_stall_reg[28]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[29]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.984    u_processor/u_decode_alu/pc_stall_reg[29]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[20]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[20]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.028    u_processor/u_decode_alu/inst_data_stall_reg[20]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.370    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[24]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[24]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.028    u_processor/u_decode_alu/inst_data_stall_reg[24]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.370    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[25]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[25]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.028    u_processor/u_decode_alu/inst_data_stall_reg[25]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.370    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[28]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[28]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.028    u_processor/u_decode_alu/inst_data_stall_reg[28]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[26][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.490%)  route 0.262ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 11.694 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.262    12.359    u_processor/u_regfile/rst_IBUF
    SLICE_X82Y113        FDCE                                         f  u_processor/u_regfile/registers_reg[26][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.866    11.694    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X82Y113        FDCE                                         r  u_processor/u_regfile/registers_reg[26][21]/C
                         clock pessimism              0.275    11.969    
    SLICE_X82Y113        FDCE (Remov_fdce_C_CLR)     -0.092    11.877    u_processor/u_regfile/registers_reg[26][21]
  -------------------------------------------------------------------
                         required time                        -11.877    
                         arrival time                          12.359    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/rx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/p_full_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.488%)  route 0.357ns (68.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/rx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/rx_fifo_reset_reg/Q
                         net (fo=771, routed)         0.357     0.973    u_uart_0/u_receiver/rx_fifo/rx_fifo_reset_reg_0[0]
    SLICE_X30Y94         FDCE                                         f  u_uart_0/u_receiver/rx_fifo/p_full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.840     0.563    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X30Y94         FDCE                                         r  u_uart_0/u_receiver/rx_fifo/p_full_reg/C
                         clock pessimism             -0.072     0.491    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.424    u_uart_0/u_receiver/rx_fifo/p_full_reg
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/rx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.164ns (22.225%)  route 0.574ns (77.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/rx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/rx_fifo_reset_reg/Q
                         net (fo=771, routed)         0.574     1.190    u_uart_0/u_receiver/rx_fifo/rx_fifo_reset_reg_0[0]
    SLICE_X28Y100        FDCE                                         f  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.838     0.562    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]/C
                         clock pessimism              0.162     0.724    
    SLICE_X28Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.632    u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/rx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.164ns (22.225%)  route 0.574ns (77.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/rx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/rx_fifo_reset_reg/Q
                         net (fo=771, routed)         0.574     1.190    u_uart_0/u_receiver/rx_fifo/rx_fifo_reset_reg_0[0]
    SLICE_X28Y100        FDCE                                         f  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.838     0.562    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]/C
                         clock pessimism              0.162     0.724    
    SLICE_X28Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.632    u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/tx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/full_s_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.086%)  route 0.347ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/tx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/tx_fifo_reset_reg/Q
                         net (fo=578, routed)         0.347     0.963    u_uart_0/u_transmitter/tx_fifo/AR[0]
    SLICE_X37Y83         FDPE                                         f  u_uart_0/u_transmitter/tx_fifo/full_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.832     0.555    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y83         FDPE                                         r  u_uart_0/u_transmitter/tx_fifo/full_s_reg/C
                         clock pessimism             -0.093     0.462    
    SLICE_X37Y83         FDPE (Remov_fdpe_C_PRE)     -0.095     0.367    u_uart_0/u_transmitter/tx_fifo/full_s_reg
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[10][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.782%)  route 0.387ns (70.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 11.695 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.387    12.483    u_processor/u_regfile/rst_IBUF
    SLICE_X83Y112        FDCE                                         f  u_processor/u_regfile/registers_reg[10][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.868    11.695    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X83Y112        FDCE                                         r  u_processor/u_regfile/registers_reg[10][21]/C
                         clock pessimism              0.275    11.970    
    SLICE_X83Y112        FDCE (Remov_fdce_C_CLR)     -0.092    11.878    u_processor/u_regfile/registers_reg[10][21]
  -------------------------------------------------------------------
                         required time                        -11.878    
                         arrival time                          12.483    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[2][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.555ns  (logic 0.164ns (29.549%)  route 0.391ns (70.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 11.695 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.391    12.488    u_processor/u_regfile/rst_IBUF
    SLICE_X82Y112        FDCE                                         f  u_processor/u_regfile/registers_reg[2][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.868    11.695    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X82Y112        FDCE                                         r  u_processor/u_regfile/registers_reg[2][21]/C
                         clock pessimism              0.275    11.970    
    SLICE_X82Y112        FDCE (Remov_fdce_C_CLR)     -0.092    11.878    u_processor/u_regfile/registers_reg[2][21]
  -------------------------------------------------------------------
                         required time                        -11.878    
                         arrival time                          12.488    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[15][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.408%)  route 0.394ns (70.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 11.697 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.394    12.491    u_processor/u_regfile/rst_IBUF
    SLICE_X83Y111        FDCE                                         f  u_processor/u_regfile/registers_reg[15][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.870    11.697    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X83Y111        FDCE                                         r  u_processor/u_regfile/registers_reg[15][21]/C
                         clock pessimism              0.275    11.972    
    SLICE_X83Y111        FDCE (Remov_fdce_C_CLR)     -0.092    11.880    u_processor/u_regfile/registers_reg[15][21]
  -------------------------------------------------------------------
                         required time                        -11.880    
                         arrival time                          12.491    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[19][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.578ns  (logic 0.164ns (28.390%)  route 0.414ns (71.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 11.690 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.414    12.511    u_processor/u_regfile/rst_IBUF
    SLICE_X80Y114        FDCE                                         f  u_processor/u_regfile/registers_reg[19][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.862    11.690    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X80Y114        FDCE                                         r  u_processor/u_regfile/registers_reg[19][21]/C
                         clock pessimism              0.275    11.965    
    SLICE_X80Y114        FDCE (Remov_fdce_C_CLR)     -0.067    11.898    u_processor/u_regfile/registers_reg[19][21]
  -------------------------------------------------------------------
                         required time                        -11.898    
                         arrival time                          12.511    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[19][23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.578ns  (logic 0.164ns (28.390%)  route 0.414ns (71.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 11.690 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.414    12.511    u_processor/u_regfile/rst_IBUF
    SLICE_X80Y114        FDCE                                         f  u_processor/u_regfile/registers_reg[19][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.862    11.690    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X80Y114        FDCE                                         r  u_processor/u_regfile/registers_reg[19][23]/C
                         clock pessimism              0.275    11.965    
    SLICE_X80Y114        FDCE (Remov_fdce_C_CLR)     -0.067    11.898    u_processor/u_regfile/registers_reg[19][23]
  -------------------------------------------------------------------
                         required time                        -11.898    
                         arrival time                          12.511    
  -------------------------------------------------------------------
                         slack                                  0.613    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            dmem_data_in_IBUF[0]_inst_i_8/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.052ns  (logic 0.518ns (4.298%)  route 11.534ns (95.702%))
  Logic Levels:           0  
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.187ns = ( 26.187 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       11.534    23.723    reset_reg_n_0
    SLICE_X28Y98         FDCE                                         f  dmem_data_in_IBUF[0]_inst_i_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000    25.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    23.839    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.939 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.577    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.668 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.519    26.187    clk_n_BUFG
    SLICE_X28Y98         FDCE                                         r  dmem_data_in_IBUF[0]_inst_i_8/C
                         clock pessimism              0.480    26.668    
                         clock uncertainty           -0.087    26.580    
    SLICE_X28Y98         FDCE (Recov_fdce_C_CLR)     -0.405    26.175    dmem_data_in_IBUF[0]_inst_i_8
  -------------------------------------------------------------------
                         required time                         26.175    
                         arrival time                         -23.723    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            imem_data_in_IBUF[0]_inst_i_3/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        9.901ns  (logic 0.518ns (5.232%)  route 9.383ns (94.768%))
  Logic Levels:           0  
  Clock Path Skew:        2.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 26.184 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)        9.383    21.572    reset_reg_n_0
    SLICE_X38Y98         FDCE                                         f  imem_data_in_IBUF[0]_inst_i_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000    25.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    23.839    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.939 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.577    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.668 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.516    26.184    clk_n_BUFG
    SLICE_X38Y98         FDCE                                         r  imem_data_in_IBUF[0]_inst_i_3/C
                         clock pessimism              0.480    26.665    
                         clock uncertainty           -0.087    26.577    
    SLICE_X38Y98         FDCE (Recov_fdce_C_CLR)     -0.319    26.258    imem_data_in_IBUF[0]_inst_i_3
  -------------------------------------------------------------------
                         required time                         26.258    
                         arrival time                         -21.572    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[26]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.984    u_processor/u_decode_alu/pc_stall_reg[26]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[27]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.984    u_processor/u_decode_alu/pc_stall_reg[27]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[28]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.984    u_processor/u_decode_alu/pc_stall_reg[28]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[29]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.984    u_processor/u_decode_alu/pc_stall_reg[29]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[20]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[20]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.028    u_processor/u_decode_alu/inst_data_stall_reg[20]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.370    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[24]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[24]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.028    u_processor/u_decode_alu/inst_data_stall_reg[24]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.370    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[25]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[25]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.028    u_processor/u_decode_alu/inst_data_stall_reg[25]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.370    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[28]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[28]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.028    u_processor/u_decode_alu/inst_data_stall_reg[28]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[26][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.490%)  route 0.262ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 11.694 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.262    12.359    u_processor/u_regfile/rst_IBUF
    SLICE_X82Y113        FDCE                                         f  u_processor/u_regfile/registers_reg[26][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.866    11.694    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X82Y113        FDCE                                         r  u_processor/u_regfile/registers_reg[26][21]/C
                         clock pessimism              0.275    11.969    
                         clock uncertainty            0.087    12.056    
    SLICE_X82Y113        FDCE (Remov_fdce_C_CLR)     -0.092    11.964    u_processor/u_regfile/registers_reg[26][21]
  -------------------------------------------------------------------
                         required time                        -11.964    
                         arrival time                          12.359    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/rx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/p_full_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.488%)  route 0.357ns (68.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/rx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/rx_fifo_reset_reg/Q
                         net (fo=771, routed)         0.357     0.973    u_uart_0/u_receiver/rx_fifo/rx_fifo_reset_reg_0[0]
    SLICE_X30Y94         FDCE                                         f  u_uart_0/u_receiver/rx_fifo/p_full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.840     0.563    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X30Y94         FDCE                                         r  u_uart_0/u_receiver/rx_fifo/p_full_reg/C
                         clock pessimism             -0.072     0.491    
                         clock uncertainty            0.087     0.578    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.511    u_uart_0/u_receiver/rx_fifo/p_full_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/rx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.164ns (22.225%)  route 0.574ns (77.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/rx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/rx_fifo_reset_reg/Q
                         net (fo=771, routed)         0.574     1.190    u_uart_0/u_receiver/rx_fifo/rx_fifo_reset_reg_0[0]
    SLICE_X28Y100        FDCE                                         f  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.838     0.562    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]/C
                         clock pessimism              0.162     0.724    
                         clock uncertainty            0.087     0.811    
    SLICE_X28Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.719    u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/rx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.164ns (22.225%)  route 0.574ns (77.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/rx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/rx_fifo_reset_reg/Q
                         net (fo=771, routed)         0.574     1.190    u_uart_0/u_receiver/rx_fifo/rx_fifo_reset_reg_0[0]
    SLICE_X28Y100        FDCE                                         f  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.838     0.562    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]/C
                         clock pessimism              0.162     0.724    
                         clock uncertainty            0.087     0.811    
    SLICE_X28Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.719    u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/tx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/full_s_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.086%)  route 0.347ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/tx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/tx_fifo_reset_reg/Q
                         net (fo=578, routed)         0.347     0.963    u_uart_0/u_transmitter/tx_fifo/AR[0]
    SLICE_X37Y83         FDPE                                         f  u_uart_0/u_transmitter/tx_fifo/full_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.832     0.555    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y83         FDPE                                         r  u_uart_0/u_transmitter/tx_fifo/full_s_reg/C
                         clock pessimism             -0.093     0.462    
                         clock uncertainty            0.087     0.549    
    SLICE_X37Y83         FDPE (Remov_fdpe_C_PRE)     -0.095     0.454    u_uart_0/u_transmitter/tx_fifo/full_s_reg
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[10][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.782%)  route 0.387ns (70.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 11.695 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.387    12.483    u_processor/u_regfile/rst_IBUF
    SLICE_X83Y112        FDCE                                         f  u_processor/u_regfile/registers_reg[10][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.868    11.695    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X83Y112        FDCE                                         r  u_processor/u_regfile/registers_reg[10][21]/C
                         clock pessimism              0.275    11.970    
                         clock uncertainty            0.087    12.057    
    SLICE_X83Y112        FDCE (Remov_fdce_C_CLR)     -0.092    11.965    u_processor/u_regfile/registers_reg[10][21]
  -------------------------------------------------------------------
                         required time                        -11.965    
                         arrival time                          12.483    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[2][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.555ns  (logic 0.164ns (29.549%)  route 0.391ns (70.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 11.695 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.391    12.488    u_processor/u_regfile/rst_IBUF
    SLICE_X82Y112        FDCE                                         f  u_processor/u_regfile/registers_reg[2][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.868    11.695    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X82Y112        FDCE                                         r  u_processor/u_regfile/registers_reg[2][21]/C
                         clock pessimism              0.275    11.970    
                         clock uncertainty            0.087    12.057    
    SLICE_X82Y112        FDCE (Remov_fdce_C_CLR)     -0.092    11.965    u_processor/u_regfile/registers_reg[2][21]
  -------------------------------------------------------------------
                         required time                        -11.965    
                         arrival time                          12.488    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[15][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.408%)  route 0.394ns (70.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 11.697 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.394    12.491    u_processor/u_regfile/rst_IBUF
    SLICE_X83Y111        FDCE                                         f  u_processor/u_regfile/registers_reg[15][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.870    11.697    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X83Y111        FDCE                                         r  u_processor/u_regfile/registers_reg[15][21]/C
                         clock pessimism              0.275    11.972    
                         clock uncertainty            0.087    12.059    
    SLICE_X83Y111        FDCE (Remov_fdce_C_CLR)     -0.092    11.967    u_processor/u_regfile/registers_reg[15][21]
  -------------------------------------------------------------------
                         required time                        -11.967    
                         arrival time                          12.491    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[19][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.578ns  (logic 0.164ns (28.390%)  route 0.414ns (71.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 11.690 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.414    12.511    u_processor/u_regfile/rst_IBUF
    SLICE_X80Y114        FDCE                                         f  u_processor/u_regfile/registers_reg[19][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.862    11.690    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X80Y114        FDCE                                         r  u_processor/u_regfile/registers_reg[19][21]/C
                         clock pessimism              0.275    11.965    
                         clock uncertainty            0.087    12.052    
    SLICE_X80Y114        FDCE (Remov_fdce_C_CLR)     -0.067    11.985    u_processor/u_regfile/registers_reg[19][21]
  -------------------------------------------------------------------
                         required time                        -11.985    
                         arrival time                          12.511    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[19][23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.578ns  (logic 0.164ns (28.390%)  route 0.414ns (71.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 11.690 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.414    12.511    u_processor/u_regfile/rst_IBUF
    SLICE_X80Y114        FDCE                                         f  u_processor/u_regfile/registers_reg[19][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.862    11.690    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X80Y114        FDCE                                         r  u_processor/u_regfile/registers_reg[19][23]/C
                         clock pessimism              0.275    11.965    
                         clock uncertainty            0.087    12.052    
    SLICE_X80Y114        FDCE (Remov_fdce_C_CLR)     -0.067    11.985    u_processor/u_regfile/registers_reg[19][23]
  -------------------------------------------------------------------
                         required time                        -11.985    
                         arrival time                          12.511    
  -------------------------------------------------------------------
                         slack                                  0.525    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            dmem_data_in_IBUF[0]_inst_i_8/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@25.000ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.052ns  (logic 0.518ns (4.298%)  route 11.534ns (95.702%))
  Logic Levels:           0  
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.187ns = ( 26.187 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       11.534    23.723    reset_reg_n_0
    SLICE_X28Y98         FDCE                                         f  dmem_data_in_IBUF[0]_inst_i_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000    25.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    23.839    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.939 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.577    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.668 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.519    26.187    clk_n_BUFG
    SLICE_X28Y98         FDCE                                         r  dmem_data_in_IBUF[0]_inst_i_8/C
                         clock pessimism              0.480    26.668    
                         clock uncertainty           -0.087    26.580    
    SLICE_X28Y98         FDCE (Recov_fdce_C_CLR)     -0.405    26.175    dmem_data_in_IBUF[0]_inst_i_8
  -------------------------------------------------------------------
                         required time                         26.175    
                         arrival time                         -23.723    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             4.686ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            imem_data_in_IBUF[0]_inst_i_3/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@25.000ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        9.901ns  (logic 0.518ns (5.232%)  route 9.383ns (94.768%))
  Logic Levels:           0  
  Clock Path Skew:        2.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 26.184 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)        9.383    21.572    reset_reg_n_0
    SLICE_X38Y98         FDCE                                         f  imem_data_in_IBUF[0]_inst_i_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000    25.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    23.839    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.939 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.577    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.668 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.516    26.184    clk_n_BUFG
    SLICE_X38Y98         FDCE                                         r  imem_data_in_IBUF[0]_inst_i_3/C
                         clock pessimism              0.480    26.665    
                         clock uncertainty           -0.087    26.577    
    SLICE_X38Y98         FDCE (Recov_fdce_C_CLR)     -0.319    26.258    imem_data_in_IBUF[0]_inst_i_3
  -------------------------------------------------------------------
                         required time                         26.258    
                         arrival time                         -21.572    
  -------------------------------------------------------------------
                         slack                                  4.686    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[26]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.984    u_processor/u_decode_alu/pc_stall_reg[26]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[27]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.984    u_processor/u_decode_alu/pc_stall_reg[27]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[28]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.984    u_processor/u_decode_alu/pc_stall_reg[28]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.326ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[29]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.984    u_processor/u_decode_alu/pc_stall_reg[29]
  -------------------------------------------------------------------
                         required time                         35.984    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.326    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[20]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[20]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.028    u_processor/u_decode_alu/inst_data_stall_reg[20]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.370    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[24]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[24]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.028    u_processor/u_decode_alu/inst_data_stall_reg[24]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.370    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[25]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[25]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.028    u_processor/u_decode_alu/inst_data_stall_reg[25]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.370    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[28]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[28]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.087    36.389    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.028    u_processor/u_decode_alu/inst_data_stall_reg[28]
  -------------------------------------------------------------------
                         required time                         36.028    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[26][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.490%)  route 0.262ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 11.694 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.262    12.359    u_processor/u_regfile/rst_IBUF
    SLICE_X82Y113        FDCE                                         f  u_processor/u_regfile/registers_reg[26][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.866    11.694    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X82Y113        FDCE                                         r  u_processor/u_regfile/registers_reg[26][21]/C
                         clock pessimism              0.275    11.969    
                         clock uncertainty            0.087    12.056    
    SLICE_X82Y113        FDCE (Remov_fdce_C_CLR)     -0.092    11.964    u_processor/u_regfile/registers_reg[26][21]
  -------------------------------------------------------------------
                         required time                        -11.964    
                         arrival time                          12.359    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/rx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/p_full_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.488%)  route 0.357ns (68.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/rx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/rx_fifo_reset_reg/Q
                         net (fo=771, routed)         0.357     0.973    u_uart_0/u_receiver/rx_fifo/rx_fifo_reset_reg_0[0]
    SLICE_X30Y94         FDCE                                         f  u_uart_0/u_receiver/rx_fifo/p_full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.840     0.563    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X30Y94         FDCE                                         r  u_uart_0/u_receiver/rx_fifo/p_full_reg/C
                         clock pessimism             -0.072     0.491    
                         clock uncertainty            0.087     0.578    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.511    u_uart_0/u_receiver/rx_fifo/p_full_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/rx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.164ns (22.225%)  route 0.574ns (77.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/rx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/rx_fifo_reset_reg/Q
                         net (fo=771, routed)         0.574     1.190    u_uart_0/u_receiver/rx_fifo/rx_fifo_reset_reg_0[0]
    SLICE_X28Y100        FDCE                                         f  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.838     0.562    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]/C
                         clock pessimism              0.162     0.724    
                         clock uncertainty            0.087     0.811    
    SLICE_X28Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.719    u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/rx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.164ns (22.225%)  route 0.574ns (77.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/rx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/rx_fifo_reset_reg/Q
                         net (fo=771, routed)         0.574     1.190    u_uart_0/u_receiver/rx_fifo/rx_fifo_reset_reg_0[0]
    SLICE_X28Y100        FDCE                                         f  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.838     0.562    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]/C
                         clock pessimism              0.162     0.724    
                         clock uncertainty            0.087     0.811    
    SLICE_X28Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.719    u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/tx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/full_s_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.086%)  route 0.347ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/tx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/tx_fifo_reset_reg/Q
                         net (fo=578, routed)         0.347     0.963    u_uart_0/u_transmitter/tx_fifo/AR[0]
    SLICE_X37Y83         FDPE                                         f  u_uart_0/u_transmitter/tx_fifo/full_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.832     0.555    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y83         FDPE                                         r  u_uart_0/u_transmitter/tx_fifo/full_s_reg/C
                         clock pessimism             -0.093     0.462    
                         clock uncertainty            0.087     0.549    
    SLICE_X37Y83         FDPE (Remov_fdpe_C_PRE)     -0.095     0.454    u_uart_0/u_transmitter/tx_fifo/full_s_reg
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[10][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.782%)  route 0.387ns (70.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 11.695 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.387    12.483    u_processor/u_regfile/rst_IBUF
    SLICE_X83Y112        FDCE                                         f  u_processor/u_regfile/registers_reg[10][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.868    11.695    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X83Y112        FDCE                                         r  u_processor/u_regfile/registers_reg[10][21]/C
                         clock pessimism              0.275    11.970    
                         clock uncertainty            0.087    12.057    
    SLICE_X83Y112        FDCE (Remov_fdce_C_CLR)     -0.092    11.965    u_processor/u_regfile/registers_reg[10][21]
  -------------------------------------------------------------------
                         required time                        -11.965    
                         arrival time                          12.483    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[2][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.555ns  (logic 0.164ns (29.549%)  route 0.391ns (70.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 11.695 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.391    12.488    u_processor/u_regfile/rst_IBUF
    SLICE_X82Y112        FDCE                                         f  u_processor/u_regfile/registers_reg[2][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.868    11.695    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X82Y112        FDCE                                         r  u_processor/u_regfile/registers_reg[2][21]/C
                         clock pessimism              0.275    11.970    
                         clock uncertainty            0.087    12.057    
    SLICE_X82Y112        FDCE (Remov_fdce_C_CLR)     -0.092    11.965    u_processor/u_regfile/registers_reg[2][21]
  -------------------------------------------------------------------
                         required time                        -11.965    
                         arrival time                          12.488    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[15][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.408%)  route 0.394ns (70.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 11.697 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.394    12.491    u_processor/u_regfile/rst_IBUF
    SLICE_X83Y111        FDCE                                         f  u_processor/u_regfile/registers_reg[15][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.870    11.697    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X83Y111        FDCE                                         r  u_processor/u_regfile/registers_reg[15][21]/C
                         clock pessimism              0.275    11.972    
                         clock uncertainty            0.087    12.059    
    SLICE_X83Y111        FDCE (Remov_fdce_C_CLR)     -0.092    11.967    u_processor/u_regfile/registers_reg[15][21]
  -------------------------------------------------------------------
                         required time                        -11.967    
                         arrival time                          12.491    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[19][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.578ns  (logic 0.164ns (28.390%)  route 0.414ns (71.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 11.690 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.414    12.511    u_processor/u_regfile/rst_IBUF
    SLICE_X80Y114        FDCE                                         f  u_processor/u_regfile/registers_reg[19][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.862    11.690    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X80Y114        FDCE                                         r  u_processor/u_regfile/registers_reg[19][21]/C
                         clock pessimism              0.275    11.965    
                         clock uncertainty            0.087    12.052    
    SLICE_X80Y114        FDCE (Remov_fdce_C_CLR)     -0.067    11.985    u_processor/u_regfile/registers_reg[19][21]
  -------------------------------------------------------------------
                         required time                        -11.985    
                         arrival time                          12.511    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[19][23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0 rise@12.500ns)
  Data Path Delay:        0.578ns  (logic 0.164ns (28.390%)  route 0.414ns (71.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 11.690 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.414    12.511    u_processor/u_regfile/rst_IBUF
    SLICE_X80Y114        FDCE                                         f  u_processor/u_regfile/registers_reg[19][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.862    11.690    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X80Y114        FDCE                                         r  u_processor/u_regfile/registers_reg[19][23]/C
                         clock pessimism              0.275    11.965    
                         clock uncertainty            0.087    12.052    
    SLICE_X80Y114        FDCE (Remov_fdce_C_CLR)     -0.067    11.985    u_processor/u_regfile/registers_reg[19][23]
  -------------------------------------------------------------------
                         required time                        -11.985    
                         arrival time                          12.511    
  -------------------------------------------------------------------
                         slack                                  0.525    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            dmem_data_in_IBUF[0]_inst_i_8/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@25.000ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.052ns  (logic 0.518ns (4.298%)  route 11.534ns (95.702%))
  Logic Levels:           0  
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.187ns = ( 26.187 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       11.534    23.723    reset_reg_n_0
    SLICE_X28Y98         FDCE                                         f  dmem_data_in_IBUF[0]_inst_i_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000    25.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    23.839    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.939 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.577    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.668 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.519    26.187    clk_n_BUFG
    SLICE_X28Y98         FDCE                                         r  dmem_data_in_IBUF[0]_inst_i_8/C
                         clock pessimism              0.480    26.668    
                         clock uncertainty           -0.085    26.583    
    SLICE_X28Y98         FDCE (Recov_fdce_C_CLR)     -0.405    26.178    dmem_data_in_IBUF[0]_inst_i_8
  -------------------------------------------------------------------
                         required time                         26.178    
                         arrival time                         -23.723    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             4.689ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            imem_data_in_IBUF[0]_inst_i_3/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_clk_wiz_0_1 fall@25.000ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        9.901ns  (logic 0.518ns (5.232%)  route 9.383ns (94.768%))
  Logic Levels:           0  
  Clock Path Skew:        2.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns = ( 26.184 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)        9.383    21.572    reset_reg_n_0
    SLICE_X38Y98         FDCE                                         f  imem_data_in_IBUF[0]_inst_i_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000    25.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    20.249 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    21.888    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.979 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    23.839    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    23.939 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    24.577    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    24.668 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.516    26.184    clk_n_BUFG
    SLICE_X38Y98         FDCE                                         r  imem_data_in_IBUF[0]_inst_i_3/C
                         clock pessimism              0.480    26.665    
                         clock uncertainty           -0.085    26.580    
    SLICE_X38Y98         FDCE (Recov_fdce_C_CLR)     -0.319    26.261    imem_data_in_IBUF[0]_inst_i_3
  -------------------------------------------------------------------
                         required time                         26.261    
                         arrival time                         -21.572    
  -------------------------------------------------------------------
                         slack                                  4.689    

Slack (MET) :             11.328ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[26]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.085    36.392    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.987    u_processor/u_decode_alu/pc_stall_reg[26]
  -------------------------------------------------------------------
                         required time                         35.987    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.328    

Slack (MET) :             11.328ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[27]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.085    36.392    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.987    u_processor/u_decode_alu/pc_stall_reg[27]
  -------------------------------------------------------------------
                         required time                         35.987    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.328    

Slack (MET) :             11.328ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[28]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.085    36.392    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.987    u_processor/u_decode_alu/pc_stall_reg[28]
  -------------------------------------------------------------------
                         required time                         35.987    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.328    

Slack (MET) :             11.328ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/pc_stall_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X43Y99         FDCE                                         f  u_processor/u_decode_alu/pc_stall_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X43Y99         FDCE                                         r  u_processor/u_decode_alu/pc_stall_reg[29]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.085    36.392    
    SLICE_X43Y99         FDCE (Recov_fdce_C_CLR)     -0.405    35.987    u_processor/u_decode_alu/pc_stall_reg[29]
  -------------------------------------------------------------------
                         required time                         35.987    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.328    

Slack (MET) :             11.372ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[20]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[20]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.085    36.392    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.031    u_processor/u_decode_alu/inst_data_stall_reg[20]
  -------------------------------------------------------------------
                         required time                         36.031    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.372    

Slack (MET) :             11.372ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[24]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[24]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.085    36.392    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.031    u_processor/u_decode_alu/inst_data_stall_reg[24]
  -------------------------------------------------------------------
                         required time                         36.031    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.372    

Slack (MET) :             11.372ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[25]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[25]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.085    36.392    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.031    u_processor/u_decode_alu/inst_data_stall_reg[25]
  -------------------------------------------------------------------
                         required time                         36.031    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.372    

Slack (MET) :             11.372ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_decode_alu/inst_data_stall_reg[28]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@37.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        12.988ns  (logic 0.518ns (3.988%)  route 12.470ns (96.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 35.996 - 37.500 ) 
    Source Clock Delay      (SCD):    -0.829ns = ( 11.671 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.711    11.671    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.518    12.189 f  reset_reg/Q
                         net (fo=2230, routed)       12.470    24.658    u_processor/u_decode_alu/rst_IBUF
    SLICE_X42Y99         FDPE                                         f  u_processor/u_decode_alu/inst_data_stall_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     37.500    37.500 r  
    E3                                                0.000    37.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    37.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    38.911 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    40.073    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    32.749 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    34.388    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.479 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.516    35.996    u_processor/u_decode_alu/clk_IBUF_BUFG
    SLICE_X42Y99         FDPE                                         r  u_processor/u_decode_alu/inst_data_stall_reg[28]/C
                         clock pessimism              0.480    36.476    
                         clock uncertainty           -0.085    36.392    
    SLICE_X42Y99         FDPE (Recov_fdpe_C_PRE)     -0.361    36.031    u_processor/u_decode_alu/inst_data_stall_reg[28]
  -------------------------------------------------------------------
                         required time                         36.031    
                         arrival time                         -24.658    
  -------------------------------------------------------------------
                         slack                                 11.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[26][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.490%)  route 0.262ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 11.694 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.262    12.359    u_processor/u_regfile/rst_IBUF
    SLICE_X82Y113        FDCE                                         f  u_processor/u_regfile/registers_reg[26][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.866    11.694    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X82Y113        FDCE                                         r  u_processor/u_regfile/registers_reg[26][21]/C
                         clock pessimism              0.275    11.969    
    SLICE_X82Y113        FDCE (Remov_fdce_C_CLR)     -0.092    11.877    u_processor/u_regfile/registers_reg[26][21]
  -------------------------------------------------------------------
                         required time                        -11.877    
                         arrival time                          12.359    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/rx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/p_full_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.164ns (31.488%)  route 0.357ns (68.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.563ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/rx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/rx_fifo_reset_reg/Q
                         net (fo=771, routed)         0.357     0.973    u_uart_0/u_receiver/rx_fifo/rx_fifo_reset_reg_0[0]
    SLICE_X30Y94         FDCE                                         f  u_uart_0/u_receiver/rx_fifo/p_full_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.840     0.563    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X30Y94         FDCE                                         r  u_uart_0/u_receiver/rx_fifo/p_full_reg/C
                         clock pessimism             -0.072     0.491    
    SLICE_X30Y94         FDCE (Remov_fdce_C_CLR)     -0.067     0.424    u_uart_0/u_receiver/rx_fifo/p_full_reg
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/rx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.164ns (22.225%)  route 0.574ns (77.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/rx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/rx_fifo_reset_reg/Q
                         net (fo=771, routed)         0.574     1.190    u_uart_0/u_receiver/rx_fifo/rx_fifo_reset_reg_0[0]
    SLICE_X28Y100        FDCE                                         f  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.838     0.562    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]/C
                         clock pessimism              0.162     0.724    
    SLICE_X28Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.632    u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/rx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.164ns (22.225%)  route 0.574ns (77.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.562ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    -0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/rx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/rx_fifo_reset_reg/Q
                         net (fo=771, routed)         0.574     1.190    u_uart_0/u_receiver/rx_fifo/rx_fifo_reset_reg_0[0]
    SLICE_X28Y100        FDCE                                         f  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.838     0.562    u_uart_0/u_receiver/rx_fifo/clk_IBUF_BUFG
    SLICE_X28Y100        FDCE                                         r  u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]/C
                         clock pessimism              0.162     0.724    
    SLICE_X28Y100        FDCE (Remov_fdce_C_CLR)     -0.092     0.632    u_uart_0/u_receiver/rx_fifo/write_nextgray_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 u_uart_0/u_registers/tx_fifo_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_uart_0/u_transmitter/tx_fifo/full_s_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@0.000ns - clk_out1_clk_wiz_0_1 fall@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.086%)  route 0.347ns (67.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.555ns
    Source Clock Delay      (SCD):    0.452ns
    Clock Pessimism Removal (CPR):    0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.567     0.452    u_uart_0/u_registers/clk_IBUF_BUFG
    SLICE_X34Y92         FDRE                                         r  u_uart_0/u_registers/tx_fifo_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.164     0.616 f  u_uart_0/u_registers/tx_fifo_reset_reg/Q
                         net (fo=578, routed)         0.347     0.963    u_uart_0/u_transmitter/tx_fifo/AR[0]
    SLICE_X37Y83         FDPE                                         f  u_uart_0/u_transmitter/tx_fifo/full_s_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.832     0.555    u_uart_0/u_transmitter/tx_fifo/clk_IBUF_BUFG
    SLICE_X37Y83         FDPE                                         r  u_uart_0/u_transmitter/tx_fifo/full_s_reg/C
                         clock pessimism             -0.093     0.462    
    SLICE_X37Y83         FDPE (Remov_fdpe_C_PRE)     -0.095     0.367    u_uart_0/u_transmitter/tx_fifo/full_s_reg
  -------------------------------------------------------------------
                         required time                         -0.367    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[10][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.551ns  (logic 0.164ns (29.782%)  route 0.387ns (70.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 11.695 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.387    12.483    u_processor/u_regfile/rst_IBUF
    SLICE_X83Y112        FDCE                                         f  u_processor/u_regfile/registers_reg[10][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.868    11.695    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X83Y112        FDCE                                         r  u_processor/u_regfile/registers_reg[10][21]/C
                         clock pessimism              0.275    11.970    
    SLICE_X83Y112        FDCE (Remov_fdce_C_CLR)     -0.092    11.878    u_processor/u_regfile/registers_reg[10][21]
  -------------------------------------------------------------------
                         required time                        -11.878    
                         arrival time                          12.483    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[2][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.555ns  (logic 0.164ns (29.549%)  route 0.391ns (70.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 11.695 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.391    12.488    u_processor/u_regfile/rst_IBUF
    SLICE_X82Y112        FDCE                                         f  u_processor/u_regfile/registers_reg[2][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.868    11.695    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X82Y112        FDCE                                         r  u_processor/u_regfile/registers_reg[2][21]/C
                         clock pessimism              0.275    11.970    
    SLICE_X82Y112        FDCE (Remov_fdce_C_CLR)     -0.092    11.878    u_processor/u_regfile/registers_reg[2][21]
  -------------------------------------------------------------------
                         required time                        -11.878    
                         arrival time                          12.488    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[15][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.558ns  (logic 0.164ns (29.408%)  route 0.394ns (70.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 11.697 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.394    12.491    u_processor/u_regfile/rst_IBUF
    SLICE_X83Y111        FDCE                                         f  u_processor/u_regfile/registers_reg[15][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.870    11.697    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X83Y111        FDCE                                         r  u_processor/u_regfile/registers_reg[15][21]/C
                         clock pessimism              0.275    11.972    
    SLICE_X83Y111        FDCE (Remov_fdce_C_CLR)     -0.092    11.880    u_processor/u_regfile/registers_reg[15][21]
  -------------------------------------------------------------------
                         required time                        -11.880    
                         arrival time                          12.491    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[19][21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.578ns  (logic 0.164ns (28.390%)  route 0.414ns (71.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 11.690 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.414    12.511    u_processor/u_regfile/rst_IBUF
    SLICE_X80Y114        FDCE                                         f  u_processor/u_regfile/registers_reg[19][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.862    11.690    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X80Y114        FDCE                                         r  u_processor/u_regfile/registers_reg[19][21]/C
                         clock pessimism              0.275    11.965    
    SLICE_X80Y114        FDCE (Remov_fdce_C_CLR)     -0.067    11.898    u_processor/u_regfile/registers_reg[19][21]
  -------------------------------------------------------------------
                         required time                        -11.898    
                         arrival time                          12.511    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_processor/u_regfile/registers_reg[19][23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@12.500ns - clk_out1_clk_wiz_0_1 rise@12.500ns)
  Data Path Delay:        0.578ns  (logic 0.164ns (28.390%)  route 0.414ns (71.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 11.690 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.567ns = ( 11.933 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    12.750 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    13.190    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    10.811 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    11.310    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    11.336 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.597    11.933    clk_p
    SLICE_X88Y114        FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y114        FDPE (Prop_fdpe_C_Q)         0.164    12.097 f  reset_reg/Q
                         net (fo=2230, routed)        0.414    12.511    u_processor/u_regfile/rst_IBUF
    SLICE_X80Y114        FDCE                                         f  u_processor/u_regfile/registers_reg[19][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.862    11.690    u_processor/u_regfile/clk_IBUF_BUFG
    SLICE_X80Y114        FDCE                                         r  u_processor/u_regfile/registers_reg[19][23]/C
                         clock pessimism              0.275    11.965    
    SLICE_X80Y114        FDCE (Remov_fdce_C_CLR)     -0.067    11.898    u_processor/u_regfile/registers_reg[19][23]
  -------------------------------------------------------------------
                         required time                        -11.898    
                         arrival time                          12.511    
  -------------------------------------------------------------------
                         slack                                  0.613    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            87 Endpoints
Min Delay            87 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_i2c/master/state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.692ns  (logic 4.260ns (49.012%)  route 4.432ns (50.988%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE                         0.000     0.000 r  u_i2c/master/state_reg[3]/C
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_i2c/master/state_reg[3]/Q
                         net (fo=34, routed)          1.323     1.779    u_i2c/master/state[3]
    SLICE_X32Y87         LUT4 (Prop_lut4_I1_O)        0.124     1.903 r  u_i2c/master/sda_IOBUF_inst_i_2/O
                         net (fo=1, routed)           0.437     2.340    u_i2c/master/sda_IOBUF_inst_i_2_n_0
    SLICE_X31Y85         LUT5 (Prop_lut5_I4_O)        0.124     2.464 f  u_i2c/master/sda_IOBUF_inst_i_1/O
                         net (fo=1, routed)           2.672     5.136    sda_IOBUF_inst/T
    M18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.556     8.692 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.692    sda
    M18                                                               r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/out_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            st_pin15
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.659ns  (logic 4.566ns (52.733%)  route 4.093ns (47.267%))
  Logic Levels:           4  (LDCE=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y87         LDCE                         0.000     0.000 r  gpio_top/out_reg[15]/G
    SLICE_X52Y87         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  gpio_top/out_reg[15]/Q
                         net (fo=1, routed)           0.637     1.196    gpio_top/out[15]
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.150     1.346 r  gpio_top/in[15]_i_1/O
                         net (fo=2, routed)           0.672     2.018    u_pwm/D[0]
    SLICE_X41Y88         LUT5 (Prop_lut5_I4_O)        0.326     2.344 r  u_pwm/st_pin15_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.784     5.128    st_pin15_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.531     8.659 r  st_pin15_OBUF_inst/O
                         net (fo=0)                   0.000     8.659    st_pin15
    N17                                                               r  st_pin15 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            st_pin3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.020ns  (logic 4.343ns (54.160%)  route 3.676ns (45.840%))
  Logic Levels:           2  (LDCE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         LDCE                         0.000     0.000 r  gpio_top/out_reg[3]/G
    SLICE_X49Y80         LDCE (EnToQ_ldce_G_Q)        0.788     0.788 r  gpio_top/out_reg[3]/Q
                         net (fo=1, routed)           3.676     4.464    st_pin3_IOBUF_inst/I
    R10                  OBUFT (Prop_obuft_I_O)       3.555     8.020 r  st_pin3_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.020    st_pin3
    R10                                                               r  st_pin3 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/out_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            st_pin11
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.963ns  (logic 4.396ns (55.203%)  route 3.567ns (44.797%))
  Logic Levels:           2  (LDCE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         LDCE                         0.000     0.000 r  gpio_top/out_reg[11]/G
    SLICE_X50Y83         LDCE (EnToQ_ldce_G_Q)        0.841     0.841 r  gpio_top/out_reg[11]/Q
                         net (fo=1, routed)           3.567     4.408    st_pin11_IOBUF_inst/I
    U17                  OBUFT (Prop_obuft_I_O)       3.555     7.963 r  st_pin11_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.963    st_pin11
    U17                                                               r  st_pin11 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            st_pin0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.823ns  (logic 4.406ns (56.316%)  route 3.417ns (43.684%))
  Logic Levels:           2  (LDCE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         LDCE                         0.000     0.000 r  gpio_top/out_reg[0]/G
    SLICE_X50Y79         LDCE (EnToQ_ldce_G_Q)        0.841     0.841 r  gpio_top/out_reg[0]/Q
                         net (fo=1, routed)           3.417     4.258    st_pin0_IOBUF_inst/I
    U11                  OBUFT (Prop_obuft_I_O)       3.565     7.823 r  st_pin0_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.823    st_pin0
    U11                                                               r  st_pin0 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            st_pin4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.762ns  (logic 4.382ns (56.453%)  route 3.380ns (43.547%))
  Logic Levels:           2  (LDCE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         LDCE                         0.000     0.000 r  gpio_top/out_reg[4]/G
    SLICE_X54Y81         LDCE (EnToQ_ldce_G_Q)        0.841     0.841 r  gpio_top/out_reg[4]/Q
                         net (fo=1, routed)           3.380     4.221    st_pin4_IOBUF_inst/I
    R11                  OBUFT (Prop_obuft_I_O)       3.541     7.762 r  st_pin4_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.762    st_pin4
    R11                                                               r  st_pin4 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/out_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            st_pin8
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.520ns  (logic 4.325ns (57.515%)  route 3.195ns (42.485%))
  Logic Levels:           2  (LDCE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         LDCE                         0.000     0.000 r  gpio_top/out_reg[8]/G
    SLICE_X52Y79         LDCE (EnToQ_ldce_G_Q)        0.788     0.788 r  gpio_top/out_reg[8]/Q
                         net (fo=1, routed)           3.195     3.983    st_pin8_IOBUF_inst/I
    R16                  OBUFT (Prop_obuft_I_O)       3.537     7.520 r  st_pin8_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.520    st_pin8
    R16                                                               r  st_pin8 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/out_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            st_pin5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.500ns  (logic 4.351ns (58.009%)  route 3.149ns (41.991%))
  Logic Levels:           2  (LDCE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         LDCE                         0.000     0.000 r  gpio_top/out_reg[5]/G
    SLICE_X53Y82         LDCE (EnToQ_ldce_G_Q)        0.788     0.788 r  gpio_top/out_reg[5]/Q
                         net (fo=1, routed)           3.149     3.937    st_pin5_IOBUF_inst/I
    R13                  OBUFT (Prop_obuft_I_O)       3.563     7.500 r  st_pin5_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.500    st_pin5
    R13                                                               r  st_pin5 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/out_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            st_pin12
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 4.340ns (58.345%)  route 3.099ns (41.655%))
  Logic Levels:           2  (LDCE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         LDCE                         0.000     0.000 r  gpio_top/out_reg[12]/G
    SLICE_X53Y83         LDCE (EnToQ_ldce_G_Q)        0.788     0.788 r  gpio_top/out_reg[12]/Q
                         net (fo=1, routed)           3.099     3.887    st_pin12_IOBUF_inst/I
    T18                  OBUFT (Prop_obuft_I_O)       3.552     7.439 r  st_pin12_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.439    st_pin12
    T18                                                               r  st_pin12 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            st_pin1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.425ns  (logic 4.389ns (59.109%)  route 3.036ns (40.891%))
  Logic Levels:           2  (LDCE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         LDCE                         0.000     0.000 r  gpio_top/out_reg[1]/G
    SLICE_X46Y79         LDCE (EnToQ_ldce_G_Q)        0.841     0.841 r  gpio_top/out_reg[1]/Q
                         net (fo=1, routed)           3.036     3.877    st_pin1_IOBUF_inst/I
    V16                  OBUFT (Prop_obuft_I_O)       3.548     7.425 r  st_pin1_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.425    st_pin1
    V16                                                               r  st_pin1 (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_i2c/master/n_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.146ns (46.338%)  route 0.169ns (53.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE                         0.000     0.000 r  u_i2c/master/n_state_reg[2]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/n_state_reg[2]/Q
                         net (fo=2, routed)           0.169     0.315    u_i2c/master/n_state_reg_n_0_[2]
    SLICE_X32Y85         FDCE                                         r  u_i2c/master/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/master/n_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.167ns (50.011%)  route 0.167ns (49.989%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDRE                         0.000     0.000 r  u_i2c/master/n_state_reg[3]/C
    SLICE_X30Y84         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_i2c/master/n_state_reg[3]/Q
                         net (fo=2, routed)           0.167     0.334    u_i2c/master/n_state_reg_n_0_[3]
    SLICE_X32Y85         FDCE                                         r  u_i2c/master/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/RX_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.188ns (50.438%)  route 0.185ns (49.562%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[6]/C
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/RX_reg_reg[6]/Q
                         net (fo=2, routed)           0.185     0.331    u_i2c/master/RX_reg[6]
    SLICE_X32Y87         LUT3 (Prop_lut3_I1_O)        0.042     0.373 r  u_i2c/master/RX_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.373    u_i2c/master/RX_reg[6]_i_1_n_0
    SLICE_X32Y87         FDRE                                         r  u_i2c/master/RX_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/master/d_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/d_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.191ns (50.974%)  route 0.184ns (49.026%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE                         0.000     0.000 r  u_i2c/master/d_count_reg[6]/C
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/d_count_reg[6]/Q
                         net (fo=2, routed)           0.184     0.330    u_i2c/master/d_count[6]
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.045     0.375 r  u_i2c/master/d_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.375    u_i2c/master/d_count[6]_i_1_n_0
    SLICE_X36Y87         FDRE                                         r  u_i2c/master/d_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/master/scl_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/scl_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.183ns (48.734%)  route 0.193ns (51.266%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDRE                         0.000     0.000 r  u_i2c/master/scl_reg/C
    SLICE_X31Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  u_i2c/master/scl_reg/Q
                         net (fo=14, routed)          0.193     0.334    u_i2c/master/scl_reg_0
    SLICE_X31Y86         LUT2 (Prop_lut2_I1_O)        0.042     0.376 r  u_i2c/master/scl_i_1/O
                         net (fo=1, routed)           0.000     0.376    u_i2c/master/scl_i_1_n_0
    SLICE_X31Y86         FDRE                                         r  u_i2c/master/scl_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/RX_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.191ns (50.834%)  route 0.185ns (49.166%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[5]/C
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/RX_reg_reg[5]/Q
                         net (fo=2, routed)           0.185     0.331    u_i2c/master/RX_reg[5]
    SLICE_X32Y86         LUT3 (Prop_lut3_I1_O)        0.045     0.376 r  u_i2c/master/RX_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.376    u_i2c/master/RX_reg[5]_i_1_n_0
    SLICE_X32Y86         FDRE                                         r  u_i2c/master/RX_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/master/sda_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/sda_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.191ns (50.534%)  route 0.187ns (49.466%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y83         FDRE                         0.000     0.000 r  u_i2c/master/sda_reg/C
    SLICE_X28Y83         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/sda_reg/Q
                         net (fo=2, routed)           0.187     0.333    u_i2c/master/sda_OBUF
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.045     0.378 r  u_i2c/master/sda_i_1/O
                         net (fo=1, routed)           0.000     0.378    u_i2c/master/sda_i_1_n_0
    SLICE_X28Y83         FDRE                                         r  u_i2c/master/sda_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/master/n_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.146ns (38.596%)  route 0.232ns (61.404%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE                         0.000     0.000 r  u_i2c/master/n_state_reg[0]/C
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/n_state_reg[0]/Q
                         net (fo=2, routed)           0.232     0.378    u_i2c/master/n_state_reg_n_0_[0]
    SLICE_X32Y85         FDCE                                         r  u_i2c/master/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/master/d_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/d_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.191ns (50.252%)  route 0.189ns (49.748%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE                         0.000     0.000 r  u_i2c/master/d_count_reg[0]/C
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.146     0.146 f  u_i2c/master/d_count_reg[0]/Q
                         net (fo=9, routed)           0.189     0.335    u_i2c/master/d_count[0]
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.045     0.380 r  u_i2c/master/d_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    u_i2c/master/d_count[0]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  u_i2c/master/d_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/master/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.188ns (49.399%)  route 0.193ns (50.601%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE                         0.000     0.000 r  u_i2c/master/count_reg[0]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/count_reg[0]/Q
                         net (fo=22, routed)          0.193     0.339    u_i2c/master/count_reg_n_0_[0]
    SLICE_X29Y84         LUT2 (Prop_lut2_I1_O)        0.042     0.381 r  u_i2c/master/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.381    u_i2c/master/count[1]_i_1_n_0
    SLICE_X29Y84         FDRE                                         r  u_i2c/master/count_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_processor/u_mem_wb/mem_addr_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            st_pin15
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.029ns  (logic 4.593ns (38.186%)  route 7.435ns (61.814%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.598    11.558    u_processor/u_mem_wb/clk_IBUF_BUFG
    SLICE_X52Y118        FDCE                                         r  u_processor/u_mem_wb/mem_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDCE (Prop_fdce_C_Q)         0.456    12.014 r  u_processor/u_mem_wb/mem_addr_reg[18]/Q
                         net (fo=35, routed)          2.858    14.872    u_processor/dmem_addr_OBUF[18]
    SLICE_X41Y101        LUT3 (Prop_lut3_I1_O)        0.150    15.022 r  u_processor/st_pin15_OBUF_inst_i_5/O
                         net (fo=5, routed)           0.825    15.847    u_processor/st_pin15_OBUF_inst_i_5_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I1_O)        0.332    16.179 r  u_processor/st_pin15_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.968    17.147    u_pwm/st_pin15
    SLICE_X41Y88         LUT5 (Prop_lut5_I3_O)        0.124    17.271 r  u_pwm/st_pin15_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.784    20.055    st_pin15_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.531    23.587 r  st_pin15_OBUF_inst/O
                         net (fo=0)                   0.000    23.587    st_pin15
    N17                                                               r  st_pin15 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/controller/data_count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/d_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.158ns  (logic 0.921ns (22.152%)  route 3.237ns (77.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.634    14.601    u_i2c/controller/clk_n_BUFG
    SLICE_X38Y88         FDRE                                         r  u_i2c/controller/data_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.524    15.125 r  u_i2c/controller/data_count_reg[4]/Q
                         net (fo=2, routed)           1.255    16.380    u_i2c/controller/data_count_reg[5]_0[2]
    SLICE_X38Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  u_i2c/controller/d_count[5]_i_4/O
                         net (fo=3, routed)           0.818    17.322    u_i2c/controller/data_count_reg[3]_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.446 r  u_i2c/controller/d_count[7]_i_5/O
                         net (fo=1, routed)           0.781    18.227    u_i2c/master/d_count_reg[7]_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.149    18.376 r  u_i2c/master/d_count[7]_i_2/O
                         net (fo=1, routed)           0.382    18.758    u_i2c/master/d_count[7]_i_2_n_0
    SLICE_X37Y88         FDRE                                         r  u_i2c/master/d_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/controller/data_count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/d_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.680ns  (logic 0.896ns (24.349%)  route 2.784ns (75.651%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.634    14.601    u_i2c/controller/clk_n_BUFG
    SLICE_X38Y88         FDRE                                         r  u_i2c/controller/data_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.524    15.125 r  u_i2c/controller/data_count_reg[4]/Q
                         net (fo=2, routed)           1.255    16.380    u_i2c/controller/data_count_reg[5]_0[2]
    SLICE_X38Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  u_i2c/controller/d_count[5]_i_4/O
                         net (fo=3, routed)           0.689    17.193    u_i2c/controller/data_count_reg[3]_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I3_O)        0.124    17.317 r  u_i2c/controller/d_count[6]_i_3/O
                         net (fo=1, routed)           0.840    18.156    u_i2c/master/d_count_reg[6]_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124    18.280 r  u_i2c/master/d_count[6]_i_1/O
                         net (fo=1, routed)           0.000    18.280    u_i2c/master/d_count[6]_i_1_n_0
    SLICE_X36Y87         FDRE                                         r  u_i2c/master/d_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/master/TX_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/sda_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.493ns  (logic 0.831ns (23.790%)  route 2.662ns (76.209%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.632    14.599    u_i2c/master/clk_n_BUFG
    SLICE_X32Y84         FDRE                                         r  u_i2c/master/TX_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.459    15.058 r  u_i2c/master/TX_reg_reg[0]/Q
                         net (fo=1, routed)           0.851    15.909    u_i2c/master/TX_reg[0]
    SLICE_X32Y83         LUT6 (Prop_lut6_I0_O)        0.124    16.033 r  u_i2c/master/sda_i_9/O
                         net (fo=1, routed)           0.792    16.825    u_i2c/master/sda_i_9_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.949 r  u_i2c/master/sda_i_2/O
                         net (fo=1, routed)           1.019    17.968    u_i2c/master/sda_i_2_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I0_O)        0.124    18.092 r  u_i2c/master/sda_i_1/O
                         net (fo=1, routed)           0.000    18.092    u_i2c/master/sda_i_1_n_0
    SLICE_X28Y83         FDRE                                         r  u_i2c/master/sda_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 proc_beat_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            proc_beat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 3.986ns (65.870%)  route 2.065ns (34.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.714    11.674    clk_p
    SLICE_X87Y110        FDCE                                         r  proc_beat_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDCE (Prop_fdce_C_Q)         0.456    12.130 r  proc_beat_signal_reg/Q
                         net (fo=2, routed)           2.065    14.195    proc_beat_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    17.725 r  proc_beat_OBUF_inst/O
                         net (fo=0)                   0.000    17.725    proc_beat
    H5                                                                r  proc_beat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/controller/data_count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/d_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.000ns  (logic 0.772ns (25.735%)  route 2.228ns (74.264%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.634    14.601    u_i2c/controller/clk_n_BUFG
    SLICE_X38Y88         FDRE                                         r  u_i2c/controller/data_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.524    15.125 r  u_i2c/controller/data_count_reg[4]/Q
                         net (fo=2, routed)           1.255    16.380    u_i2c/controller/data_count_reg[5]_0[2]
    SLICE_X38Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  u_i2c/controller/d_count[5]_i_4/O
                         net (fo=3, routed)           0.972    17.476    u_i2c/master/d_count_reg[5]_1
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    17.600 r  u_i2c/master/d_count[5]_i_1/O
                         net (fo=1, routed)           0.000    17.600    u_i2c/master/d_count[5]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  u_i2c/master/d_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/controller/data_count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/d_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.805ns  (logic 0.998ns (35.580%)  route 1.807ns (64.420%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.634    14.601    u_i2c/controller/clk_n_BUFG
    SLICE_X38Y88         FDRE                                         r  u_i2c/controller/data_count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.524    15.125 r  u_i2c/controller/data_count_reg[2]/Q
                         net (fo=4, routed)           0.684    15.809    u_i2c/controller/data_count[2]
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.146    15.955 r  u_i2c/controller/d_count[4]_i_3/O
                         net (fo=1, routed)           1.123    17.078    u_i2c/master/d_count_reg[4]_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.328    17.406 r  u_i2c/master/d_count[4]_i_1/O
                         net (fo=1, routed)           0.000    17.406    u_i2c/master/d_count[4]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  u_i2c/master/d_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/controller/control_reg_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/d_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.478ns  (logic 0.707ns (28.531%)  route 1.771ns (71.469%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.636    14.603    u_i2c/controller/clk_n_BUFG
    SLICE_X33Y88         FDRE                                         r  u_i2c/controller/control_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.459    15.062 r  u_i2c/controller/control_reg_reg[5]/Q
                         net (fo=3, routed)           0.966    16.028    u_i2c/master/ccount1_carry_0[3]
    SLICE_X34Y86         LUT4 (Prop_lut4_I1_O)        0.124    16.152 r  u_i2c/master/d_count[7]_i_3/O
                         net (fo=1, routed)           0.161    16.313    u_i2c/master/d_count[7]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.124    16.437 r  u_i2c/master/d_count[7]_i_1/O
                         net (fo=8, routed)           0.644    17.081    u_i2c/master/d_count[7]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  u_i2c/master/d_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/controller/control_reg_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/d_count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.478ns  (logic 0.707ns (28.531%)  route 1.771ns (71.469%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.636    14.603    u_i2c/controller/clk_n_BUFG
    SLICE_X33Y88         FDRE                                         r  u_i2c/controller/control_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.459    15.062 r  u_i2c/controller/control_reg_reg[5]/Q
                         net (fo=3, routed)           0.966    16.028    u_i2c/master/ccount1_carry_0[3]
    SLICE_X34Y86         LUT4 (Prop_lut4_I1_O)        0.124    16.152 r  u_i2c/master/d_count[7]_i_3/O
                         net (fo=1, routed)           0.161    16.313    u_i2c/master/d_count[7]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.124    16.437 r  u_i2c/master/d_count[7]_i_1/O
                         net (fo=8, routed)           0.644    17.081    u_i2c/master/d_count[7]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  u_i2c/master/d_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/controller/control_reg_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/d_count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.478ns  (logic 0.707ns (28.531%)  route 1.771ns (71.469%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.636    14.603    u_i2c/controller/clk_n_BUFG
    SLICE_X33Y88         FDRE                                         r  u_i2c/controller/control_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.459    15.062 r  u_i2c/controller/control_reg_reg[5]/Q
                         net (fo=3, routed)           0.966    16.028    u_i2c/master/ccount1_carry_0[3]
    SLICE_X34Y86         LUT4 (Prop_lut4_I1_O)        0.124    16.152 r  u_i2c/master/d_count[7]_i_3/O
                         net (fo=1, routed)           0.161    16.313    u_i2c/master/d_count[7]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.124    16.437 r  u_i2c/master/d_count[7]_i_1/O
                         net (fo=8, routed)           0.644    17.081    u_i2c/master/d_count[7]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  u_i2c/master/d_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_top/set_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.555     0.440    gpio_top/clk_n_BUFG
    SLICE_X55Y81         FDRE                                         r  gpio_top/set_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.141     0.581 r  gpio_top/set_reg[4]/Q
                         net (fo=1, routed)           0.087     0.668    gpio_top/p_1_in14_in
    SLICE_X54Y81         LUT2 (Prop_lut2_I1_O)        0.048     0.716 r  gpio_top/out_reg[4]_i_1/O
                         net (fo=2, routed)           0.000     0.716    gpio_top/p_0_out[4]
    SLICE_X54Y81         LDCE                                         r  gpio_top/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.557     0.442    gpio_top/clk_n_BUFG
    SLICE_X52Y83         FDRE                                         r  gpio_top/set_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.141     0.583 r  gpio_top/set_reg[12]/Q
                         net (fo=1, routed)           0.086     0.669    gpio_top/p_1_in38_in
    SLICE_X53Y83         LUT2 (Prop_lut2_I1_O)        0.048     0.717 r  gpio_top/out_reg[12]_i_1/O
                         net (fo=2, routed)           0.000     0.717    gpio_top/p_0_out[12]
    SLICE_X53Y83         LDCE                                         r  gpio_top/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.558     0.443    gpio_top/clk_n_BUFG
    SLICE_X51Y83         FDRE                                         r  gpio_top/set_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     0.584 r  gpio_top/set_reg[11]/Q
                         net (fo=1, routed)           0.087     0.671    gpio_top/p_1_in35_in
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.048     0.719 r  gpio_top/out_reg[11]_i_1/O
                         net (fo=2, routed)           0.000     0.719    gpio_top/p_0_out[11]
    SLICE_X50Y83         LDCE                                         r  gpio_top/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.557     0.442    gpio_top/clk_n_BUFG
    SLICE_X49Y81         FDRE                                         r  gpio_top/set_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141     0.583 r  gpio_top/set_reg[9]/Q
                         net (fo=1, routed)           0.097     0.680    gpio_top/p_1_in29_in
    SLICE_X48Y81         LUT2 (Prop_lut2_I1_O)        0.048     0.728 r  gpio_top/out_reg[9]_i_1/O
                         net (fo=2, routed)           0.000     0.728    gpio_top/p_0_out[9]
    SLICE_X48Y81         LDCE                                         r  gpio_top/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.558     0.443    gpio_top/clk_n_BUFG
    SLICE_X52Y86         FDRE                                         r  gpio_top/set_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141     0.584 r  gpio_top/set_reg[15]/Q
                         net (fo=1, routed)           0.157     0.741    gpio_top/p_1_in47_in
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.045     0.786 r  gpio_top/out_reg[15]_i_1/O
                         net (fo=2, routed)           0.000     0.786    gpio_top/p_0_out[15]
    SLICE_X52Y87         LDCE                                         r  gpio_top/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.212ns (60.027%)  route 0.141ns (39.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.555     0.440    gpio_top/clk_n_BUFG
    SLICE_X50Y80         FDRE                                         r  gpio_top/set_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     0.604 r  gpio_top/set_reg[0]/Q
                         net (fo=1, routed)           0.141     0.745    gpio_top/set_reg_n_0_[0]
    SLICE_X50Y79         LUT2 (Prop_lut2_I1_O)        0.048     0.793 r  gpio_top/out_reg[0]_i_1/O
                         net (fo=2, routed)           0.000     0.793    gpio_top/p_0_out[0]
    SLICE_X50Y79         LDCE                                         r  gpio_top/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.212ns (59.592%)  route 0.144ns (40.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.555     0.440    gpio_top/clk_n_BUFG
    SLICE_X50Y80         FDRE                                         r  gpio_top/set_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     0.604 r  gpio_top/set_reg[3]/Q
                         net (fo=1, routed)           0.144     0.748    gpio_top/p_1_in11_in
    SLICE_X49Y80         LUT2 (Prop_lut2_I1_O)        0.048     0.796 r  gpio_top/out_reg[3]_i_1/O
                         net (fo=2, routed)           0.000     0.796    gpio_top/p_0_out[3]
    SLICE_X49Y80         LDCE                                         r  gpio_top/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.189ns (51.039%)  route 0.181ns (48.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.556     0.441    gpio_top/clk_n_BUFG
    SLICE_X55Y82         FDRE                                         r  gpio_top/set_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     0.582 r  gpio_top/set_reg[5]/Q
                         net (fo=1, routed)           0.181     0.764    gpio_top/p_1_in17_in
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.048     0.812 r  gpio_top/out_reg[5]_i_1/O
                         net (fo=2, routed)           0.000     0.812    gpio_top/p_0_out[5]
    SLICE_X53Y82         LDCE                                         r  gpio_top/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.187ns (48.209%)  route 0.201ns (51.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.557     0.442    gpio_top/clk_n_BUFG
    SLICE_X45Y79         FDRE                                         r  gpio_top/set_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141     0.583 r  gpio_top/set_reg[1]/Q
                         net (fo=1, routed)           0.201     0.784    gpio_top/p_1_in5_in
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.046     0.830 r  gpio_top/out_reg[1]_i_1/O
                         net (fo=2, routed)           0.000     0.830    gpio_top/p_0_out[1]
    SLICE_X46Y79         LDCE                                         r  gpio_top/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.187ns (47.604%)  route 0.206ns (52.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.554     0.439    gpio_top/clk_n_BUFG
    SLICE_X52Y80         FDRE                                         r  gpio_top/set_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141     0.580 r  gpio_top/set_reg[8]/Q
                         net (fo=1, routed)           0.206     0.786    gpio_top/p_1_in26_in
    SLICE_X52Y79         LUT2 (Prop_lut2_I1_O)        0.046     0.832 r  gpio_top/out_reg[8]_i_1/O
                         net (fo=2, routed)           0.000     0.832    gpio_top/p_0_out[8]
    SLICE_X52Y79         LDCE                                         r  gpio_top/out_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_processor/u_mem_wb/mem_addr_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            st_pin15
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.029ns  (logic 4.593ns (38.186%)  route 7.435ns (61.814%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.598    11.558    u_processor/u_mem_wb/clk_IBUF_BUFG
    SLICE_X52Y118        FDCE                                         r  u_processor/u_mem_wb/mem_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDCE (Prop_fdce_C_Q)         0.456    12.014 r  u_processor/u_mem_wb/mem_addr_reg[18]/Q
                         net (fo=35, routed)          2.858    14.872    u_processor/dmem_addr_OBUF[18]
    SLICE_X41Y101        LUT3 (Prop_lut3_I1_O)        0.150    15.022 r  u_processor/st_pin15_OBUF_inst_i_5/O
                         net (fo=5, routed)           0.825    15.847    u_processor/st_pin15_OBUF_inst_i_5_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I1_O)        0.332    16.179 r  u_processor/st_pin15_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.968    17.147    u_pwm/st_pin15
    SLICE_X41Y88         LUT5 (Prop_lut5_I3_O)        0.124    17.271 r  u_pwm/st_pin15_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.784    20.055    st_pin15_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.531    23.587 r  st_pin15_OBUF_inst/O
                         net (fo=0)                   0.000    23.587    st_pin15
    N17                                                               r  st_pin15 (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/controller/data_count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/d_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.158ns  (logic 0.921ns (22.152%)  route 3.237ns (77.848%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.634    14.601    u_i2c/controller/clk_n_BUFG
    SLICE_X38Y88         FDRE                                         r  u_i2c/controller/data_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.524    15.125 r  u_i2c/controller/data_count_reg[4]/Q
                         net (fo=2, routed)           1.255    16.380    u_i2c/controller/data_count_reg[5]_0[2]
    SLICE_X38Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  u_i2c/controller/d_count[5]_i_4/O
                         net (fo=3, routed)           0.818    17.322    u_i2c/controller/data_count_reg[3]_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I5_O)        0.124    17.446 r  u_i2c/controller/d_count[7]_i_5/O
                         net (fo=1, routed)           0.781    18.227    u_i2c/master/d_count_reg[7]_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.149    18.376 r  u_i2c/master/d_count[7]_i_2/O
                         net (fo=1, routed)           0.382    18.758    u_i2c/master/d_count[7]_i_2_n_0
    SLICE_X37Y88         FDRE                                         r  u_i2c/master/d_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/controller/data_count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/d_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.680ns  (logic 0.896ns (24.349%)  route 2.784ns (75.651%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.634    14.601    u_i2c/controller/clk_n_BUFG
    SLICE_X38Y88         FDRE                                         r  u_i2c/controller/data_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.524    15.125 r  u_i2c/controller/data_count_reg[4]/Q
                         net (fo=2, routed)           1.255    16.380    u_i2c/controller/data_count_reg[5]_0[2]
    SLICE_X38Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  u_i2c/controller/d_count[5]_i_4/O
                         net (fo=3, routed)           0.689    17.193    u_i2c/controller/data_count_reg[3]_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I3_O)        0.124    17.317 r  u_i2c/controller/d_count[6]_i_3/O
                         net (fo=1, routed)           0.840    18.156    u_i2c/master/d_count_reg[6]_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.124    18.280 r  u_i2c/master/d_count[6]_i_1/O
                         net (fo=1, routed)           0.000    18.280    u_i2c/master/d_count[6]_i_1_n_0
    SLICE_X36Y87         FDRE                                         r  u_i2c/master/d_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/master/TX_reg_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/sda_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.493ns  (logic 0.831ns (23.790%)  route 2.662ns (76.209%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.632    14.599    u_i2c/master/clk_n_BUFG
    SLICE_X32Y84         FDRE                                         r  u_i2c/master/TX_reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDRE (Prop_fdre_C_Q)         0.459    15.058 r  u_i2c/master/TX_reg_reg[0]/Q
                         net (fo=1, routed)           0.851    15.909    u_i2c/master/TX_reg[0]
    SLICE_X32Y83         LUT6 (Prop_lut6_I0_O)        0.124    16.033 r  u_i2c/master/sda_i_9/O
                         net (fo=1, routed)           0.792    16.825    u_i2c/master/sda_i_9_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.949 r  u_i2c/master/sda_i_2/O
                         net (fo=1, routed)           1.019    17.968    u_i2c/master/sda_i_2_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I0_O)        0.124    18.092 r  u_i2c/master/sda_i_1/O
                         net (fo=1, routed)           0.000    18.092    u_i2c/master/sda_i_1_n_0
    SLICE_X28Y83         FDRE                                         r  u_i2c/master/sda_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 proc_beat_signal_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            proc_beat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 3.986ns (65.870%)  route 2.065ns (34.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.714    11.674    clk_p
    SLICE_X87Y110        FDCE                                         r  proc_beat_signal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y110        FDCE (Prop_fdce_C_Q)         0.456    12.130 r  proc_beat_signal_reg/Q
                         net (fo=2, routed)           2.065    14.195    proc_beat_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    17.725 r  proc_beat_OBUF_inst/O
                         net (fo=0)                   0.000    17.725    proc_beat
    H5                                                                r  proc_beat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/controller/data_count_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/d_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.000ns  (logic 0.772ns (25.735%)  route 2.228ns (74.264%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.634    14.601    u_i2c/controller/clk_n_BUFG
    SLICE_X38Y88         FDRE                                         r  u_i2c/controller/data_count_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.524    15.125 r  u_i2c/controller/data_count_reg[4]/Q
                         net (fo=2, routed)           1.255    16.380    u_i2c/controller/data_count_reg[5]_0[2]
    SLICE_X38Y88         LUT5 (Prop_lut5_I4_O)        0.124    16.504 r  u_i2c/controller/d_count[5]_i_4/O
                         net (fo=3, routed)           0.972    17.476    u_i2c/master/d_count_reg[5]_1
    SLICE_X37Y88         LUT6 (Prop_lut6_I2_O)        0.124    17.600 r  u_i2c/master/d_count[5]_i_1/O
                         net (fo=1, routed)           0.000    17.600    u_i2c/master/d_count[5]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  u_i2c/master/d_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/controller/data_count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/d_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.805ns  (logic 0.998ns (35.580%)  route 1.807ns (64.420%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.634    14.601    u_i2c/controller/clk_n_BUFG
    SLICE_X38Y88         FDRE                                         r  u_i2c/controller/data_count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.524    15.125 r  u_i2c/controller/data_count_reg[2]/Q
                         net (fo=4, routed)           0.684    15.809    u_i2c/controller/data_count[2]
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.146    15.955 r  u_i2c/controller/d_count[4]_i_3/O
                         net (fo=1, routed)           1.123    17.078    u_i2c/master/d_count_reg[4]_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.328    17.406 r  u_i2c/master/d_count[4]_i_1/O
                         net (fo=1, routed)           0.000    17.406    u_i2c/master/d_count[4]_i_1_n_0
    SLICE_X38Y87         FDRE                                         r  u_i2c/master/d_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/controller/control_reg_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/d_count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.478ns  (logic 0.707ns (28.531%)  route 1.771ns (71.469%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.636    14.603    u_i2c/controller/clk_n_BUFG
    SLICE_X33Y88         FDRE                                         r  u_i2c/controller/control_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.459    15.062 r  u_i2c/controller/control_reg_reg[5]/Q
                         net (fo=3, routed)           0.966    16.028    u_i2c/master/ccount1_carry_0[3]
    SLICE_X34Y86         LUT4 (Prop_lut4_I1_O)        0.124    16.152 r  u_i2c/master/d_count[7]_i_3/O
                         net (fo=1, routed)           0.161    16.313    u_i2c/master/d_count[7]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.124    16.437 r  u_i2c/master/d_count[7]_i_1/O
                         net (fo=8, routed)           0.644    17.081    u_i2c/master/d_count[7]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  u_i2c/master/d_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/controller/control_reg_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/d_count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.478ns  (logic 0.707ns (28.531%)  route 1.771ns (71.469%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.636    14.603    u_i2c/controller/clk_n_BUFG
    SLICE_X33Y88         FDRE                                         r  u_i2c/controller/control_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.459    15.062 r  u_i2c/controller/control_reg_reg[5]/Q
                         net (fo=3, routed)           0.966    16.028    u_i2c/master/ccount1_carry_0[3]
    SLICE_X34Y86         LUT4 (Prop_lut4_I1_O)        0.124    16.152 r  u_i2c/master/d_count[7]_i_3/O
                         net (fo=1, routed)           0.161    16.313    u_i2c/master/d_count[7]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.124    16.437 r  u_i2c/master/d_count[7]_i_1/O
                         net (fo=8, routed)           0.644    17.081    u_i2c/master/d_count[7]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  u_i2c/master/d_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c/controller/control_reg_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            u_i2c/master/d_count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.478ns  (logic 0.707ns (28.531%)  route 1.771ns (71.469%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    13.982 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    15.215    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070     8.145 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.864    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.960 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        2.066    12.026    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    12.150 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.720    12.870    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    12.966 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.636    14.603    u_i2c/controller/clk_n_BUFG
    SLICE_X33Y88         FDRE                                         r  u_i2c/controller/control_reg_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDRE (Prop_fdre_C_Q)         0.459    15.062 r  u_i2c/controller/control_reg_reg[5]/Q
                         net (fo=3, routed)           0.966    16.028    u_i2c/master/ccount1_carry_0[3]
    SLICE_X34Y86         LUT4 (Prop_lut4_I1_O)        0.124    16.152 r  u_i2c/master/d_count[7]_i_3/O
                         net (fo=1, routed)           0.161    16.313    u_i2c/master/d_count[7]_i_3_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I4_O)        0.124    16.437 r  u_i2c/master/d_count[7]_i_1/O
                         net (fo=8, routed)           0.644    17.081    u_i2c/master/d_count[7]_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  u_i2c/master/d_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_top/set_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.555     0.440    gpio_top/clk_n_BUFG
    SLICE_X55Y81         FDRE                                         r  gpio_top/set_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.141     0.581 r  gpio_top/set_reg[4]/Q
                         net (fo=1, routed)           0.087     0.668    gpio_top/p_1_in14_in
    SLICE_X54Y81         LUT2 (Prop_lut2_I1_O)        0.048     0.716 r  gpio_top/out_reg[4]_i_1/O
                         net (fo=2, routed)           0.000     0.716    gpio_top/p_0_out[4]
    SLICE_X54Y81         LDCE                                         r  gpio_top/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.557     0.442    gpio_top/clk_n_BUFG
    SLICE_X52Y83         FDRE                                         r  gpio_top/set_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.141     0.583 r  gpio_top/set_reg[12]/Q
                         net (fo=1, routed)           0.086     0.669    gpio_top/p_1_in38_in
    SLICE_X53Y83         LUT2 (Prop_lut2_I1_O)        0.048     0.717 r  gpio_top/out_reg[12]_i_1/O
                         net (fo=2, routed)           0.000     0.717    gpio_top/p_0_out[12]
    SLICE_X53Y83         LDCE                                         r  gpio_top/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.558     0.443    gpio_top/clk_n_BUFG
    SLICE_X51Y83         FDRE                                         r  gpio_top/set_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y83         FDRE (Prop_fdre_C_Q)         0.141     0.584 r  gpio_top/set_reg[11]/Q
                         net (fo=1, routed)           0.087     0.671    gpio_top/p_1_in35_in
    SLICE_X50Y83         LUT2 (Prop_lut2_I1_O)        0.048     0.719 r  gpio_top/out_reg[11]_i_1/O
                         net (fo=2, routed)           0.000     0.719    gpio_top/p_0_out[11]
    SLICE_X50Y83         LDCE                                         r  gpio_top/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.557     0.442    gpio_top/clk_n_BUFG
    SLICE_X49Y81         FDRE                                         r  gpio_top/set_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141     0.583 r  gpio_top/set_reg[9]/Q
                         net (fo=1, routed)           0.097     0.680    gpio_top/p_1_in29_in
    SLICE_X48Y81         LUT2 (Prop_lut2_I1_O)        0.048     0.728 r  gpio_top/out_reg[9]_i_1/O
                         net (fo=2, routed)           0.000     0.728    gpio_top/p_0_out[9]
    SLICE_X48Y81         LDCE                                         r  gpio_top/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.305%)  route 0.157ns (45.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.558     0.443    gpio_top/clk_n_BUFG
    SLICE_X52Y86         FDRE                                         r  gpio_top/set_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y86         FDRE (Prop_fdre_C_Q)         0.141     0.584 r  gpio_top/set_reg[15]/Q
                         net (fo=1, routed)           0.157     0.741    gpio_top/p_1_in47_in
    SLICE_X52Y87         LUT2 (Prop_lut2_I0_O)        0.045     0.786 r  gpio_top/out_reg[15]_i_1/O
                         net (fo=2, routed)           0.000     0.786    gpio_top/p_0_out[15]
    SLICE_X52Y87         LDCE                                         r  gpio_top/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.212ns (60.027%)  route 0.141ns (39.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.555     0.440    gpio_top/clk_n_BUFG
    SLICE_X50Y80         FDRE                                         r  gpio_top/set_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     0.604 r  gpio_top/set_reg[0]/Q
                         net (fo=1, routed)           0.141     0.745    gpio_top/set_reg_n_0_[0]
    SLICE_X50Y79         LUT2 (Prop_lut2_I1_O)        0.048     0.793 r  gpio_top/out_reg[0]_i_1/O
                         net (fo=2, routed)           0.000     0.793    gpio_top/p_0_out[0]
    SLICE_X50Y79         LDCE                                         r  gpio_top/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.212ns (59.592%)  route 0.144ns (40.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.555     0.440    gpio_top/clk_n_BUFG
    SLICE_X50Y80         FDRE                                         r  gpio_top/set_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80         FDRE (Prop_fdre_C_Q)         0.164     0.604 r  gpio_top/set_reg[3]/Q
                         net (fo=1, routed)           0.144     0.748    gpio_top/p_1_in11_in
    SLICE_X49Y80         LUT2 (Prop_lut2_I1_O)        0.048     0.796 r  gpio_top/out_reg[3]_i_1/O
                         net (fo=2, routed)           0.000     0.796    gpio_top/p_0_out[3]
    SLICE_X49Y80         LDCE                                         r  gpio_top/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.189ns (51.039%)  route 0.181ns (48.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.556     0.441    gpio_top/clk_n_BUFG
    SLICE_X55Y82         FDRE                                         r  gpio_top/set_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     0.582 r  gpio_top/set_reg[5]/Q
                         net (fo=1, routed)           0.181     0.764    gpio_top/p_1_in17_in
    SLICE_X53Y82         LUT2 (Prop_lut2_I1_O)        0.048     0.812 r  gpio_top/out_reg[5]_i_1/O
                         net (fo=2, routed)           0.000     0.812    gpio_top/p_0_out[5]
    SLICE_X53Y82         LDCE                                         r  gpio_top/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.187ns (48.209%)  route 0.201ns (51.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.557     0.442    gpio_top/clk_n_BUFG
    SLICE_X45Y79         FDRE                                         r  gpio_top/set_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y79         FDRE (Prop_fdre_C_Q)         0.141     0.583 r  gpio_top/set_reg[1]/Q
                         net (fo=1, routed)           0.201     0.784    gpio_top/p_1_in5_in
    SLICE_X46Y79         LUT2 (Prop_lut2_I1_O)        0.046     0.830 r  gpio_top/out_reg[1]_i_1/O
                         net (fo=2, routed)           0.000     0.830    gpio_top/p_0_out[1]
    SLICE_X46Y79         LDCE                                         r  gpio_top/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_top/set_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Destination:            gpio_top/out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.187ns (47.604%)  route 0.206ns (52.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        0.712    -0.451    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    -0.406 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266    -0.140    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.114 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.554     0.439    gpio_top/clk_n_BUFG
    SLICE_X52Y80         FDRE                                         r  gpio_top/set_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDRE (Prop_fdre_C_Q)         0.141     0.580 r  gpio_top/set_reg[8]/Q
                         net (fo=1, routed)           0.206     0.786    gpio_top/p_1_in26_in
    SLICE_X52Y79         LUT2 (Prop_lut2_I1_O)        0.046     0.832 r  gpio_top/out_reg[8]_i_1/O
                         net (fo=2, routed)           0.000     0.832    gpio_top/p_0_out[8]
    SLICE_X52Y79         LDCE                                         r  gpio_top/out_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    u_mmcm/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  u_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    u_mmcm/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  u_mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    u_mmcm/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  u_mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  u_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    u_mmcm/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  u_mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     5.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    u_mmcm/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  u_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    u_mmcm/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  u_mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    u_mmcm/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  u_mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mmcm/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  u_mmcm/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  u_mmcm/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    u_mmcm/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  u_mmcm/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/FSM_sequential_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 1.802ns (23.841%)  route 5.758ns (76.159%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 f  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          5.093     6.619    u_uart_0/u_receiver/sin_IBUF
    SLICE_X31Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.743 f  u_uart_0/u_receiver/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=1, routed)           0.665     7.408    u_uart_0/u_receiver/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X31Y89         LUT3 (Prop_lut3_I0_O)        0.152     7.560 r  u_uart_0/u_receiver/FSM_sequential_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.560    u_uart_0/u_receiver/rx_state__0[1]
    SLICE_X31Y89         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.515     1.183    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X31Y89         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[1]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.554ns  (logic 1.774ns (23.490%)  route 5.779ns (76.510%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          4.709     6.235    u_uart_0/u_receiver/sin_IBUF
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.359 f  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.279     6.638    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3_n_0
    SLICE_X28Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.762 r  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.792     7.554    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X30Y90         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.515     1.183    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X30Y90         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[2]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/break_intr_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.476ns  (logic 1.650ns (22.077%)  route 5.825ns (77.923%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 f  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          5.825     7.352    u_uart_0/u_receiver/sin_IBUF
    SLICE_X48Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.476 r  u_uart_0/u_receiver/break_intr_int_i_1/O
                         net (fo=1, routed)           0.000     7.476    u_uart_0/u_receiver/break_intr_int_i_1_n_0
    SLICE_X48Y90         FDRE                                         r  u_uart_0/u_receiver/break_intr_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.508     1.176    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  u_uart_0/u_receiver/break_intr_int_reg/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.443ns  (logic 2.002ns (26.902%)  route 5.441ns (73.098%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          4.709     6.235    u_uart_0/u_receiver/sin_IBUF
    SLICE_X28Y89         LUT2 (Prop_lut2_I0_O)        0.150     6.385 r  u_uart_0/u_receiver/rx_shift_reg[3]_i_2/O
                         net (fo=1, routed)           0.732     7.117    u_uart_0/u_receiver/rx_shift_reg[3]_i_2_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I0_O)        0.326     7.443 r  u_uart_0/u_receiver/rx_shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.443    u_uart_0/u_receiver/rx_shift_reg[3]_i_1_n_0
    SLICE_X28Y90         FDRE                                         r  u_uart_0/u_receiver/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.516     1.184    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X28Y90         FDRE                                         r  u_uart_0/u_receiver/rx_shift_reg_reg[3]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.774ns (24.380%)  route 5.504ns (75.620%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          4.709     6.235    u_uart_0/u_receiver/sin_IBUF
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.359 f  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.279     6.638    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3_n_0
    SLICE_X28Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.762 r  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.516     7.278    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X31Y89         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.515     1.183    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X31Y89         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[0]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.774ns (24.380%)  route 5.504ns (75.620%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          4.709     6.235    u_uart_0/u_receiver/sin_IBUF
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.359 f  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.279     6.638    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3_n_0
    SLICE_X28Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.762 r  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.516     7.278    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X31Y89         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.515     1.183    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X31Y89         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[1]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/rx_shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.134ns  (logic 1.970ns (27.619%)  route 5.164ns (72.381%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          4.586     6.112    u_uart_0/u_receiver/sin_IBUF
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.118     6.230 f  u_uart_0/u_receiver/rx_shift_reg[4]_i_2/O
                         net (fo=2, routed)           0.578     6.808    u_uart_0/u_receiver/rx_shift_reg[4]_i_2_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I0_O)        0.326     7.134 r  u_uart_0/u_receiver/rx_shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.134    u_uart_0/u_receiver/rx_shift_reg[1]_i_1_n_0
    SLICE_X31Y91         FDRE                                         r  u_uart_0/u_receiver/rx_shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.516     1.184    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X31Y91         FDRE                                         r  u_uart_0/u_receiver/rx_shift_reg_reg[1]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/FSM_sequential_rx_state_reg[3]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.106ns  (logic 1.774ns (24.970%)  route 5.332ns (75.030%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          4.709     6.235    u_uart_0/u_receiver/sin_IBUF
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.359 f  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.279     6.638    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3_n_0
    SLICE_X28Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.762 r  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.344     7.106    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X29Y90         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.516     1.184    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[3]__0/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/rx_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.933ns  (logic 1.650ns (23.805%)  route 5.283ns (76.195%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          5.283     6.809    u_uart_0/u_receiver/sin_IBUF
    SLICE_X32Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.933 r  u_uart_0/u_receiver/rx_shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.933    u_uart_0/u_receiver/rx_shift_reg[0]_i_1_n_0
    SLICE_X32Y91         FDRE                                         r  u_uart_0/u_receiver/rx_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.516     1.184    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X32Y91         FDRE                                         r  u_uart_0/u_receiver/rx_shift_reg_reg[0]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/framing_error_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.867ns  (logic 1.650ns (24.032%)  route 5.217ns (75.968%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 f  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          5.217     6.743    u_uart_0/u_receiver/sin_IBUF
    SLICE_X44Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.867 r  u_uart_0/u_receiver/framing_error_int_i_1/O
                         net (fo=1, routed)           0.000     6.867    u_uart_0/u_receiver/framing_error_int_i_1_n_0
    SLICE_X44Y94         FDRE                                         r  u_uart_0/u_receiver/framing_error_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.512     1.180    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  u_uart_0/u_receiver/framing_error_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.151ns (54.147%)  route 0.128ns (45.853%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[1]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  u_i2c/master/RX_reg_reg[1]/Q
                         net (fo=2, routed)           0.128     0.279    u_i2c/master/RX_reg[1]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.167ns (58.083%)  route 0.121ns (41.917%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[2]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_i2c/master/RX_reg_reg[2]/Q
                         net (fo=2, routed)           0.121     0.288    u_i2c/master/RX_reg[2]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.151ns (45.783%)  route 0.179ns (54.217%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[3]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  u_i2c/master/RX_reg_reg[3]/Q
                         net (fo=2, routed)           0.179     0.330    u_i2c/master/RX_reg[3]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.146ns (43.983%)  route 0.186ns (56.017%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[7]/C
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/RX_reg_reg[7]/Q
                         net (fo=2, routed)           0.186     0.332    u_i2c/master/RX_reg[7]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.146ns (43.796%)  route 0.187ns (56.204%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[5]/C
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/RX_reg_reg[5]/Q
                         net (fo=2, routed)           0.187     0.333    u_i2c/master/RX_reg[5]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.167ns (48.630%)  route 0.176ns (51.370%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[0]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_i2c/master/RX_reg_reg[0]/Q
                         net (fo=2, routed)           0.176     0.343    u_i2c/master/RX_reg[0]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.557%)  route 0.205ns (58.443%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[4]/C
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/RX_reg_reg[4]/Q
                         net (fo=2, routed)           0.205     0.351    u_i2c/master/RX_reg[4]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.146ns (37.464%)  route 0.244ns (62.536%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[6]/C
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/RX_reg_reg[6]/Q
                         net (fo=2, routed)           0.244     0.390    u_i2c/master/RX_reg[6]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/NackRcvd_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/status_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.146ns (36.437%)  route 0.255ns (63.563%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE                         0.000     0.000 r  u_i2c/master/NackRcvd_reg/C
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/NackRcvd_reg/Q
                         net (fo=2, routed)           0.255     0.401    u_i2c/master/NackRcvd
    SLICE_X37Y87         FDRE                                         r  u_i2c/master/status_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835     0.558    u_i2c/master/clk_n_BUFG
    SLICE_X37Y87         FDRE                                         r  u_i2c/master/status_reg_reg[6]/C

Slack:                    inf
  Source:                 u_i2c/master/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_i2c/master/status_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.569%)  route 0.222ns (54.431%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE                         0.000     0.000 r  u_i2c/master/state_reg[0]/C
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_i2c/master/state_reg[0]/Q
                         net (fo=48, routed)          0.222     0.363    u_i2c/master/Q[0]
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.045     0.408 r  u_i2c/master/status_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    u_i2c/master/status_reg[0]
    SLICE_X35Y86         FDRE                                         r  u_i2c/master/status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.834     0.557    u_i2c/master/clk_n_BUFG
    SLICE_X35Y86         FDRE                                         r  u_i2c/master/status_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/FSM_sequential_rx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.560ns  (logic 1.802ns (23.841%)  route 5.758ns (76.159%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 f  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          5.093     6.619    u_uart_0/u_receiver/sin_IBUF
    SLICE_X31Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.743 f  u_uart_0/u_receiver/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=1, routed)           0.665     7.408    u_uart_0/u_receiver/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X31Y89         LUT3 (Prop_lut3_I0_O)        0.152     7.560 r  u_uart_0/u_receiver/FSM_sequential_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.560    u_uart_0/u_receiver/rx_state__0[1]
    SLICE_X31Y89         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.515     1.183    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X31Y89         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[1]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.554ns  (logic 1.774ns (23.490%)  route 5.779ns (76.510%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          4.709     6.235    u_uart_0/u_receiver/sin_IBUF
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.359 f  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.279     6.638    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3_n_0
    SLICE_X28Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.762 r  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.792     7.554    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X30Y90         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.515     1.183    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X30Y90         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[2]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/break_intr_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.476ns  (logic 1.650ns (22.077%)  route 5.825ns (77.923%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 f  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          5.825     7.352    u_uart_0/u_receiver/sin_IBUF
    SLICE_X48Y90         LUT5 (Prop_lut5_I3_O)        0.124     7.476 r  u_uart_0/u_receiver/break_intr_int_i_1/O
                         net (fo=1, routed)           0.000     7.476    u_uart_0/u_receiver/break_intr_int_i_1_n_0
    SLICE_X48Y90         FDRE                                         r  u_uart_0/u_receiver/break_intr_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.508     1.176    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X48Y90         FDRE                                         r  u_uart_0/u_receiver/break_intr_int_reg/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/rx_shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.443ns  (logic 2.002ns (26.902%)  route 5.441ns (73.098%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          4.709     6.235    u_uart_0/u_receiver/sin_IBUF
    SLICE_X28Y89         LUT2 (Prop_lut2_I0_O)        0.150     6.385 r  u_uart_0/u_receiver/rx_shift_reg[3]_i_2/O
                         net (fo=1, routed)           0.732     7.117    u_uart_0/u_receiver/rx_shift_reg[3]_i_2_n_0
    SLICE_X28Y90         LUT6 (Prop_lut6_I0_O)        0.326     7.443 r  u_uart_0/u_receiver/rx_shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.443    u_uart_0/u_receiver/rx_shift_reg[3]_i_1_n_0
    SLICE_X28Y90         FDRE                                         r  u_uart_0/u_receiver/rx_shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.516     1.184    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X28Y90         FDRE                                         r  u_uart_0/u_receiver/rx_shift_reg_reg[3]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.774ns (24.380%)  route 5.504ns (75.620%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          4.709     6.235    u_uart_0/u_receiver/sin_IBUF
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.359 f  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.279     6.638    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3_n_0
    SLICE_X28Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.762 r  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.516     7.278    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X31Y89         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.515     1.183    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X31Y89         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[0]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.278ns  (logic 1.774ns (24.380%)  route 5.504ns (75.620%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          4.709     6.235    u_uart_0/u_receiver/sin_IBUF
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.359 f  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.279     6.638    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3_n_0
    SLICE_X28Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.762 r  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.516     7.278    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X31Y89         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.515     1.183    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X31Y89         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[1]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/rx_shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.134ns  (logic 1.970ns (27.619%)  route 5.164ns (72.381%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          4.586     6.112    u_uart_0/u_receiver/sin_IBUF
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.118     6.230 f  u_uart_0/u_receiver/rx_shift_reg[4]_i_2/O
                         net (fo=2, routed)           0.578     6.808    u_uart_0/u_receiver/rx_shift_reg[4]_i_2_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I0_O)        0.326     7.134 r  u_uart_0/u_receiver/rx_shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.134    u_uart_0/u_receiver/rx_shift_reg[1]_i_1_n_0
    SLICE_X31Y91         FDRE                                         r  u_uart_0/u_receiver/rx_shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.516     1.184    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X31Y91         FDRE                                         r  u_uart_0/u_receiver/rx_shift_reg_reg[1]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/FSM_sequential_rx_state_reg[3]__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.106ns  (logic 1.774ns (24.970%)  route 5.332ns (75.030%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          4.709     6.235    u_uart_0/u_receiver/sin_IBUF
    SLICE_X28Y89         LUT5 (Prop_lut5_I4_O)        0.124     6.359 f  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3/O
                         net (fo=1, routed)           0.279     6.638    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_3_n_0
    SLICE_X28Y89         LUT6 (Prop_lut6_I0_O)        0.124     6.762 r  u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.344     7.106    u_uart_0/u_receiver/FSM_sequential_rx_state[3]_i_1_n_0
    SLICE_X29Y90         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[3]__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.516     1.184    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X29Y90         FDRE                                         r  u_uart_0/u_receiver/FSM_sequential_rx_state_reg[3]__0/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/rx_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.933ns  (logic 1.650ns (23.805%)  route 5.283ns (76.195%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          5.283     6.809    u_uart_0/u_receiver/sin_IBUF
    SLICE_X32Y91         LUT5 (Prop_lut5_I0_O)        0.124     6.933 r  u_uart_0/u_receiver/rx_shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.933    u_uart_0/u_receiver/rx_shift_reg[0]_i_1_n_0
    SLICE_X32Y91         FDRE                                         r  u_uart_0/u_receiver/rx_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.516     1.184    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X32Y91         FDRE                                         r  u_uart_0/u_receiver/rx_shift_reg_reg[0]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            u_uart_0/u_receiver/framing_error_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.867ns  (logic 1.650ns (24.032%)  route 5.217ns (75.968%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  RX (IN)
                         net (fo=0)                   0.000     0.000    u_uart_0/RX
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 f  u_uart_0/sin_IBUF_inst/O
                         net (fo=14, routed)          5.217     6.743    u_uart_0/u_receiver/sin_IBUF
    SLICE_X44Y94         LUT4 (Prop_lut4_I1_O)        0.124     6.867 r  u_uart_0/u_receiver/framing_error_int_i_1/O
                         net (fo=1, routed)           0.000     6.867    u_uart_0/u_receiver/framing_error_int_i_1_n_0
    SLICE_X44Y94         FDRE                                         r  u_uart_0/u_receiver/framing_error_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.859    -1.161    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.100    -1.061 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    -0.423    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -0.332 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        1.512     1.180    u_uart_0/u_receiver/clk_IBUF_BUFG
    SLICE_X44Y94         FDRE                                         r  u_uart_0/u_receiver/framing_error_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.151ns (54.147%)  route 0.128ns (45.853%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[1]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  u_i2c/master/RX_reg_reg[1]/Q
                         net (fo=2, routed)           0.128     0.279    u_i2c/master/RX_reg[1]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.167ns (58.083%)  route 0.121ns (41.917%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[2]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_i2c/master/RX_reg_reg[2]/Q
                         net (fo=2, routed)           0.121     0.288    u_i2c/master/RX_reg[2]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.151ns (45.783%)  route 0.179ns (54.217%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[3]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  u_i2c/master/RX_reg_reg[3]/Q
                         net (fo=2, routed)           0.179     0.330    u_i2c/master/RX_reg[3]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.146ns (43.983%)  route 0.186ns (56.017%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[7]/C
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/RX_reg_reg[7]/Q
                         net (fo=2, routed)           0.186     0.332    u_i2c/master/RX_reg[7]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.146ns (43.796%)  route 0.187ns (56.204%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[5]/C
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/RX_reg_reg[5]/Q
                         net (fo=2, routed)           0.187     0.333    u_i2c/master/RX_reg[5]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.167ns (48.630%)  route 0.176ns (51.370%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[0]/C
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  u_i2c/master/RX_reg_reg[0]/Q
                         net (fo=2, routed)           0.176     0.343    u_i2c/master/RX_reg[0]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.146ns (41.557%)  route 0.205ns (58.443%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[4]/C
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/RX_reg_reg[4]/Q
                         net (fo=2, routed)           0.205     0.351    u_i2c/master/RX_reg[4]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/RX_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/data_out_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.146ns (37.464%)  route 0.244ns (62.536%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE                         0.000     0.000 r  u_i2c/master/RX_reg_reg[6]/C
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/RX_reg_reg[6]/Q
                         net (fo=2, routed)           0.244     0.390    u_i2c/master/RX_reg[6]
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     12.500    12.500 r  
    E3                                                0.000    12.500 r  clk_in_p (IN)
                         net (fo=0)                   0.000    12.500    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    12.938 r  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.418    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    10.255 r  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    10.798    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    10.827 r  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    11.840    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    11.896 f  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    12.195    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.224 f  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835    13.058    u_i2c/master/clk_n_BUFG
    SLICE_X35Y87         FDRE                                         r  u_i2c/master/data_out_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 u_i2c/master/NackRcvd_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c/master/status_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.146ns (36.437%)  route 0.255ns (63.563%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE                         0.000     0.000 r  u_i2c/master/NackRcvd_reg/C
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_i2c/master/NackRcvd_reg/Q
                         net (fo=2, routed)           0.255     0.401    u_i2c/master/NackRcvd
    SLICE_X37Y87         FDRE                                         r  u_i2c/master/status_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.835     0.558    u_i2c/master/clk_n_BUFG
    SLICE_X37Y87         FDRE                                         r  u_i2c/master/status_reg_reg[6]/C

Slack:                    inf
  Source:                 u_i2c/master/state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_i2c/master/status_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1'  {rise@12.500ns fall@25.000ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.569%)  route 0.222ns (54.431%))
  Logic Levels:           2  (FDCE=1 LUT4=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDCE                         0.000     0.000 r  u_i2c/master/state_reg[0]/C
    SLICE_X32Y85         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_i2c/master/state_reg[0]/Q
                         net (fo=48, routed)          0.222     0.363    u_i2c/master/Q[0]
    SLICE_X35Y86         LUT4 (Prop_lut4_I0_O)        0.045     0.408 r  u_i2c/master/status_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.408    u_i2c/master/status_reg[0]
    SLICE_X35Y86         FDRE                                         r  u_i2c/master/status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      0.000     0.000 f  
    E3                                                0.000     0.000 f  clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    u_mmcm/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 f  u_mmcm/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    u_mmcm/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 f  u_mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    u_mmcm/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 f  u_mmcm/inst/clkout1_buf/O
                         net (fo=2077, routed)        1.012    -0.660    clk_p
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    -0.604 r  clk_n_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.305    clk_n
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.276 r  clk_n_BUFG_inst/O
                         net (fo=2053, routed)        0.834     0.557    u_i2c/master/clk_n_BUFG
    SLICE_X35Y86         FDRE                                         r  u_i2c/master/status_reg_reg[0]/C





