/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/bin/m_generic  -prodtype  synplify_pro  -encrypt  -pro  -rundir  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1   -part MPF300T  -package FCG1152  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -overilog "top_level.vm" -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synlog/report/top_level_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.top_level  -implementation  synthesis_1  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/scratchproject.prs  -multisrs  -ta_num_points  5  -ovm  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.vm   -freq 100.000   -idc  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/identify.idc  -tcl  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/designer/top_level/synthesis.fdc  -tcl  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/instr_sources/syn_dics.sdc  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synwork/top_level_prem.srd  -sap  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.sap  -otap  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.tap  -omap  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.map  -devicelib  /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/generic/acg5.v  -ologparam  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/syntmp/top_level.plg  -osyn  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/top_level.srm  -prjdir  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/  -prjname  top_level_syn  -log  /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/synthesis_1/synlog/top_level_fpga_mapper.srr  -sn  2021.09  -jobname  "fpga_mapper" 
relcom:/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/bin/m_generic -prodtype synplify_pro -encrypt -pro -rundir ../../synthesis_1 -part MPF300T -package FCG1152 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -overilog "top_level.vm" -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ../synlog/report/top_level_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.top_level -implementation synthesis_1 -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ../scratchproject.prs -multisrs -ta_num_points 5 -ovm ../top_level.vm -freq 100.000 -idc ../identify.idc -tcl ../../../designer/top_level/synthesis.fdc -tcl ../instr_sources/syn_dics.sdc ../synwork/top_level_prem.srd -sap ../top_level.sap -otap ../top_level.tap -omap ../top_level.map -devicelib /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/generic/acg5.v -ologparam top_level.plg -osyn ../top_level.srm -prjdir ../../ -prjname top_level_syn -log ../synlog/top_level_fpga_mapper.srr -sn 2021.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:../scratchproject.prs|io:o|time:1668009983|size:4865|exec:0|csum:
file:../top_level.vm|io:o|time:1668013810|size:307601|exec:0|csum:
file:../identify.idc|io:i|time:1667941554|size:2815|exec:0|csum:FB4157E19E51710203856E9BA0D2E56C
file:../../../designer/top_level/synthesis.fdc|io:i|time:1668013803|size:274|exec:0|csum:93D6CEA21EF65F7F07A23EFAC3952383
file:../instr_sources/syn_dics.sdc|io:i|time:1668013805|size:0|exec:0|csum:D41D8CD98F00B204E9800998ECF8427E
file:../synwork/top_level_prem.srd|io:i|time:1668013808|size:121641|exec:0|csum:9C0DADEEA02B0DFC1FCB1FD2B0FC4D18
file:../top_level.sap|io:o|time:1668013808|size:5965|exec:0|csum:
file:../top_level.tap|io:o|time:0|size:-1|exec:0|csum:
file:../top_level.map|io:o|time:1668013810|size:27|exec:0|csum:
file:/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/generic/acg5.v|io:i|time:1655988487|size:41895|exec:0|csum:A940F599900EDB8D3F774E304161A1AB
file:top_level.plg|io:o|time:1668013810|size:2034|exec:0|csum:
file:../top_level.srm|io:o|time:1668013810|size:12729|exec:0|csum:
file:../synlog/top_level_fpga_mapper.srr|io:o|time:1668013810|size:93798|exec:0|csum:
file:/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/linux_a_64/m_generic|io:i|time:1655988490|size:47336656|exec:1|csum:13445BF53183E6307538252865CE8135
file:/usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/bin/m_generic|io:i|time:1655988480|size:347|exec:1|csum:04851DFC0CBB288ED81DA3E420127D0D
