Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/GitHub/LogicDesignLab/Lab9/Lab9-1/test_speaker_isim_beh.exe -prj D:/GitHub/LogicDesignLab/Lab9/Lab9-1/test_speaker_beh.prj work.test_speaker work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/GitHub/LogicDesignLab/Lab9/Lab9-1/speaker_ctl.v" into library work
Analyzing Verilog file "D:/GitHub/LogicDesignLab/Lab9/Lab9-1/buzzer_ctl.v" into library work
Analyzing Verilog file "D:/GitHub/LogicDesignLab/Lab9/Lab9-1/speaker.v" into library work
Analyzing Verilog file "D:/GitHub/LogicDesignLab/Lab9/Lab9-1/test_speaker.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module buzzer_ctl
Compiling module speaker_ctl
Compiling module speaker
Compiling module test_speaker
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable D:/GitHub/LogicDesignLab/Lab9/Lab9-1/test_speaker_isim_beh.exe
Fuse Memory Usage: 28280 KB
Fuse CPU Usage: 1325 ms
