{"vcs1":{"timestamp_begin":1683342379.844880452, "rt":0.37, "ut":0.17, "st":0.10}}
{"vcselab":{"timestamp_begin":1683342380.281919046, "rt":0.39, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1683342380.724793857, "rt":0.22, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683342379.535911277}
{"VCS_COMP_START_TIME": 1683342379.535911277}
{"VCS_COMP_END_TIME": 1683342381.017100139}
{"VCS_USER_OPTIONS": "+lint=all -sverilog TuringMachine.sv library.sv chip.sv"}
{"vcs1": {"peak_mem": 338576}}
{"stitch_vcselab": {"peak_mem": 222604}}
