5 18 1fd81 3 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude10.3.3.vcd) 2 -v (exclude10.3.3.v) 2 -o (exclude10.3.3.cdd)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude10.3.3.v 8 26 1 
2 1 12 12 12 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 2 17 17 17 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 a 1 10 70004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 10 1070007 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
4 2 1 0 0 2
13 E 4 1263095373 This logic is not needed
3 1 main.u$0 "main.u$0" 0 exclude10.3.3.v 12 15 1 
2 3 13 13 13 b000b 0 1 1000 0 0 1 1 a
2 4 13 13 13 3000b 1 27 3002 3 0 1 18 0 1 0 0 0 0
2 5 14 14 14 50008 0 0 21010 0 0 1 16 1 0
2 6 14 14 14 10001 0 1 1400 0 0 1 1 b
2 7 14 14 14 10008 0 37 22 5 6
4 4 11 7 0 4
4 7 0 0 0 4
3 1 main.u$1 "main.u$1" 0 exclude10.3.3.v 17 24 1 
2 8 22 22 22 9000a 1 0 1008 0 0 32 48 a 0
2 9 22 22 22 8000a 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 10 0 0 0 9
4 9 11 10 0 9
