Analysis & Synthesis report for ex17_top
Tue Dec 06 11:47:16 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |ex17_top|pulse_gen:comb_3|state
 10. State Machine - |ex17_top|spi2adc:SPI_ADC|sr_state
 11. State Machine - |ex17_top|spi2dac:SPI_DAC|sr_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Source assignments for processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|altsyncram_44t1:FIFOram
 17. Parameter Settings for User Entity Instance: clktick_16:GEN_10K
 18. Parameter Settings for User Entity Instance: spi2dac:SPI_DAC
 19. Parameter Settings for User Entity Instance: spi2adc:SPI_ADC
 20. Parameter Settings for User Entity Instance: pulse_gen:comb_3
 21. Parameter Settings for User Entity Instance: processor:all_pass
 22. Parameter Settings for User Entity Instance: processor:all_pass|FIFO:comb_5|scfifo:scfifo_component
 23. scfifo Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "hex_to_7seg:SEG2"
 25. Port Connectivity Checks: "processor:all_pass|FIFO:comb_5"
 26. Port Connectivity Checks: "processor:all_pass|d_register:comb_4"
 27. Port Connectivity Checks: "spi2adc:SPI_ADC"
 28. Port Connectivity Checks: "clktick_16:GEN_10K"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Dec 06 11:47:16 2016           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; ex17_top                                        ;
; Top-level Entity Name           ; ex17_top                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 109                                             ;
; Total pins                      ; 41                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ex17_top           ; ex17_top           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; spi2dac.v                        ; yes             ; User Verilog HDL File        ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/spi2dac.v              ;         ;
; spi2adc.v                        ; yes             ; User Verilog HDL File        ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/spi2adc.v              ;         ;
; pwm.v                            ; yes             ; User Verilog HDL File        ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/pwm.v                  ;         ;
; pulse_gen.v                      ; yes             ; User Verilog HDL File        ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/pulse_gen.v            ;         ;
; hex_to_7seg.v                    ; yes             ; User Verilog HDL File        ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/hex_to_7seg.v          ;         ;
; clktick_16.v                     ; yes             ; User Verilog HDL File        ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/clktick_16.v           ;         ;
; delay_module.v                   ; yes             ; User Verilog HDL File        ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/delay_module.v         ;         ;
; FIFO.v                           ; yes             ; User Wizard-Generated File   ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/FIFO.v                 ;         ;
; ex17_top.v                       ; yes             ; User Verilog HDL File        ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v             ;         ;
; d_latch.v                        ; yes             ; User Verilog HDL File        ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/d_latch.v              ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf                ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_regfifo.inc             ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_dpfifo.inc              ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_i2fifo.inc              ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_fffifo.inc              ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/a_f2fifo.inc              ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc            ;         ;
; db/scfifo_4l81.tdf               ; yes             ; Auto-Generated Megafunction  ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/scfifo_4l81.tdf     ;         ;
; db/a_dpfifo_br81.tdf             ; yes             ; Auto-Generated Megafunction  ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/a_dpfifo_br81.tdf   ;         ;
; db/a_fefifo_4be.tdf              ; yes             ; Auto-Generated Megafunction  ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/a_fefifo_4be.tdf    ;         ;
; db/cntr_di7.tdf                  ; yes             ; Auto-Generated Megafunction  ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/cntr_di7.tdf        ;         ;
; db/altsyncram_44t1.tdf           ; yes             ; Auto-Generated Megafunction  ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/altsyncram_44t1.tdf ;         ;
; db/cntr_1ib.tdf                  ; yes             ; Auto-Generated Megafunction  ; //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/cntr_1ib.tdf        ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 63             ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 112            ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 6              ;
;     -- 5 input functions                    ; 18             ;
;     -- 4 input functions                    ; 32             ;
;     -- <=3 input functions                  ; 56             ;
;                                             ;                ;
; Dedicated logic registers                   ; 109            ;
;                                             ;                ;
; I/O pins                                    ; 41             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 59             ;
; Total fan-out                               ; 703            ;
; Average fan-out                             ; 2.32           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                              ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------+-------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name          ; Entity Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------+-------------+--------------+
; |ex17_top                  ; 112 (0)           ; 109 (0)      ; 0                 ; 0          ; 41   ; 0            ; |ex17_top                    ; ex17_top    ; work         ;
;    |clktick_16:GEN_10K|    ; 20 (20)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |ex17_top|clktick_16:GEN_10K ; clktick_16  ; work         ;
;    |hex_to_7seg:SEG0|      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex17_top|hex_to_7seg:SEG0   ; hex_to_7seg ; work         ;
;    |hex_to_7seg:SEG1|      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex17_top|hex_to_7seg:SEG1   ; hex_to_7seg ; work         ;
;    |hex_to_7seg:SEG2|      ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |ex17_top|hex_to_7seg:SEG2   ; hex_to_7seg ; work         ;
;    |processor:all_pass|    ; 9 (9)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |ex17_top|processor:all_pass ; processor   ; work         ;
;    |pwm:PWM_DC|            ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |ex17_top|pwm:PWM_DC         ; pwm         ; work         ;
;    |spi2adc:SPI_ADC|       ; 21 (21)           ; 39 (39)      ; 0                 ; 0          ; 0    ; 0            ; |ex17_top|spi2adc:SPI_ADC    ; spi2adc     ; work         ;
;    |spi2dac:SPI_DAC|       ; 28 (28)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |ex17_top|spi2dac:SPI_DAC    ; spi2dac     ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+
; Altera ; FIFO         ; 16.0    ; N/A          ; N/A          ; |ex17_top|processor:all_pass|FIFO:comb_5 ; FIFO.v          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |ex17_top|pulse_gen:comb_3|state             ;
+----------------+------------+----------------+---------------+
; Name           ; state.IDLE ; state.WAIT_LOW ; state.IN_HIGH ;
+----------------+------------+----------------+---------------+
; state.IDLE     ; 0          ; 0              ; 0             ;
; state.IN_HIGH  ; 1          ; 0              ; 1             ;
; state.WAIT_LOW ; 1          ; 1              ; 0             ;
+----------------+------------+----------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |ex17_top|spi2adc:SPI_ADC|sr_state                                       ;
+------------------------+---------------+------------------------+------------------------+
; Name                   ; sr_state.IDLE ; sr_state.WAIT_CSB_HIGH ; sr_state.WAIT_CSB_FALL ;
+------------------------+---------------+------------------------+------------------------+
; sr_state.IDLE          ; 0             ; 0                      ; 0                      ;
; sr_state.WAIT_CSB_FALL ; 1             ; 0                      ; 1                      ;
; sr_state.WAIT_CSB_HIGH ; 1             ; 1                      ; 0                      ;
+------------------------+---------------+------------------------+------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |ex17_top|spi2dac:SPI_DAC|sr_state                                       ;
+------------------------+---------------+------------------------+------------------------+
; Name                   ; sr_state.IDLE ; sr_state.WAIT_CSB_HIGH ; sr_state.WAIT_CSB_FALL ;
+------------------------+---------------+------------------------+------------------------+
; sr_state.IDLE          ; 0             ; 0                      ; 0                      ;
; sr_state.WAIT_CSB_FALL ; 1             ; 0                      ; 1                      ;
; sr_state.WAIT_CSB_HIGH ; 1             ; 1                      ; 0                      ;
+------------------------+---------------+------------------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                                              ; Reason for Removal                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; processor:all_pass|data_out[8]                                                                                                                                             ; Stuck at GND due to stuck port data_in      ;
; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:rd_ptr_count|counter_reg_bit[0..12]                        ; Stuck at GND due to stuck port clock_enable ;
; pulse_gen:comb_3|pulse                                                                                                                                                     ; Stuck at GND due to stuck port clock        ;
; pwm:PWM_DC|d[8]                                                                                                                                                            ; Stuck at GND due to stuck port data_in      ;
; spi2dac:SPI_DAC|shift_reg[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in      ;
; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[0..12]                              ; Stuck at GND due to stuck port clock_enable ;
; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state|cntr_di7:count_usedw|counter_reg_bit[0..12] ; Stuck at GND due to stuck port clock_enable ;
; spi2dac:SPI_DAC|shift_reg[1]                                                                                                                                               ; Stuck at GND due to stuck port data_in      ;
; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state|b_non_empty                                 ; Lost fanout                                 ;
; processor:all_pass|data_out[9]                                                                                                                                             ; Stuck at VCC due to stuck port data_in      ;
; pwm:PWM_DC|d[9]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in      ;
; spi2dac:SPI_DAC|ctr[4]                                                                                                                                                     ; Merged with spi2adc:SPI_ADC|ctr[4]          ;
; spi2dac:SPI_DAC|ctr[3]                                                                                                                                                     ; Merged with spi2adc:SPI_ADC|ctr[3]          ;
; spi2dac:SPI_DAC|ctr[2]                                                                                                                                                     ; Merged with spi2adc:SPI_ADC|ctr[2]          ;
; spi2dac:SPI_DAC|ctr[1]                                                                                                                                                     ; Merged with spi2adc:SPI_ADC|ctr[1]          ;
; spi2dac:SPI_DAC|ctr[0]                                                                                                                                                     ; Merged with spi2adc:SPI_ADC|ctr[0]          ;
; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state|b_full                                      ; Stuck at GND due to stuck port data_in      ;
; pulse_gen:comb_3|state.IN_HIGH                                                                                                                                             ; Lost fanout                                 ;
; pulse_gen:comb_3|state.WAIT_LOW                                                                                                                                            ; Lost fanout                                 ;
; pulse_gen:comb_3|state.IDLE                                                                                                                                                ; Lost fanout                                 ;
; Total Number of Removed Registers = 56                                                                                                                                     ;                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                          ;
+--------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                  ;
+--------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pulse_gen:comb_3|pulse         ; Stuck at GND              ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[12],                             ;
;                                ; due to stuck port clock   ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[11],                             ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[10],                             ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[9],                              ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[8],                              ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[7],                              ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[6],                              ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[5],                              ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[4],                              ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[3],                              ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[2],                              ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[1],                              ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:wr_ptr|counter_reg_bit[0],                              ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state|cntr_di7:count_usedw|counter_reg_bit[9], ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state|cntr_di7:count_usedw|counter_reg_bit[8], ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state|cntr_di7:count_usedw|counter_reg_bit[7], ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state|cntr_di7:count_usedw|counter_reg_bit[6], ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state|cntr_di7:count_usedw|counter_reg_bit[5], ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state|cntr_di7:count_usedw|counter_reg_bit[4], ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state|cntr_di7:count_usedw|counter_reg_bit[3], ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state|cntr_di7:count_usedw|counter_reg_bit[2], ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state|cntr_di7:count_usedw|counter_reg_bit[1], ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state|cntr_di7:count_usedw|counter_reg_bit[0], ;
;                                ;                           ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state|b_non_empty                              ;
; processor:all_pass|data_out[8] ; Stuck at GND              ; pwm:PWM_DC|d[8]                                                                                                                                                         ;
;                                ; due to stuck port data_in ;                                                                                                                                                                         ;
; spi2dac:SPI_DAC|shift_reg[0]   ; Stuck at GND              ; spi2dac:SPI_DAC|shift_reg[1]                                                                                                                                            ;
;                                ; due to stuck port data_in ;                                                                                                                                                                         ;
; processor:all_pass|data_out[9] ; Stuck at VCC              ; pwm:PWM_DC|d[9]                                                                                                                                                         ;
;                                ; due to stuck port data_in ;                                                                                                                                                                         ;
; pulse_gen:comb_3|state.IN_HIGH ; Lost Fanouts              ; pulse_gen:comb_3|state.IDLE                                                                                                                                             ;
+--------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 109   ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; spi2dac:SPI_DAC|dac_cs                 ; 20      ;
; spi2adc:SPI_ADC|adc_cs                 ; 7       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|altsyncram_44t1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clktick_16:GEN_10K ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N_BIT          ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi2dac:SPI_DAC ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; BUF            ; 1     ; Unsigned Binary                     ;
; GA_N           ; 1     ; Unsigned Binary                     ;
; SHDN_N         ; 1     ; Unsigned Binary                     ;
; TIME_CONSTANT  ; 11000 ; Unsigned Binary                     ;
; IDLE           ; 00    ; Unsigned Binary                     ;
; WAIT_CSB_FALL  ; 01    ; Unsigned Binary                     ;
; WAIT_CSB_HIGH  ; 10    ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi2adc:SPI_ADC ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; SGL            ; 1     ; Unsigned Binary                     ;
; MSBF           ; 1     ; Unsigned Binary                     ;
; TIME_CONSTANT  ; 11000 ; Unsigned Binary                     ;
; IDLE           ; 00    ; Unsigned Binary                     ;
; WAIT_CSB_FALL  ; 01    ; Unsigned Binary                     ;
; WAIT_CSB_HIGH  ; 10    ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulse_gen:comb_3 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                      ;
; IN_HIGH        ; 01    ; Unsigned Binary                      ;
; WAIT_LOW       ; 10    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:all_pass ;
+----------------+------------+-----------------------------------+
; Parameter Name ; Value      ; Type                              ;
+----------------+------------+-----------------------------------+
; ADC_OFFSET     ; 0110000001 ; Unsigned Binary                   ;
; DAC_OFFSET     ; 1000000000 ; Unsigned Binary                   ;
+----------------+------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:all_pass|FIFO:comb_5|scfifo:scfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                        ;
+-------------------------+-------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                              ;
; lpm_width               ; 10          ; Signed Integer                                              ;
; LPM_NUMWORDS            ; 8192        ; Signed Integer                                              ;
; LPM_WIDTHU              ; 13          ; Signed Integer                                              ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                     ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                     ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                     ;
; CBXI_PARAMETER          ; scfifo_4l81 ; Untyped                                                     ;
+-------------------------+-------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                        ;
+----------------------------+--------------------------------------------------------+
; Name                       ; Value                                                  ;
+----------------------------+--------------------------------------------------------+
; Number of entity instances ; 1                                                      ;
; Entity Instance            ; processor:all_pass|FIFO:comb_5|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                           ;
;     -- lpm_width           ; 10                                                     ;
;     -- LPM_NUMWORDS        ; 8192                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                    ;
;     -- USE_EAB             ; ON                                                     ;
+----------------------------+--------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "hex_to_7seg:SEG2" ;
+----------+-------+----------+----------------+
; Port     ; Type  ; Severity ; Details        ;
+----------+-------+----------+----------------+
; in[3..2] ; Input ; Info     ; Stuck at GND   ;
+----------+-------+----------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:all_pass|FIFO:comb_5"                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; full ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (10 bits) it drives.  The 9 most-significant bit(s) in the port expression will be connected to GND. ;
; q    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "processor:all_pass|d_register:comb_4" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "spi2adc:SPI_ADC" ;
+---------+-------+----------+----------------+
; Port    ; Type  ; Severity ; Details        ;
+---------+-------+----------+----------------+
; channel ; Input ; Info     ; Stuck at VCC   ;
+---------+-------+----------+----------------+


+------------------------------------------------+
; Port Connectivity Checks: "clktick_16:GEN_10K" ;
+-----------+-------+----------+-----------------+
; Port      ; Type  ; Severity ; Details         ;
+-----------+-------+----------+-----------------+
; enable    ; Input ; Info     ; Stuck at VCC    ;
; N[9..7]   ; Input ; Info     ; Stuck at VCC    ;
; N[2..0]   ; Input ; Info     ; Stuck at VCC    ;
; N[15..13] ; Input ; Info     ; Stuck at GND    ;
; N[11..10] ; Input ; Info     ; Stuck at GND    ;
; N[6..3]   ; Input ; Info     ; Stuck at GND    ;
; N[12]     ; Input ; Info     ; Stuck at VCC    ;
+-----------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 109                         ;
;     ENA               ; 30                          ;
;     SCLR              ; 9                           ;
;     plain             ; 70                          ;
; arriav_lcell_comb     ; 120                         ;
;     arith             ; 34                          ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 8                           ;
;     normal            ; 86                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 32                          ;
;         5 data inputs ; 18                          ;
;         6 data inputs ; 6                           ;
; boundary_port         ; 41                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.45                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Tue Dec 06 11:47:04 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex17_top -c ex17_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file spi2dac.v
    Info (12023): Found entity 1: spi2dac File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/spi2dac.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file spi2adc.v
    Info (12023): Found entity 1: spi2adc File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/spi2adc.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file pwm.v
    Info (12023): Found entity 1: pwm File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/pwm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pulse_gen.v
    Info (12023): Found entity 1: pulse_gen File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/pulse_gen.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file multiply_k.v
    Info (12023): Found entity 1: multiply_k File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/multiply_k.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file hex_to_7seg.v
    Info (12023): Found entity 1: hex_to_7seg File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/hex_to_7seg.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file delay_ram.v
    Info (12023): Found entity 1: delay_ram File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/delay_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file clktick_16.v
    Info (12023): Found entity 1: clktick_16 File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/clktick_16.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd_16.v
    Info (12023): Found entity 1: bin2bcd_16 File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/bin2bcd_16.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file add3_ge5.v
    Info (12023): Found entity 1: add3_ge5 File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/add3_ge5.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file delay_module.v
    Info (12023): Found entity 1: processor File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/delay_module.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ex17_top.v
    Info (12023): Found entity 1: ex17_top File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file d_latch.v
    Info (12023): Found entity 1: d_register File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/d_latch.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file binary_shift.v
    Info (12023): Found entity 1: binary_shift File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/binary_shift.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at delay_module.v(22): created implicit net for "full" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/delay_module.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at delay_module.v(22): created implicit net for "d_full" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/delay_module.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at ex17_top.v(50): created implicit net for "pulse" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at ex17_top.v(50): created implicit net for "clk" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 50
Critical Warning (10846): Verilog HDL Instantiation warning at delay_module.v(22): instance has no name File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/delay_module.v Line: 22
Critical Warning (10846): Verilog HDL Instantiation warning at delay_module.v(24): instance has no name File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/delay_module.v Line: 24
Critical Warning (10846): Verilog HDL Instantiation warning at ex17_top.v(50): instance has no name File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 50
Info (12127): Elaborating entity "ex17_top" for the top level hierarchy
Info (12128): Elaborating entity "clktick_16" for hierarchy "clktick_16:GEN_10K" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 33
Info (12128): Elaborating entity "spi2dac" for hierarchy "spi2dac:SPI_DAC" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 35
Info (12128): Elaborating entity "pwm" for hierarchy "pwm:PWM_DC" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 36
Info (12128): Elaborating entity "spi2adc" for hierarchy "spi2adc:SPI_ADC" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 47
Info (12128): Elaborating entity "pulse_gen" for hierarchy "pulse_gen:comb_3" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 50
Info (12128): Elaborating entity "processor" for hierarchy "processor:all_pass" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 51
Info (12128): Elaborating entity "d_register" for hierarchy "processor:all_pass|d_register:comb_4" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/delay_module.v Line: 22
Info (12128): Elaborating entity "FIFO" for hierarchy "processor:all_pass|FIFO:comb_5" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/delay_module.v Line: 24
Info (12128): Elaborating entity "scfifo" for hierarchy "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/FIFO.v Line: 73
Info (12130): Elaborated megafunction instantiation "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/FIFO.v Line: 73
Info (12133): Instantiated megafunction "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component" with the following parameter: File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/FIFO.v Line: 73
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "10"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_4l81.tdf
    Info (12023): Found entity 1: scfifo_4l81 File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/scfifo_4l81.tdf Line: 25
Info (12128): Elaborating entity "scfifo_4l81" for hierarchy "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_br81.tdf
    Info (12023): Found entity 1: a_dpfifo_br81 File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/a_dpfifo_br81.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_br81" for hierarchy "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/scfifo_4l81.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_4be.tdf
    Info (12023): Found entity 1: a_fefifo_4be File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/a_fefifo_4be.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_4be" for hierarchy "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/a_dpfifo_br81.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_di7.tdf
    Info (12023): Found entity 1: cntr_di7 File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/cntr_di7.tdf Line: 26
Info (12128): Elaborating entity "cntr_di7" for hierarchy "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|a_fefifo_4be:fifo_state|cntr_di7:count_usedw" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/a_fefifo_4be.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_44t1.tdf
    Info (12023): Found entity 1: altsyncram_44t1 File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/altsyncram_44t1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_44t1" for hierarchy "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|altsyncram_44t1:FIFOram" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/a_dpfifo_br81.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ib.tdf
    Info (12023): Found entity 1: cntr_1ib File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/cntr_1ib.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ib" for hierarchy "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|cntr_1ib:rd_ptr_count" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/a_dpfifo_br81.tdf Line: 42
Info (12128): Elaborating entity "hex_to_7seg" for hierarchy "hex_to_7seg:SEG0" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 54
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|altsyncram_44t1:FIFOram|q_b[0]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/altsyncram_44t1.tdf Line: 40
        Warning (14320): Synthesized away node "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|altsyncram_44t1:FIFOram|q_b[1]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/altsyncram_44t1.tdf Line: 70
        Warning (14320): Synthesized away node "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|altsyncram_44t1:FIFOram|q_b[2]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/altsyncram_44t1.tdf Line: 100
        Warning (14320): Synthesized away node "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|altsyncram_44t1:FIFOram|q_b[3]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/altsyncram_44t1.tdf Line: 130
        Warning (14320): Synthesized away node "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|altsyncram_44t1:FIFOram|q_b[4]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/altsyncram_44t1.tdf Line: 160
        Warning (14320): Synthesized away node "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|altsyncram_44t1:FIFOram|q_b[5]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/altsyncram_44t1.tdf Line: 190
        Warning (14320): Synthesized away node "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|altsyncram_44t1:FIFOram|q_b[6]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/altsyncram_44t1.tdf Line: 220
        Warning (14320): Synthesized away node "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|altsyncram_44t1:FIFOram|q_b[7]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/altsyncram_44t1.tdf Line: 250
        Warning (14320): Synthesized away node "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|altsyncram_44t1:FIFOram|q_b[8]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/altsyncram_44t1.tdf Line: 280
        Warning (14320): Synthesized away node "processor:all_pass|FIFO:comb_5|scfifo:scfifo_component|scfifo_4l81:auto_generated|a_dpfifo_br81:dpfifo|altsyncram_44t1:FIFOram|q_b[9]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/db/altsyncram_44t1.tdf Line: 310
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /Digital 2/Part_4/EX17/output_files/ex17_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 15
    Warning (15610): No output dependent on input pin "SW[1]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 15
    Warning (15610): No output dependent on input pin "SW[2]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 15
    Warning (15610): No output dependent on input pin "SW[3]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 15
    Warning (15610): No output dependent on input pin "SW[4]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 15
    Warning (15610): No output dependent on input pin "SW[5]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 15
    Warning (15610): No output dependent on input pin "SW[6]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 15
    Warning (15610): No output dependent on input pin "SW[7]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 15
    Warning (15610): No output dependent on input pin "SW[8]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 15
    Warning (15610): No output dependent on input pin "SW[9]" File: //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_4/EX17/ex17_top.v Line: 15
Info (21057): Implemented 182 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 141 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 911 megabytes
    Info: Processing ended: Tue Dec 06 11:47:17 2016
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /Digital 2/Part_4/EX17/output_files/ex17_top.map.smsg.


