#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Jan 16 12:45:34 2026
# Process ID         : 31988
# Current directory  : C:/Users/jacob/Downloads/JaCRGB2 - prueba4final
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent20540 C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.xpr
# Log file           : C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/vivado.log
# Journal file       : C:/Users/jacob/Downloads/JaCRGB2 - prueba4final\vivado.jou
# Running On         : LAPTOP-JIVQAT26
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-10870H CPU @ 2.20GHz
# CPU Frequency      : 2208 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 17007 MB
# Swap memory        : 4831 MB
# Total Virtual      : 21839 MB
# Available Virtual  : 9546 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc702\1.4\board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.4\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1657.422 ; gain = 269.836
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sources_1/new/RGBLED.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 100 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 100 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 100 ns : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 128
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1702.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 145 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 145 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 145 ns : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1785.766 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 145 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 145 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 145 ns : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1785.766 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 145 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 145 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 145 ns : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3447.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 190 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 190 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 190 ns : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3447.398 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 235 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 235 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 235 ns : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3447.398 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 280 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 280 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 280 ns : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3447.398 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 235 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 235 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 235 ns : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3447.398 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 190 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 190 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 190 ns : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3447.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 187500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 187500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 187500 ps : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3447.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 187500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 187500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 187500 ps : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3447.398 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 187500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 187500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 187500 ps : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3447.398 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 185 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 185 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 185 ns : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3447.398 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 195 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 195 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 195 ns : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3447.398 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 197500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 197500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 197500 ps : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3447.398 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 177500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 177500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 177500 ps : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3447.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 152500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 152500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 152500 ps : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3447.398 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 130 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 130 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 130 ns : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3447.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 265 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 265 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 265 ns : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3447.398 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 242500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 242500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 242500 ps : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3447.398 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 332500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 332500 ps  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 332500 ps : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3447.398 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RgbLed_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RgbLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RgbLed_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RgbLed_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RgbLed_tb_behav xil_defaultlib.RgbLed_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.Prescaller [prescaller_default]
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.pwm [pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.RgbLed [rgbled_default]
Compiling architecture behavioral of entity xil_defaultlib.rgbled_tb
Built simulation snapshot RgbLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RgbLed_tb_behav -key {Behavioral:sim_1:Functional:RgbLed_tb} -tclbatch {RgbLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RgbLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Assertion violation
Time: 380 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
Failure: [PASED]: Simulation finished
Time: 380 ns  Iteration: 0  Process: /RgbLed_tb/p2  File: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd
$finish called at time : 380 ns : File "C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/sim_1/new/RgbLed_tb.vhd" Line 146
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RgbLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3447.398 ; gain = 0.000
set_property top top [current_fileset]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/utils_1/imports/synth_1/RgbLed.dcp with file C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Jan 16 13:37:29 2026] Launched synth_1...
Run output will be captured here: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.runs/synth_1/runme.log
[Fri Jan 16 13:37:29 2026] Launched impl_1...
Run output will be captured here: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3447.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3447.398 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.398 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3447.398 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3447.398 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.398 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3447.398 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3447.398 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 3447.398 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3447.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3447.398 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2025.1
  **** Build date : May  6 2025 at 09:15:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2025.1.0
  ****** Build date   : May 13 2025-21:15:27
    **** Build number : 2025.1.1747163727
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2026 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3447.398 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD6CB8A
set_property PROGRAM.FILE {C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BD6CB8A
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.srcs/utils_1/imports/synth_1/RgbLed.dcp with file C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.runs/synth_1/top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.runs/synth_1

INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD6CB8A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_runs impl_1 -to_step write_bitstream -jobs 16 -scripts_only
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16 -scripts_only
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BD6CB8A
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Fri Jan 16 13:43:47 2026] Launched synth_1...
Run output will be captured here: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.runs/synth_1/runme.log
[Fri Jan 16 13:43:47 2026] Launched impl_1...
Run output will be captured here: C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BD6CB8A
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/jacob/Downloads/JaCRGB2 - prueba4final/RGB2.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BD6CB8A
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sim_1\new\RgbLed_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\RGBLED.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\Prescaller.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\jacob\Downloads\JaCRGB2 - prueba4final\RGB2.srcs\sources_1\new\pwm.vhd:]
ERROR: [Common 17-180] Spawn failed: La operación se completó correctamente.

close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 17 22:39:57 2026...
