// Seed: 1561632659
module module_0 (
    input wire id_0,
    output wor id_1,
    input supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output supply1 id_8
    , id_13,
    output tri id_9,
    input supply1 id_10,
    output wor id_11
);
  assign id_13 = 1;
  wire id_14;
  assign id_1 = -1;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    input uwire id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input wor id_6
    , id_9,
    input wire id_7
);
  logic id_10;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_7,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_1,
      id_1,
      id_7,
      id_4
  );
  assign modCall_1.id_5 = 0;
endmodule
