###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        89119   # Number of WRITE/WRITEP commands
num_reads_done                 =       624540   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       501398   # Number of read row buffer hits
num_read_cmds                  =       624536   # Number of READ/READP commands
num_writes_done                =        89127   # Number of read requests issued
num_write_row_hits             =        54271   # Number of write row buffer hits
num_act_cmds                   =       158684   # Number of ACT commands
num_pre_cmds                   =       158657   # Number of PRE commands
num_ondemand_pres              =       135567   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9373550   # Cyles of rank active rank.0
rank_active_cycles.1           =      9045978   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       626450   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       954022   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       667996   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7288   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4347   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8487   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1668   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          432   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          529   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          842   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1051   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          566   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20461   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           54   # Write cmd latency (cycles)
write_latency[40-59]           =           68   # Write cmd latency (cycles)
write_latency[60-79]           =          203   # Write cmd latency (cycles)
write_latency[80-99]           =          423   # Write cmd latency (cycles)
write_latency[100-119]         =          758   # Write cmd latency (cycles)
write_latency[120-139]         =         1499   # Write cmd latency (cycles)
write_latency[140-159]         =         2040   # Write cmd latency (cycles)
write_latency[160-179]         =         2634   # Write cmd latency (cycles)
write_latency[180-199]         =         3299   # Write cmd latency (cycles)
write_latency[200-]            =        78139   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       256576   # Read request latency (cycles)
read_latency[40-59]            =        84042   # Read request latency (cycles)
read_latency[60-79]            =        81766   # Read request latency (cycles)
read_latency[80-99]            =        38019   # Read request latency (cycles)
read_latency[100-119]          =        27834   # Read request latency (cycles)
read_latency[120-139]          =        21494   # Read request latency (cycles)
read_latency[140-159]          =        14169   # Read request latency (cycles)
read_latency[160-179]          =        11185   # Read request latency (cycles)
read_latency[180-199]          =         8746   # Read request latency (cycles)
read_latency[200-]             =        80705   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.44882e+08   # Write energy
read_energy                    =  2.51813e+09   # Read energy
act_energy                     =  4.34159e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.00696e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.57931e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8491e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64469e+09   # Active standby energy rank.1
average_read_latency           =      110.147   # Average read request latency (cycles)
average_interarrival           =      14.0119   # Average request interarrival latency (cycles)
total_energy                   =  1.63542e+10   # Total energy (pJ)
average_power                  =      1635.42   # Average power (mW)
average_bandwidth              =      6.08996   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        84336   # Number of WRITE/WRITEP commands
num_reads_done                 =       647455   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       505299   # Number of read row buffer hits
num_read_cmds                  =       647455   # Number of READ/READP commands
num_writes_done                =        84338   # Number of read requests issued
num_write_row_hits             =        53300   # Number of write row buffer hits
num_act_cmds                   =       173893   # Number of ACT commands
num_pre_cmds                   =       173862   # Number of PRE commands
num_ondemand_pres              =       150924   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9179746   # Cyles of rank active rank.0
rank_active_cycles.1           =      9174670   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       820254   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       825330   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       685844   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7513   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4404   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8505   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1666   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          388   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          569   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          857   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1037   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          572   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20438   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           68   # Write cmd latency (cycles)
write_latency[40-59]           =           48   # Write cmd latency (cycles)
write_latency[60-79]           =          162   # Write cmd latency (cycles)
write_latency[80-99]           =          303   # Write cmd latency (cycles)
write_latency[100-119]         =          610   # Write cmd latency (cycles)
write_latency[120-139]         =         1146   # Write cmd latency (cycles)
write_latency[140-159]         =         1617   # Write cmd latency (cycles)
write_latency[160-179]         =         2271   # Write cmd latency (cycles)
write_latency[180-199]         =         2916   # Write cmd latency (cycles)
write_latency[200-]            =        75194   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       251231   # Read request latency (cycles)
read_latency[40-59]            =        85267   # Read request latency (cycles)
read_latency[60-79]            =        89815   # Read request latency (cycles)
read_latency[80-99]            =        42361   # Read request latency (cycles)
read_latency[100-119]          =        31491   # Read request latency (cycles)
read_latency[120-139]          =        24683   # Read request latency (cycles)
read_latency[140-159]          =        16234   # Read request latency (cycles)
read_latency[160-179]          =        12346   # Read request latency (cycles)
read_latency[180-199]          =         9793   # Read request latency (cycles)
read_latency[200-]             =        84234   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.21005e+08   # Write energy
read_energy                    =  2.61054e+09   # Read energy
act_energy                     =  4.75771e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.93722e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.96158e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.72816e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72499e+09   # Active standby energy rank.1
average_read_latency           =      110.312   # Average read request latency (cycles)
average_interarrival           =      13.6648   # Average request interarrival latency (cycles)
total_energy                   =   1.6455e+10   # Total energy (pJ)
average_power                  =       1645.5   # Average power (mW)
average_bandwidth              =      6.24463   # Average bandwidth
