# Unsigned-Multiplier
Parameterizable unsigned multiplier in Verilog with exhaustive testbench. Generates partial products using generate blocks and sums them to produce the final product. Suitable for FPGA/ASIC simulation.
