# MIPS Single cycle processor
Implementing a single cycle **Central Processing Unit**
