Generating HDL for page 45.50.05.1 CONSOLE PRINTER SHIFT CONTROLS at 11/1/2020 4:58:19 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_45_50_05_1_CONSOLE_PRINTER_SHIFT_CONTROLS_tb.vhdl, generating default test bench code.
Note: DOT Function at 5A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Ignoring Logic Block 2E with symbol CAP
Ignoring Logic Block 1E with symbol L
Ignoring Logic Block 4G with symbol L
Ignoring Logic Block 5H with symbol CAP
Ignoring Logic Block 3I with symbol CAP
Ignoring Logic Block 2I with symbol L
Removed 2 outputs from Gate at 4E to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 5G to ignored block(s) or identical signal names
Removed 2 outputs from Gate at 4I to ignored block(s) or identical signal names
Generating Statement for block at 5A with output pin(s) of OUT_5A_P
	and inputs of MS_CONSOLE_OUTPUT_8_BIT,MS_CONSOLE_OUTPUT_4_BIT
	and logic function of NAND
Generating Statement for block at 4A with output pin(s) of OUT_4A_G
	and inputs of OUT_DOT_5A
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_B
	and inputs of MS_CONSOLE_OUTPUT_2_BIT,MS_CONSOLE_OUTPUT_1_BIT
	and logic function of NAND
Generating Statement for block at 4B with output pin(s) of OUT_4B_G, OUT_4B_G
	and inputs of OUT_5C_NoPin,OUT_DOT_5A
	and logic function of NAND
Generating Statement for block at 5C with output pin(s) of OUT_5C_NoPin
	and inputs of PS_CONSOLE_OUTPUT_8_BIT,PS_CONSOLE_OUTPUT_4_BIT
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_A
	and inputs of OUT_4B_G
	and logic function of NAND
Generating Statement for block at 5D with output pin(s) of OUT_5D_NoPin
	and inputs of PS_CONS_CHAR_CONTROL,MS_CONSOLE_CHECK_STROBE,MS_KEYBOARD_UNLOCK
	and logic function of NAND
Generating Statement for block at 4D with output pin(s) of OUT_4D_C, OUT_4D_C
	and inputs of OUT_5D_NoPin,OUT_5E_NoPin
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_NoPin
	and inputs of OUT_4B_G,OUT_4D_C
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_NoPin
	and inputs of MS_ALTER_INQUIRY_UNLOCK,MS_CONSOLE_OUTPUT_ERROR,PS_CONS_BACK_SPACE_CONTROL
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_X, OUT_4E_X, OUT_4E_X
	and inputs of MV_CONS_PRINTER_C3_OR_C4_NO
	and logic function of Resistor
Generating Statement for block at 3E with output pin(s) of OUT_3E_NoPin
	and inputs of OUT_3C_A,OUT_4D_C
	and logic function of NAND
Generating Statement for block at 5F with output pin(s) of OUT_5F_NoPin
	and inputs of PS_CONS_BACK_SPACE_CONTROL,PS_CONSOLE_OUTPUT_ERROR
	and logic function of NAND
Generating Statement for block at 4F with output pin(s) of OUT_4F_F, OUT_4F_F
	and inputs of OUT_3D_NoPin,OUT_5F_NoPin,MS_CONS_WM_CONTROL
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_D
	and inputs of OUT_4E_X,OUT_4F_F,OUT_5G_X
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_A
	and inputs of OUT_3F_D,PP_SPECIAL_OR_12V_FOR_REL_DRIVERS
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_X, OUT_5G_X
	and inputs of MV_CONS_PRINTER_UPPER_CASE_STAR_S1NC
	and logic function of Resistor
Generating Statement for block at 3G with output pin(s) of OUT_3G_NoPin
	and inputs of OUT_4F_F,OUT_5G_X
	and logic function of NAND
Generating Statement for block at 2G with output pin(s) of OUT_2G_F
	and inputs of OUT_4E_X,OUT_3G_NoPin,OUT_2H_NoPin
	and logic function of NAND
Generating Statement for block at 1G with output pin(s) of OUT_1G_D
	and inputs of OUT_2G_F,MS_CONS_BACK_SPACE_CONTROL
	and logic function of NAND
Generating Statement for block at 4H with output pin(s) of OUT_4H_E, OUT_4H_E
	and inputs of OUT_3E_NoPin,OUT_5I_NoPin
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_E
	and inputs of OUT_4E_X,OUT_4H_E,OUT_4I_X
	and logic function of NAND
Generating Statement for block at 2H with output pin(s) of OUT_2H_NoPin
	and inputs of OUT_4H_E,OUT_4I_X
	and logic function of NAND
Generating Statement for block at 5I with output pin(s) of OUT_5I_NoPin
	and inputs of PS_CONS_BACK_SPACE_CONTROL,PS_ALTER_INQUIRY_UNLOCK
	and logic function of NAND
Generating Statement for block at 4I with output pin(s) of OUT_4I_X, OUT_4I_X
	and inputs of MV_CONS_PRINTER_LOWER_CASE_STAR_S1NO
	and logic function of Resistor
Generating Statement for block at 1I with output pin(s) of OUT_1I_C
	and inputs of OUT_3H_E,PP_SPECIAL_OR_12V_FOR_REL_DRIVERS
	and logic function of NAND
Generating Statement for block at 5A with output pin(s) of OUT_DOT_5A, OUT_DOT_5A
	and inputs of OUT_5A_P,OUT_5B_B
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_8_4_2_1_BIT
	from gate output OUT_4A_G
Generating output sheet edge signal assignment to 
	signal PW_UPPER_CASE_SHIFT_SOLENOID
	from gate output OUT_1F_A
Generating output sheet edge signal assignment to 
	signal PS_CONS_PRINTER_SHIFT_COMPLETE
	from gate output OUT_1G_D
Generating output sheet edge signal assignment to 
	signal PW_LOWER_CASE_SHIFT_SOLENOID
	from gate output OUT_1I_C
