// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module NAND_P7 (
A,B,VDD,GND,Z );
input  A;
input  B;
input  VDD;
input  GND;
output  Z;
wire VDD;
wire net11;
wire net12;
wire Z;
wire A;
wire GND;
wire B;
wire net10;

NAND2X1    
 I0  ( .VDD( VDD ), .Z( Z ), .A( A ), .B( B ), .GND( GND ) );

NAND_P6    
 I1  ( .VDD( VDD ), .Z( net10 ), .A( net11 ), .B( net12 ), .GND( GND ) );

endmodule

