###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        83760   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        65327   # Number of read row buffer hits
num_read_cmds                  =        83760   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        18456   # Number of ACT commands
num_pre_cmds                   =        18435   # Number of PRE commands
num_ondemand_pres              =         5644   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6548870   # Cyles of rank active rank.0
rank_active_cycles.1           =      6072297   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3451130   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3927703   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        75635   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          212   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           45   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           26   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           25   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           14   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           14   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           13   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           12   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            7   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7757   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        43258   # Read request latency (cycles)
read_latency[40-59]            =        18475   # Read request latency (cycles)
read_latency[60-79]            =         8569   # Read request latency (cycles)
read_latency[80-99]            =         2258   # Read request latency (cycles)
read_latency[100-119]          =         1775   # Read request latency (cycles)
read_latency[120-139]          =         1245   # Read request latency (cycles)
read_latency[140-159]          =          682   # Read request latency (cycles)
read_latency[160-179]          =          589   # Read request latency (cycles)
read_latency[180-199]          =          559   # Read request latency (cycles)
read_latency[200-]             =         6350   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   3.3772e+08   # Read energy
act_energy                     =  5.04956e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.65654e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.8853e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.08649e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.78911e+09   # Active standby energy rank.1
average_read_latency           =      79.2724   # Average read request latency (cycles)
average_interarrival           =      119.387   # Average request interarrival latency (cycles)
total_energy                   =  1.25103e+10   # Total energy (pJ)
average_power                  =      1251.03   # Average power (mW)
average_bandwidth              =     0.714752   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        77543   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        59645   # Number of read row buffer hits
num_read_cmds                  =        77543   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        17915   # Number of ACT commands
num_pre_cmds                   =        17897   # Number of PRE commands
num_ondemand_pres              =         6124   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6193117   # Cyles of rank active rank.0
rank_active_cycles.1           =      6308420   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3806883   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3691580   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        69387   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          217   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           66   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           33   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           23   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           19   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           16   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           12   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           14   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           12   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7744   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        41634   # Read request latency (cycles)
read_latency[40-59]            =        16893   # Read request latency (cycles)
read_latency[60-79]            =         8284   # Read request latency (cycles)
read_latency[80-99]            =         2028   # Read request latency (cycles)
read_latency[100-119]          =         1773   # Read request latency (cycles)
read_latency[120-139]          =         1173   # Read request latency (cycles)
read_latency[140-159]          =          581   # Read request latency (cycles)
read_latency[160-179]          =          532   # Read request latency (cycles)
read_latency[180-199]          =          444   # Read request latency (cycles)
read_latency[200-]             =         4201   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.12653e+08   # Read energy
act_energy                     =  4.90154e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.8273e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.77196e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.86451e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.93645e+09   # Active standby energy rank.1
average_read_latency           =      61.6827   # Average read request latency (cycles)
average_interarrival           =      128.959   # Average request interarrival latency (cycles)
total_energy                   =  1.24665e+10   # Total energy (pJ)
average_power                  =      1246.65   # Average power (mW)
average_bandwidth              =       0.6617   # Average bandwidth
