$date
	Thu Oct 11 15:09:58 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_flipfloptb $end
$var wire 1 ! q $end
$var wire 1 " q1 $end
$var reg 1 # clock $end
$var reg 1 $ t $end
$scope module tff $end
$var wire 1 % c $end
$var wire 1 & t $end
$var reg 1 ' q $end
$var reg 1 ( q1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1'
0&
1%
0$
1#
0"
1!
$end
#5
0#
0%
#10
1$
1&
#15
1(
1"
0'
0!
1#
1%
#20
0$
0&
#25
0#
0%
#30
1$
1&
#35
0(
0"
1'
1!
1#
1%
#40
0$
0&
#45
0#
0%
#50
1$
1&
#55
1(
1"
0'
0!
1#
1%
#60
0$
0&
#65
0#
0%
#70
1$
1&
#75
0(
0"
1'
1!
1#
1%
#80
0$
0&
#85
0#
0%
#90
1$
1&
#95
1(
1"
0'
0!
1#
1%
#100
0$
0&
#105
0#
0%
