$date
	Thu Feb 27 12:38:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! reset_signal $end
$var real 1 " HIGH_TIME $end
$var real 1 # LOW_TIME $end
$var reg 1 $ CONV $end
$var reg 10 % Vpeak [9:0] $end
$scope module M2 $end
$var wire 1 $ CONV $end
$var wire 1 & LM311DR_not $end
$var wire 10 ' Vpeak [9:0] $end
$var wire 1 ( dff_clear $end
$var wire 1 ! reset_signal $end
$var wire 1 ) LM311DR_signal $end
$var wire 1 * Dff_output $end
$scope module M0 $end
$var wire 1 + D $end
$var wire 1 ( clear $end
$var wire 1 $ clk $end
$var wire 1 , set $end
$var reg 1 * Q $end
$upscope $end
$scope module M1 $end
$var wire 10 - Vpeak [9:0] $end
$var parameter 10 . Vref $end
$var reg 1 ) LM311DR_signal $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110001000 .
r26.39 #
r1.39 "
$end
#0
$dumpvars
b0 -
1,
1+
x*
1)
x(
b0 '
0&
b0 %
0$
0!
$end
#40000
1(
0*
b10001000 %
b10001000 '
b10001000 -
1$
#41390
0$
#67780
1(
0*
1$
#69170
0$
#80000
1&
0)
b1110001100 %
b1110001100 '
b1110001100 -
#95560
1!
1*
1$
#95860
0*
0!
1(
0&
1)
b0 %
b0 '
b0 -
#96950
0$
#120000
1&
0)
b1010001000 %
b1010001000 '
b1010001000 -
#123340
1!
1*
1$
#123640
0*
0!
1(
0&
1)
b0 %
b0 '
b0 -
#124730
0$
#150000
