// Seed: 2002562404
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout supply1 id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  assign id_7 = (id_4);
  logic id_8;
  assign id_5 = id_2 < id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd26
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_3,
      id_3
  );
  assign id_4[id_2] = 1;
  wire id_10;
endmodule
