# Reading D:/FPGA/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do LC-3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/FPGA/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/LC-3 {C:/Users/BEN/Desktop/Quartus/LC-3/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:46 on Feb 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/LC-3" C:/Users/BEN/Desktop/Quartus/LC-3/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 11:20:47 on Feb 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/LC-3 {C:/Users/BEN/Desktop/Quartus/LC-3/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:47 on Feb 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/LC-3" C:/Users/BEN/Desktop/Quartus/LC-3/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 11:20:47 on Feb 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/LC-3 {C:/Users/BEN/Desktop/Quartus/LC-3/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:47 on Feb 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/LC-3" C:/Users/BEN/Desktop/Quartus/LC-3/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 11:20:48 on Feb 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/LC-3 {C:/Users/BEN/Desktop/Quartus/LC-3/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:48 on Feb 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/LC-3" C:/Users/BEN/Desktop/Quartus/LC-3/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 11:20:48 on Feb 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/LC-3 {C:/Users/BEN/Desktop/Quartus/LC-3/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:48 on Feb 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/LC-3" C:/Users/BEN/Desktop/Quartus/LC-3/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 11:20:48 on Feb 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/LC-3 {C:/Users/BEN/Desktop/Quartus/LC-3/Flipflop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:48 on Feb 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/LC-3" C:/Users/BEN/Desktop/Quartus/LC-3/Flipflop.sv 
# -- Compiling module flipflop
# -- Compiling module NZP
# 
# Top level modules:
# 	flipflop
# 	NZP
# End time: 11:20:48 on Feb 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/LC-3 {C:/Users/BEN/Desktop/Quartus/LC-3/MUX.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:48 on Feb 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/LC-3" C:/Users/BEN/Desktop/Quartus/LC-3/MUX.sv 
# -- Compiling module Mux2
# -- Compiling module Mux4
# -- Compiling module GateMux
# 
# Top level modules:
# 	Mux2
# 	Mux4
# 	GateMux
# End time: 11:20:48 on Feb 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/LC-3 {C:/Users/BEN/Desktop/Quartus/LC-3/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:48 on Feb 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/LC-3" C:/Users/BEN/Desktop/Quartus/LC-3/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:20:49 on Feb 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/LC-3 {C:/Users/BEN/Desktop/Quartus/LC-3/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:49 on Feb 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/LC-3" C:/Users/BEN/Desktop/Quartus/LC-3/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 11:20:49 on Feb 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/LC-3 {C:/Users/BEN/Desktop/Quartus/LC-3/data-path.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:49 on Feb 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/LC-3" C:/Users/BEN/Desktop/Quartus/LC-3/data-path.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 11:20:49 on Feb 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/LC-3 {C:/Users/BEN/Desktop/Quartus/LC-3/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:49 on Feb 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/LC-3" C:/Users/BEN/Desktop/Quartus/LC-3/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 11:20:49 on Feb 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/LC-3 {C:/Users/BEN/Desktop/Quartus/LC-3/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:49 on Feb 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/LC-3" C:/Users/BEN/Desktop/Quartus/LC-3/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 11:20:49 on Feb 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/BEN/Desktop/Quartus/LC-3 {C:/Users/BEN/Desktop/Quartus/LC-3/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:20:49 on Feb 19,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BEN/Desktop/Quartus/LC-3" C:/Users/BEN/Desktop/Quartus/LC-3/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:20:49 on Feb 19,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 11:20:51 on Feb 19,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.Mux4
# Loading work.Mux2
# Loading work.GateMux
# Loading work.flipflop
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# ** Warning: (vsim-3015) C:/Users/BEN/Desktop/Quartus/LC-3/data-path.sv(21): [PCDPC] - Port size (16) does not match connection size (32) for port 'd0'. The port definition is at: C:/Users/BEN/Desktop/Quartus/LC-3/MUX.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/L6/my_slc/d0/PCMUX File: C:/Users/BEN/Desktop/Quartus/LC-3/MUX.sv
# ** Warning: (vsim-3015) C:/Users/BEN/Desktop/Quartus/LC-3/data-path.sv(21): [PCDPC] - Port size (16) does not match connection size (32) for port 'd1'. The port definition is at: C:/Users/BEN/Desktop/Quartus/LC-3/MUX.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/L6/my_slc/d0/PCMUX File: C:/Users/BEN/Desktop/Quartus/LC-3/MUX.sv
# ** Warning: (vsim-3015) C:/Users/BEN/Desktop/Quartus/LC-3/data-path.sv(21): [PCDPC] - Port size (16) does not match connection size (32) for port 'd3'. The port definition is at: C:/Users/BEN/Desktop/Quartus/LC-3/MUX.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/L6/my_slc/d0/PCMUX File: C:/Users/BEN/Desktop/Quartus/LC-3/MUX.sv
# ** Warning: (vsim-3015) C:/Users/BEN/Desktop/Quartus/LC-3/data-path.sv(24): [PCDPC] - Port size (16) does not match connection size (32) for port 'Adder'. The port definition is at: C:/Users/BEN/Desktop/Quartus/LC-3/MUX.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/L6/my_slc/d0/Gates File: C:/Users/BEN/Desktop/Quartus/LC-3/MUX.sv
# ** Warning: (vsim-3015) C:/Users/BEN/Desktop/Quartus/LC-3/data-path.sv(24): [PCDPC] - Port size (16) does not match connection size (32) for port 'ALU'. The port definition is at: C:/Users/BEN/Desktop/Quartus/LC-3/MUX.sv(32).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/L6/my_slc/d0/Gates File: C:/Users/BEN/Desktop/Quartus/LC-3/MUX.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
# End time: 11:44:12 on Feb 19,2019, Elapsed time: 0:23:21
# Errors: 0, Warnings: 5
