// Seed: 3264378997
module module_0 (
    output tri1 id_0,
    output wand id_1,
    output tri id_2
    , id_25,
    input wor id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wand id_8,
    input wand id_9,
    input uwire id_10,
    input wand id_11,
    input supply0 id_12,
    output wor id_13,
    output tri1 id_14,
    input uwire id_15,
    input tri1 id_16,
    output tri id_17,
    input supply1 id_18,
    output wire id_19,
    input wand id_20,
    input supply1 id_21,
    input tri id_22,
    output supply1 id_23
    , id_26
);
  assign id_25 = -1;
endmodule
module module_1 #(
    parameter id_15 = 32'd46
) (
    input wand id_0,
    output tri id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    output tri0 id_5,
    input tri id_6
    , id_25,
    output tri0 id_7,
    input tri id_8,
    input tri id_9,
    output wor id_10
    , id_26,
    input wand id_11,
    output supply1 id_12,
    input supply1 id_13,
    input tri0 id_14,
    output wire _id_15,
    output wor id_16,
    input wire id_17,
    input tri id_18,
    input wire id_19,
    output tri0 id_20,
    input supply0 id_21,
    input wire id_22,
    input wor id_23
);
  wire id_27;
  logic [id_15 : -1 'b0] id_28;
  assign id_15 = id_28;
  module_0 modCall_1 (
      id_12,
      id_20,
      id_16,
      id_18,
      id_5,
      id_21,
      id_3,
      id_22,
      id_18,
      id_9,
      id_17,
      id_23,
      id_3,
      id_16,
      id_20,
      id_17,
      id_3,
      id_1,
      id_2,
      id_12,
      id_0,
      id_9,
      id_8,
      id_12
  );
endmodule
