 
set ::env(PROJECT_NAME) tiny_aes_192
set ::env(DESIGN_TOP) aes_192
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/tiny_aes/rtl/aes_192
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/tiny_aes/rtl/aes_192/aes_192.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
