# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ArithmeticCircuit_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {ArithmeticCircuit.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:40 on Feb 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ArithmeticCircuit.vo 
# -- Compiling module ArithmeticCircuit
# -- Compiling module hard_block
# 
# Top level modules:
# 	ArithmeticCircuit
# End time: 19:49:41 on Feb 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/aashi/OneDrive/Desktop/Lab2/Quartus/../Verilog {C:/Users/aashi/OneDrive/Desktop/Lab2/Quartus/../Verilog/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:49:41 on Feb 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/aashi/OneDrive/Desktop/Lab2/Quartus/../Verilog" C:/Users/aashi/OneDrive/Desktop/Lab2/Quartus/../Verilog/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:49:41 on Feb 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" tb 
# Start time: 19:49:41 on Feb 20,2020
# Loading work.tb
# Loading work.ArithmeticCircuit
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from ArithmeticCircuit_v.sdo
# Loading timing data from ArithmeticCircuit_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: C:/Users/aashi/OneDrive/Desktop/Lab2/Quartus/../Verilog/tb.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/aashi/OneDrive/Desktop/Lab2/Quartus/../Verilog/tb.v(30)
#    Time: 160 ns  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/aashi/OneDrive/Desktop/Lab2/Quartus/../Verilog/tb.v line 30
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 22:13:33 on Feb 20,2020, Elapsed time: 2:23:52
# Errors: 15, Warnings: 1
