{"vcs1":{"timestamp_begin":1768586665.322987287, "rt":24.05, "ut":9.58, "st":0.89}}
{"vcselab":{"timestamp_begin":1768586689.433771652, "rt":1.24, "ut":0.43, "st":0.04}}
{"link":{"timestamp_begin":1768586690.749444721, "rt":3.59, "ut":0.20, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768586664.736706911}
{"VCS_COMP_START_TIME": 1768586664.736706911}
{"VCS_COMP_END_TIME": 1768586965.624401875}
{"VCS_USER_OPTIONS": "-gui -full64 -R -debug_access+pp -debug_region+cell+encrypt +vcs +dumparrays +vcd +vcdpluson -P /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/novas.tab /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/pli.a +define +DUMPFSDB -kdb -lca -l comp.log +v2k +lint=TFIPC-L +verilog2001 -sverilog /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lphvt_200a/tcbn65lphvt.v /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lp_200a/tcbn65lp.v /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/traditionalMac.sv /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC.sv /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC_v2.sv /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC_tb.sv -o simv"}
{"vcs1": {"peak_mem": 87724}}
{"stitch_vcselab": {"peak_mem": 87923}}
