================================================================================ 
Commit: 29a570b19b38d1bac7c6bb9f42128428f0fc7b78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 10 15:17:17 2020 +0530 
-------------------------------------------------------------------------------- 
Changing BIOS ID to 4314.00 for WW31.4 BIOS label

Hsd-es-id: NA
Original commit date: Thu Jul 30 11:44:39 2020 +0530
Change-Id: I1498f7e1590d9b36eb6283dc1fcafe419ac653ef
Original commit hash: e8160f760ca35f6900a8f5cc24d705323219d60e

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 507ad76317bda7ba3f6312a20a24ae9838487340 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 10 15:17:16 2020 +0530 
-------------------------------------------------------------------------------- 
Changing BIOS ID to 4304.00 for WW30.4 BIOS label.

Hsd-es-id: NA
Original commit date: Wed Jul 29 21:52:13 2020 +0530
Change-Id: Ica9d43075bb9b98b9dcaae9f72bc3c212de00b8a
Original commit hash: fb0093947f85e2557d242a9645992e4c297531c1

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 7c3d180d53da9250a2f3103fcde1ae1fe6ab9cd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 10 15:17:15 2020 +0530 
-------------------------------------------------------------------------------- 
Clearing RTC wake bits from BIOS on everyboot insterad of PMC clearing the
bits.

Description:
BIOS clears PMIC register 0x4F04 BIT0 and BIT1 for every boot in the
early BIOS boot phase.

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/16011504686
Original commit date: Mon Jul 27 10:16:24 2020 +0530
Change-Id: I2078d2c8e42f7603458be1ae5fc96174e8241da4
Original commit hash: f15cff4299365e04a5a91a48ec490e24083bd8b9

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/ChargingApplet/DxeChargingApplet/DxeChargingApplet.c
LakeFieldPlatSamplePkg/Features/ChargingApplet/DxeChargingApplet/DxeChargingApplet.inf
LakeFieldPlatSamplePkg/Features/ChargingApplet/PeiChargingApplet/PeiChargingApplet.c
LakeFieldPlatSamplePkg/Features/ChargingApplet/PeiChargingApplet/PeiChargingApplet.inf
LakeFieldPlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: b383dfe6f89337858b6d2271c121c69bfbaee99c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 10 15:17:14 2020 +0530 
-------------------------------------------------------------------------------- 
[MRC 171.28.0.0][PPV][LKF][B3] - High MRC sense amp  failure ~3% Yield  fallout

MRC runs SenseAmp Training at the end of Power Training
Based on the sensitivity results MRC will decide enabling/disabling of power training values

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/1508041778

Original commit date: Tue Jul 14 11:04:08 2020 +0530
Change-Id: Icc355d3341663224fa3a6416752f80bc54551ad6
Original commit hash: 0058d1e13e1f3077e624b9df3e3d18ab6cabb08a

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Setup/SaSetup.hfr
LakeFieldSiliconPkg/SystemAgent/MemoryInit/Include/MrcTypes.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
LakeFieldSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 66063e99678eb534a6fae15611b3676b252481e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 10 15:17:11 2020 +0530 
-------------------------------------------------------------------------------- 
LKF: BIOS Support for adding OEM Tunable Tables to the Chipset Init Binary.

Original chipsetInit Binaries(ChipsetInit Binary 2.0 format) included in
IFWI or BIOS will check CRC for Base/Intel Tables since that LKF doesn't
have SUS Tables and doesn't need to support OEM custom Tables as they are
supposed to be created by OEM or ODM through tool or scripts.

However it is found Customers are not supplied with Tools or scripts to
add OEM Custom tuning to the ChipsetInit binary. Moreover customers prefer
BIOS set up options and support to add the OEM Entries and construct the
OEM Custom tables. And hence this support is added.

Hsd-es-id: 16011439068
Original commit date: Sun Jul 12 11:54:18 2020 +0530
Change-Id: Idc7dd2af9799a2cbaba9cedfaca17787685aa4e5
Original commit hash: e703df20b068a8b7161c1be35c29494b3518cc52

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
LakeFieldFspPkg/Upd/FspmUpd.dsc
LakeFieldPlatSamplePkg/Include/SetupVariable.h
LakeFieldPlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
LakeFieldPlatSamplePkg/Setup/PchSetup.hfr
LakeFieldPlatSamplePkg/Setup/PchSetup.uni
LakeFieldPlatSamplePkg/Setup/SetupId.h
LakeFieldSiliconPkg/Pch/Include/ConfigBlock/HsioConfig.h
LakeFieldSiliconPkg/Pch/Include/Private/Library/PeiHsioLib.h
LakeFieldSiliconPkg/Pch/Include/Private/PchHsio.h
LakeFieldSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibLkf.c
LakeFieldSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibLkf.inf
LakeFieldSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
LakeFieldSiliconPkg/SiPkg.dec

================================================================================ 
Commit: e56861fecd70247863b019ebd515e6c4781b269c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 10 15:17:09 2020 +0530 
-------------------------------------------------------------------------------- 
LakeFieldPlatSamplePkg/VTd: Fix PMR enabling setting confilct

PMR enabling set by pre-boot DMA protection is cleared by RC when boot guard
is enabled. Pre-boot DMA protection should only reset VT-d BAR when it is 0
and reset PMR region when it is not programmed to protect all memory address.

Hsd-es-id: 22011077064
[internal-only]:

Original commit date: Thu Jul 9 09:47:28 2020 +0800
Change-Id: I2914d53bce5ae4449e44edbd2a04687126532034
Original commit hash: 4fa09f3fd1fa5176ee08912bb1ee42a02d497828

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
LakeFieldPlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePeiFsp/PlatformVTdInfoSamplePei.c

================================================================================ 
Commit: 7000c4118f7be66aef511002e4cb6d4a226047a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 10 15:17:08 2020 +0530 
-------------------------------------------------------------------------------- 
LKF:Wait till SPI synchronous SMI status bit is clear before attempting to clear global tco_sts.

After writing 1 to clear, SPI Write Protect SMI handler need to wait till
SPI synchronous SMI status bit is clear by the hardware. After ensuring
this, it can proceed to write Global SMI Status bit i.e. TCO.STS.

Hsd-es-id: 1606897192
Original commit date: Mon Jul 13 14:49:42 2020 +0530
Change-Id: If85698c702710b03c627706170bf0a2a5172afe7
Original commit hash: fd48cb5eab44ff406f7ba3853138f4380f0eefc5

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c

================================================================================ 
Commit: f1edf8695561a2aaeb0bbb9c0b8e14f72164b165 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 10 15:17:06 2020 +0530 
-------------------------------------------------------------------------------- 
OPIO BIT not enabled in Production Systems.
- There is no OPIO PHY in LKF and programming related to that should be removed.

Hsd-es-id: 16011287161
[internal-only]:

Original commit date: Thu Jul 9 23:28:24 2020 +0530
Change-Id: I9beef7ccbaed1f4e945cd9f44743320b1898fc6b
Original commit hash: 99d66b64d4acc3a99f22b5e621197243c8ab2d8e

-------------------------------------------------------------------------------- 
[Changed Files]
LakeFieldSiliconPkg/SiInit/Pei/SiInit.c
LakeFieldSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
LakeFieldSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c
