[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PreprocLine/slpp_all/surelog.log".
[ERR:PP0101] ${SURELOG_DIR}/tests/PreprocLine/dut.sv:7: Cannot open include file "${SURELOG_DIR}/tests/PreprocLine/line.vh".
AST_DEBUG_BEGIN
Count: 71
LIB: work
FILE: ${SURELOG_DIR}/tests/PreprocLine/dut.sv
n<> u<70> t<Top_level_rule> c<1> l<1:1> el<13:1>
  n<> u<1> t<Null_rule> p<70> s<69> l<1:1>
  n<> u<69> t<Source_text> p<70> c<68> l<1:1> el<12:10>
    n<> u<68> t<Description> p<69> c<67> l<1:1> el<12:10>
      n<> u<67> t<Module_declaration> p<68> c<5> l<1:1> el<12:10>
        n<> u<5> t<Module_ansi_header> p<67> c<2> s<65> l<1:1> el<1:12>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:11> el<1:11>
        n<> u<65> t<Non_port_module_item> p<67> c<64> s<66> l<2:5> el<11:8>
          n<> u<64> t<Module_or_generate_item> p<65> c<63> l<2:5> el<11:8>
            n<> u<63> t<Module_common_item> p<64> c<62> l<2:5> el<11:8>
              n<> u<62> t<Initial_construct> p<63> c<61> l<2:5> el<11:8>
                n<> u<61> t<Statement_or_null> p<62> c<60> l<2:13> el<11:8>
                  n<> u<60> t<Statement> p<61> c<59> l<2:13> el<11:8>
                    n<> u<59> t<Statement_item> p<60> c<58> l<2:13> el<11:8>
                      n<> u<58> t<Seq_block> p<59> c<22> l<2:13> el<11:8>
                        n<> u<22> t<Statement_or_null> p<58> c<21> s<39> l<3:9> el<3:83>
                          n<> u<21> t<Statement> p<22> c<20> l<3:9> el<3:83>
                            n<> u<20> t<Statement_item> p<21> c<19> l<3:9> el<3:83>
                              n<> u<19> t<Subroutine_call_statement> p<20> c<18> l<3:9> el<3:83>
                                n<> u<18> t<Subroutine_call> p<19> c<6> l<3:9> el<3:82>
                                  n<> u<6> t<Dollar_keyword> p<18> s<7> l<3:9> el<3:10>
                                  n<display> u<7> t<STRING_CONST> p<18> s<17> l<3:10> el<3:17>
                                  n<> u<17> t<Argument_list> p<18> c<11> l<3:18> el<3:81>
                                    n<> u<11> t<Expression> p<17> c<10> s<16> l<3:18> el<3:78>
                                      n<> u<10> t<Primary> p<11> c<9> l<3:18> el<3:78>
                                        n<> u<9> t<Primary_literal> p<10> c<8> l<3:18> el<3:78>
                                          n<"${SURELOG_DIR}/tests/PreprocLine/dut.sv"> u<8> t<STRING_LITERAL> p<9> l<3:18> el<3:78>
                                    n<> u<16> t<Argument> p<17> c<15> l<3:80> el<3:81>
                                      n<> u<15> t<Expression> p<16> c<14> l<3:80> el<3:81>
                                        n<> u<14> t<Primary> p<15> c<13> l<3:80> el<3:81>
                                          n<> u<13> t<Primary_literal> p<14> c<12> l<3:80> el<3:81>
                                            n<3> u<12> t<INT_CONST> p<13> l<3:80> el<3:81>
                        n<> u<39> t<Statement_or_null> p<58> c<38> s<56> l<5:9> el<5:85>
                          n<> u<38> t<Statement> p<39> c<37> l<5:9> el<5:85>
                            n<> u<37> t<Statement_item> p<38> c<36> l<5:9> el<5:85>
                              n<> u<36> t<Subroutine_call_statement> p<37> c<35> l<5:9> el<5:85>
                                n<> u<35> t<Subroutine_call> p<36> c<23> l<5:9> el<5:84>
                                  n<> u<23> t<Dollar_keyword> p<35> s<24> l<5:9> el<5:10>
                                  n<display> u<24> t<STRING_CONST> p<35> s<34> l<5:10> el<5:17>
                                  n<> u<34> t<Argument_list> p<35> c<28> l<5:18> el<5:83>
                                    n<> u<28> t<Expression> p<34> c<27> s<33> l<5:18> el<5:78>
                                      n<> u<27> t<Primary> p<28> c<26> l<5:18> el<5:78>
                                        n<> u<26> t<Primary_literal> p<27> c<25> l<5:18> el<5:78>
                                          n<"${SURELOG_DIR}/tests/PreprocLine/fake.v"> u<25> t<STRING_LITERAL> p<26> l<5:18> el<5:78>
                                    n<> u<33> t<Argument> p<34> c<32> l<5:80> el<5:83>
                                      n<> u<32> t<Expression> p<33> c<31> l<5:80> el<5:83>
                                        n<> u<31> t<Primary> p<32> c<30> l<5:80> el<5:83>
                                          n<> u<30> t<Primary_literal> p<31> c<29> l<5:80> el<5:83>
                                            n<102> u<29> t<INT_CONST> p<30> l<5:80> el<5:83>
                        n<> u<56> t<Statement_or_null> p<58> c<55> s<57> l<10:9> el<10:25>
                          n<> u<55> t<Statement> p<56> c<54> l<10:9> el<10:25>
                            n<> u<54> t<Statement_item> p<55> c<53> l<10:9> el<10:25>
                              n<> u<53> t<Subroutine_call_statement> p<54> c<52> l<10:9> el<10:25>
                                n<> u<52> t<Subroutine_call> p<53> c<40> l<10:9> el<10:24>
                                  n<> u<40> t<Dollar_keyword> p<52> s<41> l<10:9> el<10:10>
                                  n<display> u<41> t<STRING_CONST> p<52> s<51> l<10:10> el<10:17>
                                  n<> u<51> t<Argument_list> p<52> c<45> l<10:18> el<10:23>
                                    n<> u<45> t<Expression> p<51> c<44> s<50> l<10:18> el<10:20>
                                      n<> u<44> t<Primary> p<45> c<43> l<10:18> el<10:20>
                                        n<> u<43> t<Primary_literal> p<44> c<42> l<10:18> el<10:20>
                                          n<""> u<42> t<STRING_LITERAL> p<43> l<10:18> el<10:20>
                                    n<> u<50> t<Argument> p<51> c<49> l<10:22> el<10:23>
                                      n<> u<49> t<Expression> p<50> c<48> l<10:22> el<10:23>
                                        n<> u<48> t<Primary> p<49> c<47> l<10:22> el<10:23>
                                          n<> u<47> t<Primary_literal> p<48> c<46> l<10:22> el<10:23>
                                            n<2> u<46> t<INT_CONST> p<47> l<10:22> el<10:23>
                        n<> u<57> t<END> p<58> l<11:5> el<11:8>
        n<> u<66> t<ENDMODULE> p<67> l<12:1> el<12:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PreprocLine/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PreprocLine/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  1
Constant                                               6
Design                                                 1
Identifier                                             4
Initial                                                1
IntTypespec                                            3
Module                                                 1
ModuleTypespec                                         1
PreprocMacroDefinition                                 2
PreprocMacroInstance                                   1
RefTypespec                                            6
SourceFile                                             2
StringTypespec                                         3
SysFuncCall                                            3
------------------------------------------------------------
Total:                                                35
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PreprocLine/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocLine/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
  |vpiIncludes:
  \_SourceFile: (line.vh), file:${SURELOG_DIR}/tests/PreprocLine/line.vh, line:7:1, endln:7:20
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocLine/dut.sv
    |vpiName:line.vh
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (foo), line:103:1, endln:103:38
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocLine/dut.sv
    |vpiName:foo
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:23
  |vpiPreprocMacroDefinition:
  \_PreprocMacroDefinition: (new_line_num), line:105:1, endln:105:25
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocLine/dut.sv
    |vpiName:new_line_num
    |vpiNameStartColumn:9
    |vpiBodyStartColumn:22
  |vpiPreprocMacroInstance:
  \_PreprocMacroInstance: (foo), file:${SURELOG_DIR}/tests/PreprocLine/dut.sv, line:7:1, endln:7:11
    |vpiParent:
    \_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PreprocLine/dut.sv
    |vpiName:foo
    |vpiPreprocMacroDefinition:
    \_PreprocMacroDefinition: (foo), line:103:1, endln:103:38
    |vpiSectionStartLine:103
    |vpiSectionStartColumn:23
    |vpiSectionEndLine:103
    |vpiSectionEndColumn:32
    |vpiSourceStartLine:7
    |vpiSourceStartColumn:1
    |vpiSourceEndLine:7
    |vpiSourceEndColumn:10
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocLine/dut.sv, line:1:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top), line:1:8, endln:1:11
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocLine/dut.sv, line:1:1, endln:12:10
    |vpiName:work@top
  |vpiDefName:work@top
  |vpiProcess:
  \_Initial: , line:2:5, endln:11:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocLine/dut.sv, line:1:1, endln:12:10
    |vpiStmt:
    \_Begin: (work@top), line:2:13, endln:11:8
      |vpiParent:
      \_Initial: , line:2:5, endln:11:8
      |vpiFullName:work@top
      |vpiTypespec:
      \_StringTypespec: 
        |vpiParent:
        \_Begin: (work@top), line:2:13, endln:11:8
      |vpiTypespec:
      \_IntTypespec: 
        |vpiParent:
        \_Begin: (work@top), line:2:13, endln:11:8
      |vpiImportTypespec:
      \_StringTypespec: 
      |vpiImportTypespec:
      \_IntTypespec: 
      |vpiStmt:
      \_SysFuncCall: ($display), line:3:9, endln:3:82
        |vpiParent:
        \_Begin: (work@top), line:2:13, endln:11:8
        |vpiName:
        \_Identifier: ($display), line:3:10, endln:3:17
          |vpiParent:
          \_SysFuncCall: ($display), line:3:9, endln:3:82
          |vpiName:$display
        |vpiArgument:
        \_Constant: , line:3:18, endln:3:78
          |vpiParent:
          \_SysFuncCall: ($display), line:3:9, endln:3:82
          |vpiTypespec:
          \_RefTypespec: (work@top), line:3:18, endln:3:78
            |vpiParent:
            \_Constant: , line:3:18, endln:3:78
            |vpiFullName:work@top
            |vpiActual:
            \_StringTypespec: 
          |vpiConstType:6
          |vpiSize:464
          |vpiDecompile:"${SURELOG_DIR}/tests/PreprocLine/dut.sv"
          |vpiValue:${SURELOG_DIR}/tests/PreprocLine/dut.sv
        |vpiArgument:
        \_Constant: , line:3:80, endln:3:81
          |vpiParent:
          \_SysFuncCall: ($display), line:3:9, endln:3:82
          |vpiTypespec:
          \_RefTypespec: (work@top), line:3:80, endln:3:81
            |vpiParent:
            \_Constant: , line:3:80, endln:3:81
            |vpiFullName:work@top
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:3
          |vpiValue:3
      |vpiStmt:
      \_SysFuncCall: ($display), line:5:9, endln:5:84
        |vpiParent:
        \_Begin: (work@top), line:2:13, endln:11:8
        |vpiName:
        \_Identifier: ($display), line:5:10, endln:5:17
          |vpiParent:
          \_SysFuncCall: ($display), line:5:9, endln:5:84
          |vpiName:$display
        |vpiArgument:
        \_Constant: , line:5:18, endln:5:78
          |vpiParent:
          \_SysFuncCall: ($display), line:5:9, endln:5:84
          |vpiTypespec:
          \_RefTypespec: (work@top), line:5:18, endln:5:78
            |vpiParent:
            \_Constant: , line:5:18, endln:5:78
            |vpiFullName:work@top
            |vpiActual:
            \_StringTypespec: 
          |vpiConstType:6
          |vpiSize:464
          |vpiDecompile:"${SURELOG_DIR}/tests/PreprocLine/fake.v"
          |vpiValue:${SURELOG_DIR}/tests/PreprocLine/fake.v
        |vpiArgument:
        \_Constant: , line:5:80, endln:5:83
          |vpiParent:
          \_SysFuncCall: ($display), line:5:9, endln:5:84
          |vpiTypespec:
          \_RefTypespec: (work@top), line:5:80, endln:5:83
            |vpiParent:
            \_Constant: , line:5:80, endln:5:83
            |vpiFullName:work@top
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:102
          |vpiValue:102
      |vpiStmt:
      \_SysFuncCall: ($display), line:10:9, endln:10:24
        |vpiParent:
        \_Begin: (work@top), line:2:13, endln:11:8
        |vpiName:
        \_Identifier: ($display), line:10:10, endln:10:17
          |vpiParent:
          \_SysFuncCall: ($display), line:10:9, endln:10:24
          |vpiName:$display
        |vpiArgument:
        \_Constant: , line:10:18, endln:10:20
          |vpiParent:
          \_SysFuncCall: ($display), line:10:9, endln:10:24
          |vpiTypespec:
          \_RefTypespec: (work@top), line:10:18, endln:10:20
            |vpiParent:
            \_Constant: , line:10:18, endln:10:20
            |vpiFullName:work@top
            |vpiActual:
            \_StringTypespec: 
          |vpiConstType:6
          |vpiDecompile:""
          |vpiValue:
        |vpiArgument:
        \_Constant: , line:10:22, endln:10:23
          |vpiParent:
          \_SysFuncCall: ($display), line:10:9, endln:10:24
          |vpiTypespec:
          \_RefTypespec: (work@top), line:10:22, endln:10:23
            |vpiParent:
            \_Constant: , line:10:22, endln:10:23
            |vpiFullName:work@top
            |vpiActual:
            \_IntTypespec: 
          |vpiConstType:9
          |vpiSize:64
          |vpiDecompile:2
          |vpiValue:2
|vpiTypespec:
\_ModuleTypespec: (work@top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PreprocLine/dut.sv, line:1:1, endln:12:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 0

#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**#**

COMMAND: ${SURELOG_DIR}/regression/PreprocLine/slpp_all/surelog.uhdm ${SURELOG_DIR}/regression/PreprocLine/slpp_all/reduced.uhdm

==================== BEGIN REDUCTION RESULT ====================
Name                            Before   After   Added   Removed
----------------------------------------------------------------
----------------------------------------------------------------
Others                              31      31       0         0
----------------------------------------------------------------
                                    31      31       0         0
===================== END REDUCTION RESULT =====================
