<dec f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='48' type='524288'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='470' u='r' c='_ZN4llvm11SIInstrInfo6isMIMGERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2679' u='r' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser20validateMIMGDataSizeERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2711' u='r' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser20validateMIMGAddrSizeERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2752' u='r' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser23validateMIMGAtomicDMaskERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2791' u='r' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser15validateMIMGD16ERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2807' u='r' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser15validateMIMGDimERKN4llvm6MCInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='314' u='r' c='_ZNK4llvm18AMDGPUDisassembler14getInstructionERNS_6MCInstERmNS_8ArrayRefIhEEmRNS_11raw_ostreamES7_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='283' u='r' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
