Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 18 09:09:49 2020
| Host         : DESKTOP-1GCDH6O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab3_top_control_sets_placed.rpt
| Design       : lab3_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-------------------------+-------------------------+------------------+----------------+
|       Clock Signal       |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------------------+-------------------------+-------------------------+------------------+----------------+
|  mmcm_inst/inst/clk_out1 |                         | u2/VS0                  |                1 |              1 |
|  mmcm_inst/inst/clk_out1 |                         | u2/HS0                  |                1 |              1 |
|  mmcm_inst/inst/clk_out1 |                         |                         |                3 |              4 |
|  u3/clk_en_reg_n_0       |                         |                         |                1 |              4 |
|  mmcm_inst/inst/clk_out1 |                         | u2/hcounter[10]_i_1_n_0 |                5 |             11 |
|  mmcm_inst/inst/clk_out1 | u2/vcounter[10]_i_2_n_0 | u2/vcounter[10]_i_1_n_0 |                4 |             11 |
|  mmcm_inst/inst/clk_out1 |                         | u3/counter[15]_i_1_n_0  |                4 |             15 |
+--------------------------+-------------------------+-------------------------+------------------+----------------+


