#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0xaaaab9dcf4b0 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0xaaaab9df4800_0 .var "CLK", 0 0;
v0xaaaab9df48c0_0 .var "Reset_L", 0 0;
v0xaaaab9df4980_0 .net "currentPC", 63 0, v0xaaaab9df3530_0;  1 drivers
v0xaaaab9df4a20_0 .net "dMemOut", 63 0, L_0xaaaab9df5510;  1 drivers
v0xaaaab9df4b10_0 .var "passed", 7 0;
v0xaaaab9df4c20_0 .var "startPC", 63 0;
v0xaaaab9df4ce0_0 .var "watchdog", 15 0;
E_0xaaaab9d94a20 .event edge, v0xaaaab9df4ce0_0;
S_0xaaaab9d531e0 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0xaaaab9dcf4b0;
 .timescale -9 -12;
v0xaaaab9dcdba0_0 .var "numTests", 7 0;
v0xaaaab9dbc0a0_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0xaaaab9dbc0a0_0;
    %load/vec4 v0xaaaab9dcdba0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0xaaaab9dbc0a0_0, v0xaaaab9dcdba0_0 {0 0 0};
T_0.1 ;
    %end;
S_0xaaaab9dedd60 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0xaaaab9dcf4b0;
 .timescale -9 -12;
v0xaaaab9dedf60_0 .var "actualOut", 63 0;
v0xaaaab9dee040_0 .var "expectedOut", 63 0;
v0xaaaab9dee120_0 .var "passed", 7 0;
v0xaaaab9dee1e0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0xaaaab9dedf60_0;
    %load/vec4 v0xaaaab9dee040_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0xaaaab9dee1e0_0 {0 0 0};
    %load/vec4 v0xaaaab9dee120_0;
    %addi 1, 0, 8;
    %store/vec4 v0xaaaab9dee120_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0xaaaab9dee1e0_0, v0xaaaab9dedf60_0, v0xaaaab9dee040_0 {0 0 0};
T_1.3 ;
    %end;
S_0xaaaab9dee2c0 .scope module, "uut" "singlecycle" 2 46, 3 1 0, S_0xaaaab9dcf4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "dmemout";
    .port_info 4 /INPUT 1 "CLK";
v0xaaaab9df2dd0_0 .net "ALU2ndInput", 63 0, L_0xaaaab9df5b00;  1 drivers
v0xaaaab9df2ec0_0 .net "CLK", 0 0, v0xaaaab9df4800_0;  1 drivers
v0xaaaab9df2fb0_0 .net *"_ivl_5", 4 0, L_0xaaaab9df4ff0;  1 drivers
v0xaaaab9df3050_0 .net *"_ivl_7", 4 0, L_0xaaaab9df5090;  1 drivers
v0xaaaab9df3130_0 .net "aluctrl", 3 0, v0xaaaab9df1df0_0;  1 drivers
v0xaaaab9df3290_0 .net "aluout", 63 0, v0xaaaab9deeb30_0;  1 drivers
v0xaaaab9df33a0_0 .net "alusrc", 0 0, v0xaaaab9df1f00_0;  1 drivers
v0xaaaab9df3440_0 .net "branch", 0 0, v0xaaaab9df1fa0_0;  1 drivers
v0xaaaab9df3530_0 .var "currentpc", 63 0;
v0xaaaab9df35d0_0 .net "d1mem", 63 0, v0xaaaab9def850_0;  1 drivers
v0xaaaab9df3690_0 .net "dmemout", 63 0, L_0xaaaab9df5510;  alias, 1 drivers
v0xaaaab9df3730_0 .net "extimm", 63 0, v0xaaaab9df18d0_0;  1 drivers
v0xaaaab9df3820_0 .net "imm26", 25 0, L_0xaaaab9df5420;  1 drivers
v0xaaaab9df38e0_0 .net "instruction", 31 0, v0xaaaab9df2cb0_0;  1 drivers
v0xaaaab9df3980_0 .net "mem2reg", 0 0, v0xaaaab9df20a0_0;  1 drivers
v0xaaaab9df3a20_0 .net "memread", 0 0, v0xaaaab9df2140_0;  1 drivers
v0xaaaab9df3b10_0 .net "memwrite", 0 0, v0xaaaab9df2230_0;  1 drivers
v0xaaaab9df3c00_0 .net "nextpc", 63 0, v0xaaaab9df01e0_0;  1 drivers
v0xaaaab9df3ca0_0 .net "opcode", 10 0, L_0xaaaab9df52f0;  1 drivers
v0xaaaab9df3d40_0 .net "rd", 4 0, L_0xaaaab9df4da0;  1 drivers
v0xaaaab9df3e10_0 .net "reg2loc", 0 0, v0xaaaab9df23a0_0;  1 drivers
v0xaaaab9df3ee0_0 .net "regoutA", 63 0, L_0xaaaab9dcda80;  1 drivers
v0xaaaab9df3fd0_0 .net "regoutB", 63 0, L_0xaaaab9dbbf40;  1 drivers
v0xaaaab9df40c0_0 .net "regwrite", 0 0, v0xaaaab9df2440_0;  1 drivers
v0xaaaab9df41b0_0 .net "resetl", 0 0, v0xaaaab9df48c0_0;  1 drivers
v0xaaaab9df4250_0 .net "rm", 4 0, L_0xaaaab9df4f00;  1 drivers
v0xaaaab9df4310_0 .net "rn", 4 0, L_0xaaaab9df5160;  1 drivers
v0xaaaab9df43b0_0 .net "signop", 2 0, v0xaaaab9df2510_0;  1 drivers
v0xaaaab9df44a0_0 .net "startpc", 63 0, v0xaaaab9df4c20_0;  1 drivers
v0xaaaab9df4580_0 .net "uncond_branch", 0 0, v0xaaaab9df25e0_0;  1 drivers
v0xaaaab9df4670_0 .net "zero", 0 0, L_0xaaaab9e05c50;  1 drivers
L_0xaaaab9df4da0 .part v0xaaaab9df2cb0_0, 0, 5;
L_0xaaaab9df4f00 .part v0xaaaab9df2cb0_0, 5, 5;
L_0xaaaab9df4ff0 .part v0xaaaab9df2cb0_0, 0, 5;
L_0xaaaab9df5090 .part v0xaaaab9df2cb0_0, 16, 5;
L_0xaaaab9df5160 .functor MUXZ 5, L_0xaaaab9df5090, L_0xaaaab9df4ff0, v0xaaaab9df23a0_0, C4<>;
L_0xaaaab9df52f0 .part v0xaaaab9df2cb0_0, 21, 11;
L_0xaaaab9df5420 .part v0xaaaab9df2cb0_0, 0, 26;
L_0xaaaab9df5510 .functor MUXZ 64, v0xaaaab9deeb30_0, v0xaaaab9def850_0, v0xaaaab9df20a0_0, C4<>;
L_0xaaaab9df5b00 .functor MUXZ 64, L_0xaaaab9dbbf40, v0xaaaab9df18d0_0, v0xaaaab9df1f00_0, C4<>;
S_0xaaaab9dee520 .scope module, "ALUMAIN" "ALU" 3 127, 4 8 0, S_0xaaaab9dee2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
P_0xaaaab9dee700 .param/l "n" 0 4 10, +C4<00000000000000000000000001000000>;
v0xaaaab9dee860_0 .net "ALUCtrl", 3 0, v0xaaaab9df1df0_0;  alias, 1 drivers
v0xaaaab9dee960_0 .net "BusA", 63 0, L_0xaaaab9dcda80;  alias, 1 drivers
v0xaaaab9deea40_0 .net "BusB", 63 0, L_0xaaaab9df5b00;  alias, 1 drivers
v0xaaaab9deeb30_0 .var "BusW", 63 0;
v0xaaaab9deec10_0 .net "Zero", 0 0, L_0xaaaab9e05c50;  alias, 1 drivers
L_0xffffbbd9f0a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaab9deed20_0 .net/2u *"_ivl_0", 63 0, L_0xffffbbd9f0a8;  1 drivers
E_0xaaaab9d94bb0 .event edge, v0xaaaab9deea40_0, v0xaaaab9dee960_0, v0xaaaab9dee860_0;
L_0xaaaab9e05c50 .cmp/eeq 64, v0xaaaab9deeb30_0, L_0xffffbbd9f0a8;
S_0xaaaab9deeea0 .scope module, "DeezData" "DataMemory" 3 88, 5 5 0, S_0xaaaab9dee2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0xaaaab9def540_0 .net "Address", 63 0, v0xaaaab9deeb30_0;  alias, 1 drivers
v0xaaaab9def620_0 .net "Clock", 0 0, v0xaaaab9df4800_0;  alias, 1 drivers
v0xaaaab9def6c0_0 .net "MemoryRead", 0 0, v0xaaaab9df2140_0;  alias, 1 drivers
v0xaaaab9def790_0 .net "MemoryWrite", 0 0, v0xaaaab9df2230_0;  alias, 1 drivers
v0xaaaab9def850_0 .var "ReadData", 63 0;
v0xaaaab9def980_0 .net "WriteData", 63 0, L_0xaaaab9dbbf40;  alias, 1 drivers
v0xaaaab9defa60 .array "memBank", 0 1023, 7 0;
E_0xaaaab9d94fa0 .event posedge, v0xaaaab9def620_0;
S_0xaaaab9def160 .scope task, "initset" "initset" 5 16, 5 16 0, S_0xaaaab9deeea0;
 .timescale -9 -12;
v0xaaaab9def360_0 .var "addr", 63 0;
v0xaaaab9def460_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DeezData.initset ;
    %load/vec4 v0xaaaab9def460_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0xaaaab9def360_0;
    %store/vec4a v0xaaaab9defa60, 4, 0;
    %load/vec4 v0xaaaab9def460_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0xaaaab9def360_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xaaaab9defa60, 4, 0;
    %load/vec4 v0xaaaab9def460_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0xaaaab9def360_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xaaaab9defa60, 4, 0;
    %load/vec4 v0xaaaab9def460_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0xaaaab9def360_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xaaaab9defa60, 4, 0;
    %load/vec4 v0xaaaab9def460_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0xaaaab9def360_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xaaaab9defa60, 4, 0;
    %load/vec4 v0xaaaab9def460_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0xaaaab9def360_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xaaaab9defa60, 4, 0;
    %load/vec4 v0xaaaab9def460_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0xaaaab9def360_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xaaaab9defa60, 4, 0;
    %load/vec4 v0xaaaab9def460_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0xaaaab9def360_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0xaaaab9defa60, 4, 0;
    %end;
S_0xaaaab9defbe0 .scope module, "NPCL" "NextPClogic" 3 103, 6 3 0, S_0xaaaab9dee2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
v0xaaaab9defea0_0 .net "ALUZero", 0 0, L_0xaaaab9e05c50;  alias, 1 drivers
v0xaaaab9deff90_0 .net "Branch", 0 0, v0xaaaab9df1fa0_0;  alias, 1 drivers
v0xaaaab9df0030_0 .net "CurrentPC", 63 0, v0xaaaab9df3530_0;  alias, 1 drivers
v0xaaaab9df0120_0 .var "MuxSignal", 0 0;
v0xaaaab9df01e0_0 .var "NextPC", 63 0;
v0xaaaab9df0310_0 .net "SignExtImm64", 63 0, v0xaaaab9df18d0_0;  alias, 1 drivers
v0xaaaab9df03f0_0 .net "Uncondbranch", 0 0, v0xaaaab9df25e0_0;  alias, 1 drivers
E_0xaaaab9dd3030/0 .event edge, v0xaaaab9df03f0_0, v0xaaaab9deff90_0, v0xaaaab9deec10_0, v0xaaaab9df0120_0;
E_0xaaaab9dd3030/1 .event edge, v0xaaaab9df0030_0, v0xaaaab9df0310_0;
E_0xaaaab9dd3030 .event/or E_0xaaaab9dd3030/0, E_0xaaaab9dd3030/1;
S_0xaaaab9df05b0 .scope module, "RF" "RegisterFile" 3 111, 7 3 0, S_0xaaaab9dee2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
L_0xaaaab9dcda80 .functor BUFZ 64, L_0xaaaab9df56a0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0xaaaab9dbbf40 .functor BUFZ 64, L_0xaaaab9df58d0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0xaaaab9df0820_0 .net "BusA", 63 0, L_0xaaaab9dcda80;  alias, 1 drivers
v0xaaaab9df0900_0 .net "BusB", 63 0, L_0xaaaab9dbbf40;  alias, 1 drivers
v0xaaaab9df09d0_0 .net "BusW", 63 0, L_0xaaaab9df5510;  alias, 1 drivers
v0xaaaab9df0aa0_0 .net "Clk", 0 0, v0xaaaab9df4800_0;  alias, 1 drivers
v0xaaaab9df0b70_0 .net "RA", 4 0, L_0xaaaab9df4f00;  alias, 1 drivers
v0xaaaab9df0c80_0 .net "RB", 4 0, L_0xaaaab9df5160;  alias, 1 drivers
v0xaaaab9df0d60_0 .net "RW", 4 0, L_0xaaaab9df4da0;  alias, 1 drivers
v0xaaaab9df0e40_0 .net "RegWr", 0 0, v0xaaaab9df2440_0;  alias, 1 drivers
v0xaaaab9df0f00_0 .net *"_ivl_0", 63 0, L_0xaaaab9df56a0;  1 drivers
v0xaaaab9df0fe0_0 .net *"_ivl_10", 6 0, L_0xaaaab9df5970;  1 drivers
L_0xffffbbd9f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaab9df10c0_0 .net *"_ivl_13", 1 0, L_0xffffbbd9f060;  1 drivers
v0xaaaab9df11a0_0 .net *"_ivl_2", 6 0, L_0xaaaab9df5740;  1 drivers
L_0xffffbbd9f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaab9df1280_0 .net *"_ivl_5", 1 0, L_0xffffbbd9f018;  1 drivers
v0xaaaab9df1360_0 .net *"_ivl_8", 63 0, L_0xaaaab9df58d0;  1 drivers
v0xaaaab9df1440 .array "registers", 0 31, 63 0;
E_0xaaaab9d94680 .event negedge, v0xaaaab9def620_0;
L_0xaaaab9df56a0 .array/port v0xaaaab9df1440, L_0xaaaab9df5740;
L_0xaaaab9df5740 .concat [ 5 2 0 0], L_0xaaaab9df4f00, L_0xffffbbd9f018;
L_0xaaaab9df58d0 .array/port v0xaaaab9df1440, L_0xaaaab9df5970;
L_0xaaaab9df5970 .concat [ 5 2 0 0], L_0xaaaab9df5160, L_0xffffbbd9f060;
S_0xaaaab9df1600 .scope module, "SE" "SignExtender" 3 134, 8 10 0, S_0xaaaab9dee2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Imm16";
    .port_info 2 /INPUT 3 "Ctrl";
v0xaaaab9df18d0_0 .var "BusImm", 63 0;
v0xaaaab9df19b0_0 .net "Ctrl", 2 0, v0xaaaab9df2510_0;  alias, 1 drivers
v0xaaaab9df1a70_0 .net "Imm16", 25 0, L_0xaaaab9df5420;  alias, 1 drivers
E_0xaaaab9df1850 .event edge, v0xaaaab9df19b0_0, v0xaaaab9df1a70_0;
S_0xaaaab9df1bb0 .scope module, "control" "control" 3 75, 9 17 0, S_0xaaaab9dee2c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 3 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0xaaaab9df1df0_0 .var "aluop", 3 0;
v0xaaaab9df1f00_0 .var "alusrc", 0 0;
v0xaaaab9df1fa0_0 .var "branch", 0 0;
v0xaaaab9df20a0_0 .var "mem2reg", 0 0;
v0xaaaab9df2140_0 .var "memread", 0 0;
v0xaaaab9df2230_0 .var "memwrite", 0 0;
v0xaaaab9df2300_0 .net "opcode", 10 0, L_0xaaaab9df52f0;  alias, 1 drivers
v0xaaaab9df23a0_0 .var "reg2loc", 0 0;
v0xaaaab9df2440_0 .var "regwrite", 0 0;
v0xaaaab9df2510_0 .var "signop", 2 0;
v0xaaaab9df25e0_0 .var "uncond_branch", 0 0;
E_0xaaaab9df1d90 .event edge, v0xaaaab9df2300_0;
S_0xaaaab9df2830 .scope module, "imem" "InstructionMemory" 3 70, 10 8 0, S_0xaaaab9dee2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0xaaaab9dcea90 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0xaaaab9dcead0 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0xaaaab9df2ba0_0 .net "Address", 63 0, v0xaaaab9df3530_0;  alias, 1 drivers
v0xaaaab9df2cb0_0 .var "Data", 31 0;
E_0xaaaab9df2b20 .event edge, v0xaaaab9df0030_0;
    .scope S_0xaaaab9df2830;
T_3 ;
    %wait E_0xaaaab9df2b20;
    %load/vec4 v0xaaaab9df2ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 92, 0, 64;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 64;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.13 ;
    %pushi/vec4 3538044545, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.14 ;
    %pushi/vec4 3536506626, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.15 ;
    %pushi/vec4 3534968707, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.16 ;
    %pushi/vec4 3533430276, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.17 ;
    %pushi/vec4 2317288421, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.18 ;
    %pushi/vec4 2332098729, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.19 ;
    %pushi/vec4 2332164393, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.20 ;
    %pushi/vec4 2332229929, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.21 ;
    %pushi/vec4 2332295465, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.22 ;
    %pushi/vec4 4160913577, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.23 ;
    %pushi/vec4 4165107882, 0, 32;
    %store/vec4 v0xaaaab9df2cb0_0, 0, 32;
    %jmp T_3.25;
T_3.25 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaaab9df1bb0;
T_4 ;
    %wait E_0xaaaab9df1d90;
    %load/vec4 v0xaaaab9df2300_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xaaaab9df23a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xaaaab9df1f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df20a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df25e0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0xaaaab9df1df0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0xaaaab9df2510_0, 0;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df23a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df20a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df2440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df25e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0xaaaab9df1df0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0xaaaab9df2510_0, 0;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df23a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df20a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df2440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df25e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0xaaaab9df1df0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0xaaaab9df2510_0, 0;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df23a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df20a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df2440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df25e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xaaaab9df1df0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0xaaaab9df2510_0, 0;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df23a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df20a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df2440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df25e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0xaaaab9df1df0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0xaaaab9df2510_0, 0;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xaaaab9df23a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df1f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df20a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df2440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df25e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xaaaab9df1df0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaab9df2510_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xaaaab9df23a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df1f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df20a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df2440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df25e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0xaaaab9df1df0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xaaaab9df2510_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xaaaab9df23a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df1f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df20a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df2440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df25e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0xaaaab9df1df0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0xaaaab9df2510_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xaaaab9df23a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xaaaab9df1f00_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xaaaab9df20a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df25e0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0xaaaab9df1df0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xaaaab9df2510_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df23a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1f00_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xaaaab9df20a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df1fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df25e0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0xaaaab9df1df0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xaaaab9df2510_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xaaaab9df23a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df1f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df20a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df2440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df25e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xaaaab9df1df0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xaaaab9df2510_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df23a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df1f00_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0xaaaab9df20a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df2140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xaaaab9df2230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df1fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xaaaab9df25e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0xaaaab9df1df0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xaaaab9df2510_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xaaaab9deeea0;
T_5 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaab9def360_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0xaaaab9def460_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DeezData.initset, S_0xaaaab9def160;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0xaaaab9def360_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0xaaaab9def460_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DeezData.initset, S_0xaaaab9def160;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0xaaaab9def360_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0xaaaab9def460_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DeezData.initset, S_0xaaaab9def160;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0xaaaab9def360_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0xaaaab9def460_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DeezData.initset, S_0xaaaab9def160;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0xaaaab9def360_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaab9def460_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DeezData.initset, S_0xaaaab9def160;
    %join;
    %end;
    .thread T_5;
    .scope S_0xaaaab9deeea0;
T_6 ;
    %wait E_0xaaaab9d94fa0;
    %load/vec4 v0xaaaab9def6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %ix/getv 4, v0xaaaab9def540_0;
    %load/vec4a v0xaaaab9defa60, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaab9def850_0, 4, 5;
    %load/vec4 v0xaaaab9def540_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xaaaab9defa60, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaab9def850_0, 4, 5;
    %load/vec4 v0xaaaab9def540_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xaaaab9defa60, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaab9def850_0, 4, 5;
    %load/vec4 v0xaaaab9def540_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xaaaab9defa60, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaab9def850_0, 4, 5;
    %load/vec4 v0xaaaab9def540_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xaaaab9defa60, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaab9def850_0, 4, 5;
    %load/vec4 v0xaaaab9def540_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xaaaab9defa60, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaab9def850_0, 4, 5;
    %load/vec4 v0xaaaab9def540_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xaaaab9defa60, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaab9def850_0, 4, 5;
    %load/vec4 v0xaaaab9def540_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0xaaaab9defa60, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xaaaab9def850_0, 4, 5;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaab9deeea0;
T_7 ;
    %wait E_0xaaaab9d94fa0;
    %load/vec4 v0xaaaab9def790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xaaaab9def980_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0xaaaab9def540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab9defa60, 0, 4;
    %load/vec4 v0xaaaab9def980_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0xaaaab9def540_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab9defa60, 0, 4;
    %load/vec4 v0xaaaab9def980_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0xaaaab9def540_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab9defa60, 0, 4;
    %load/vec4 v0xaaaab9def980_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0xaaaab9def540_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab9defa60, 0, 4;
    %load/vec4 v0xaaaab9def980_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0xaaaab9def540_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab9defa60, 0, 4;
    %load/vec4 v0xaaaab9def980_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0xaaaab9def540_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab9defa60, 0, 4;
    %load/vec4 v0xaaaab9def980_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0xaaaab9def540_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab9defa60, 0, 4;
    %load/vec4 v0xaaaab9def980_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0xaaaab9def540_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab9defa60, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaab9defbe0;
T_8 ;
    %wait E_0xaaaab9dd3030;
    %load/vec4 v0xaaaab9df03f0_0;
    %load/vec4 v0xaaaab9deff90_0;
    %load/vec4 v0xaaaab9defea0_0;
    %and;
    %or;
    %store/vec4 v0xaaaab9df0120_0, 0, 1;
    %load/vec4 v0xaaaab9df0120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0xaaaab9df0030_0;
    %addi 4, 0, 64;
    %store/vec4 v0xaaaab9df01e0_0, 0, 64;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0xaaaab9df0030_0;
    %load/vec4 v0xaaaab9df0310_0;
    %muli 4, 0, 64;
    %add;
    %store/vec4 v0xaaaab9df01e0_0, 0, 64;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xaaaab9df05b0;
T_9 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaab9df1440, 4, 0;
    %end;
    .thread T_9;
    .scope S_0xaaaab9df05b0;
T_10 ;
    %wait E_0xaaaab9d94680;
    %load/vec4 v0xaaaab9df0e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xaaaab9df09d0_0;
    %load/vec4 v0xaaaab9df0d60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab9df1440, 0, 4;
T_10.0 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaab9df1440, 0, 4;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaab9dee520;
T_11 ;
    %wait E_0xaaaab9d94bb0;
    %load/vec4 v0xaaaab9dee860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaab9deeb30_0, 0, 64;
    %jmp T_11.6;
T_11.0 ;
    %load/vec4 v0xaaaab9dee960_0;
    %load/vec4 v0xaaaab9deea40_0;
    %and;
    %store/vec4 v0xaaaab9deeb30_0, 0, 64;
    %jmp T_11.6;
T_11.1 ;
    %load/vec4 v0xaaaab9dee960_0;
    %load/vec4 v0xaaaab9deea40_0;
    %or;
    %store/vec4 v0xaaaab9deeb30_0, 0, 64;
    %jmp T_11.6;
T_11.2 ;
    %load/vec4 v0xaaaab9dee960_0;
    %load/vec4 v0xaaaab9deea40_0;
    %add;
    %store/vec4 v0xaaaab9deeb30_0, 0, 64;
    %jmp T_11.6;
T_11.3 ;
    %load/vec4 v0xaaaab9dee960_0;
    %load/vec4 v0xaaaab9deea40_0;
    %sub;
    %store/vec4 v0xaaaab9deeb30_0, 0, 64;
    %jmp T_11.6;
T_11.4 ;
    %load/vec4 v0xaaaab9deea40_0;
    %store/vec4 v0xaaaab9deeb30_0, 0, 64;
    %jmp T_11.6;
T_11.6 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xaaaab9df1600;
T_12 ;
    %wait E_0xaaaab9df1850;
    %load/vec4 v0xaaaab9df19b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %jmp T_12.5;
T_12.0 ;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0xaaaab9df1a70_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaab9df18d0_0, 0, 64;
    %jmp T_12.5;
T_12.1 ;
    %load/vec4 v0xaaaab9df1a70_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0xaaaab9df1a70_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaab9df18d0_0, 0, 64;
    %jmp T_12.5;
T_12.2 ;
    %load/vec4 v0xaaaab9df1a70_0;
    %parti/s 1, 25, 6;
    %replicate 38;
    %load/vec4 v0xaaaab9df1a70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaab9df18d0_0, 0, 64;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v0xaaaab9df1a70_0;
    %parti/s 1, 23, 6;
    %replicate 45;
    %load/vec4 v0xaaaab9df1a70_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaab9df18d0_0, 0, 64;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0xaaaab9df1a70_0;
    %parti/s 2, 21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.6 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0xaaaab9df1a70_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaab9df18d0_0, 0, 64;
    %jmp T_12.10;
T_12.7 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0xaaaab9df1a70_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0xaaaab9df18d0_0, 0, 64;
    %jmp T_12.10;
T_12.8 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0xaaaab9df1a70_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0xaaaab9df18d0_0, 0, 64;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0xaaaab9df1a70_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0xaaaab9df18d0_0, 0, 64;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0xaaaab9dee2c0;
T_13 ;
    %wait E_0xaaaab9d94680;
    %load/vec4 v0xaaaab9df41b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xaaaab9df3c00_0;
    %assign/vec4 v0xaaaab9df3530_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0xaaaab9df44a0_0;
    %assign/vec4 v0xaaaab9df3530_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xaaaab9dcf4b0;
T_14 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaab9dcf4b0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0xaaaab9dcf4b0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaab9df48c0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaab9df4c20_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0xaaaab9df4b10_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xaaaab9df4ce0_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaab9df48c0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0xaaaab9df4c20_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaab9df48c0_0, 0, 1;
T_15.0 ;
    %load/vec4 v0xaaaab9df4980_0;
    %cmpi/u 52, 0, 64;
    %jmp/0xz T_15.1, 5;
    %delay 120000, 0;
    %vpi_call 2 83 "$display", "CurrentPC:%h", v0xaaaab9df4980_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %delay 120000, 0;
    %vpi_call 2 86 "$display", "time", $time {0 0 0};
    %load/vec4 v0xaaaab9df4a20_0;
    %store/vec4 v0xaaaab9dedf60_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0xaaaab9dee040_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0xaaaab9dee1e0_0, 0, 257;
    %load/vec4 v0xaaaab9df4b10_0;
    %store/vec4 v0xaaaab9dee120_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0xaaaab9dedd60;
    %join;
    %load/vec4 v0xaaaab9dee120_0;
    %store/vec4 v0xaaaab9df4b10_0, 0, 8;
T_15.2 ;
    %load/vec4 v0xaaaab9df4980_0;
    %cmpi/u 96, 0, 64;
    %jmp/0xz T_15.3, 5;
    %delay 120000, 0;
    %vpi_call 2 96 "$display", "CurrentPC:%h", v0xaaaab9df4980_0 {0 0 0};
    %jmp T_15.2;
T_15.3 ;
    %delay 120000, 0;
    %vpi_call 2 99 "$display", "time", $time {0 0 0};
    %load/vec4 v0xaaaab9df4a20_0;
    %store/vec4 v0xaaaab9dedf60_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0xaaaab9dee040_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v0xaaaab9dee1e0_0, 0, 257;
    %load/vec4 v0xaaaab9df4b10_0;
    %store/vec4 v0xaaaab9dee120_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0xaaaab9dedd60;
    %join;
    %load/vec4 v0xaaaab9dee120_0;
    %store/vec4 v0xaaaab9df4b10_0, 0, 8;
    %load/vec4 v0xaaaab9df4b10_0;
    %store/vec4 v0xaaaab9dbc0a0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0xaaaab9dcdba0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0xaaaab9d531e0;
    %join;
    %vpi_call 2 110 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0xaaaab9dcf4b0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaab9df4800_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0xaaaab9dcf4b0;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0xaaaab9df4800_0;
    %inv;
    %store/vec4 v0xaaaab9df4800_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0xaaaab9df4800_0;
    %inv;
    %store/vec4 v0xaaaab9df4800_0, 0, 1;
    %load/vec4 v0xaaaab9df4ce0_0;
    %addi 1, 0, 16;
    %store/vec4 v0xaaaab9df4ce0_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0xaaaab9dcf4b0;
T_18 ;
    %wait E_0xaaaab9d94a20;
    %load/vec4 v0xaaaab9df4ce0_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 128 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 129 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "DataMemory.v";
    "NextPClogic.v";
    "RegisterFile.v";
    "SignExtender.v";
    "SingleCycleControl.v";
    "InstructionMemory-1.v";
