INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/verilog/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/verilog/src/xillybus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xillybus
INFO: [VRFC 10-2458] undeclared symbol vga_clk, assumed default net type wire [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/verilog/src/xillybus.v:141]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/verilog/src/xillybus_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xillybus_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol processing_system7_0_DDR_Clk_p, assumed default net type wire [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/system.v:116]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/bd/vivado_system/ip/vivado_system_xillybus_ip_0_0/work/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xillybus_ip
INFO: [VRFC 10-2458] undeclared symbol xillybus_M_AXI_ACLK, assumed default net type wire [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/bd/vivado_system/ip/vivado_system_xillybus_ip_0_0/work/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:144]
INFO: [VRFC 10-2458] undeclared symbol xillybus_M_AXI_ARESETN, assumed default net type wire [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/bd/vivado_system/ip/vivado_system_xillybus_ip_0_0/work/xillybus.srcs/sources_1/imports/verilog/xillybus_ip.v:145]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/bd/vivado_system/ip/vivado_system_xillybus_ip_0_0/sim/vivado_system_xillybus_ip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vivado_system_xillybus_ip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/bd/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xillyvga_core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/bd/vivado_system/ip/vivado_system_xillyvga_0_0/work/xillyvga.srcs/sources_1/imports/verilog/xillyvga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xillyvga
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/bd/vivado_system/ip/vivado_system_xillyvga_0_0/sim/vivado_system_xillyvga_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vivado_system_xillyvga_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_wr_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_rd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_hp2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_hp0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ssw_hp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_sparse_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_reg_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_reg_map
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ocm_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_intr_wr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_intr_rd_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_fmsw_gp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_regc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_regc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocmc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ocmc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_interconnect_model
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_gen_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_gen_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_gen_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_gen_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ddrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ddrc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_axi_slave
INFO: [VRFC 10-2458] undeclared symbol read_fifo_empty, assumed default net type wire [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v:707]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_afi_slave
INFO: [VRFC 10-2458] undeclared symbol bresp_fifo_full, assumed default net type wire [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v:438]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_processing_system7_bfm
INFO: [VRFC 10-2458] undeclared symbol DMA0_RSTN, assumed default net type wire [../../../../init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:284]
INFO: [VRFC 10-2458] undeclared symbol DMA1_RSTN, assumed default net type wire [../../../../init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:294]
INFO: [VRFC 10-2458] undeclared symbol DMA2_RSTN, assumed default net type wire [../../../../init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:304]
INFO: [VRFC 10-2458] undeclared symbol DMA3_RSTN, assumed default net type wire [../../../../init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/bd/vivado_system/ip/vivado_system_processing_system7_0_0/sim/vivado_system_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vivado_system_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/bd/vivado_system/ip/vivado_system_xlconcat_0_0/work/xlconcat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconcat
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/bd/vivado_system/ip/vivado_system_xlconcat_0_0/sim/vivado_system_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vivado_system_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_nto1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axi2vector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axic_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_vector2axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_7/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" into library axi_register_slice_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_7_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_register_slice_v2_1_7/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" into library axi_register_slice_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_7_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_fifo_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_reg_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_ndeep_srl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axi_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_8/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_addr_arbiter_sasd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_8/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_addr_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_8/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_addr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_8/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_arbiter_resp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_8/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_crossbar_sasd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_8/hdl/verilog/axi_crossbar_v2_1_crossbar.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_8/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_decerr_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_8/hdl/verilog/axi_crossbar_v2_1_si_transactor.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_si_transactor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_8/hdl/verilog/axi_crossbar_v2_1_splitter.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_8/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_wdata_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_8/hdl/verilog/axi_crossbar_v2_1_wdata_router.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_wdata_router
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/axi_crossbar_v2_1_8/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v" into library axi_crossbar_v2_1_8
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_8_axi_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/bd/vivado_system/ip/vivado_system_xbar_0/sim/vivado_system_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vivado_system_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/bd/vivado_system/hdl/vivado_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_TN0WBI
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1V1KO5M
INFO: [VRFC 10-311] analyzing module m02_couplers_imp_11J5E2F
INFO: [VRFC 10-311] analyzing module m03_couplers_imp_7TUPWJ
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_WHIN6P
INFO: [VRFC 10-311] analyzing module vivado_system
INFO: [VRFC 10-311] analyzing module vivado_system_processing_system7_0_axi_periph_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_and
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_carry_and [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_and
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_carry_latch_and [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_or
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_carry_latch_or [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_or
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_carry_or [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry_or.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_carry [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_carry.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_command_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_command_fifo [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask_static
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_comparator_mask_static [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_comparator_mask [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask_static
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_comparator_sel_mask_static [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_comparator_sel_mask [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_static
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_comparator_sel_static [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_comparator_sel [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_static
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_comparator_static [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_comparator [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_comparator.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux_enc
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_mux_enc [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_mux [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_mux.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_nto1_mux
WARNING: [VRFC 10-1195] overwriting previous definition of module generic_baseblocks_v2_1_0_nto1_mux [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/generic_baseblocks_v2_1_0/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module axi_data_fifo_v2_1_6_axic_fifo [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_fifo_gen
WARNING: [VRFC 10-1195] overwriting previous definition of module axi_data_fifo_v2_1_6_fifo_gen [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_srl_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module axi_data_fifo_v2_1_6_axic_srl_fifo [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_reg_srl_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module axi_data_fifo_v2_1_6_axic_reg_srl_fifo [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_ndeep_srl
WARNING: [VRFC 10-1195] overwriting previous definition of module axi_data_fifo_v2_1_6_ndeep_srl [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axi_data_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module axi_data_fifo_v2_1_6_axi_data_fifo [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_data_fifo_v2_1_6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axi2vector
WARNING: [VRFC 10-1195] overwriting previous definition of module axi_infrastructure_v1_1_0_axi2vector [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axic_srl_fifo
WARNING: [VRFC 10-1195] overwriting previous definition of module axi_infrastructure_v1_1_0_axic_srl_fifo [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_vector2axi
WARNING: [VRFC 10-1195] overwriting previous definition of module axi_infrastructure_v1_1_0_vector2axi [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_infrastructure_v1_1_0/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_register_slice_v2_1_7/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" into library axi_register_slice_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_7_axic_register_slice
WARNING: [VRFC 10-1195] overwriting previous definition of module axi_register_slice_v2_1_7_axic_register_slice [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_register_slice_v2_1_7/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_register_slice_v2_1_7/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" into library axi_register_slice_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_7_axi_register_slice
WARNING: [VRFC 10-1195] overwriting previous definition of module axi_register_slice_v2_1_7_axi_register_slice [/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_register_slice_v2_1_7/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_a_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_axilite_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_r_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_w_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_decerr_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_b2s.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/axi_protocol_converter_v2_1_7/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_axi_protocol_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/bd/vivado_system/ip/vivado_system_auto_pc_0/sim/vivado_system_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vivado_system_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.srcs/sources_1/new/sw_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.srcs/sources_1/new/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.srcs/sources_1/new/fifo_shift_2x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_shift_2x32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.srcs/sources_1/new/sw_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.srcs/sim_1/new/tb_sw_final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_final
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.srcs/sim_1/new/tb_sw_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_sw_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/ipstatic/fifo_generator_v13_0_1/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/ipstatic/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vga_fifo/sim/vga_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_fifo
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/fifo_32x512/sim/fifo_32x512.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_32x512
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/lib_cdc_v1_0_2/hdl/src/vhdl/cdc_sync.vhd" into library lib_cdc_v1_0_2
INFO: [VRFC 10-307] analyzing entity cdc_sync
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0_8/hdl/src/vhdl/upcnt_n.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity upcnt_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0_8/hdl/src/vhdl/sequence_psr.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity sequence_psr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0_8/hdl/src/vhdl/lpf.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity lpf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0_8/hdl/src/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity proc_sys_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/inf4_proj_dev/inf4_proj_dev.ip_user_files/bd/vivado_system/ip/vivado_system_rst_processing_system7_0_100M_0/sim/vivado_system_rst_processing_system7_0_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vivado_system_rst_processing_system7_0_100M_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/fifo_generator_v13_0_1/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_xbar_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/fifo_generator_v13_0_1/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vytas/INF4/inf4_proj_main/inf4_proj_dev_Verilog/init_xillybus/vivado-essentials/vivado_system/ip/vivado_system_auto_pc_0/fifo_generator_v13_0_1/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1
