INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/adrian/Desktop/AES256-HW-Accelerator/verilogCode/design/mod_reg16_4to16_HZ.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_reg16_4to16
