#-----------------------------------------------------------
# xsim v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Oct 28 19:44:58 2025
# Process ID: 2952
# Current directory: C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/srcnn/xsim_script.tcl}
# Log file: C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/sim/verilog\xsim.jou
# Running On: Lenovo-BIHO1121, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 8, Host memory: 25463 MB
#-----------------------------------------------------------
source xsim.dir/srcnn/xsim_script.tcl
# xsim {srcnn} -autoloadwcfg -tclbatch {srcnn.tcl}
Time resolution is 1 ps
source srcnn.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
