/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  reg [6:0] _01_;
  wire [30:0] _02_;
  reg [30:0] _03_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire [33:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire [13:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = ~((celloutsig_0_7z[9] | celloutsig_0_12z) & celloutsig_0_12z);
  reg [3:0] _05_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_15z)
    if (!celloutsig_1_15z) _05_ <= 4'h0;
    else _05_ <= in_data[8:5];
  assign _02_[3:0] = _05_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_15z)
    if (!celloutsig_1_15z) _00_ <= 7'h00;
    else _00_ <= in_data[75:69];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_15z)
    if (celloutsig_1_15z) _01_ <= 7'h00;
    else _01_ <= _00_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_15z)
    if (celloutsig_1_15z) _03_ <= 31'h00000000;
    else _03_ <= { celloutsig_0_5z[12:11], celloutsig_0_7z, _00_, celloutsig_0_1z, _02_[3:0] };
  assign celloutsig_1_1z = in_data[146:135] == { in_data[142:132], celloutsig_1_0z };
  assign celloutsig_1_15z = ! { celloutsig_1_6z[3:2], celloutsig_1_1z };
  assign celloutsig_0_12z = ! { celloutsig_0_7z[1:0], _02_[3:0], celloutsig_0_2z, celloutsig_0_2z, _01_ };
  assign celloutsig_0_21z = ! _00_;
  assign celloutsig_0_2z = _02_[2] & ~(_02_[0]);
  assign celloutsig_0_5z = { _00_[6:1], celloutsig_0_2z, _00_ } % { 1'h1, celloutsig_0_2z, _01_, _02_[3:0], celloutsig_0_2z };
  assign celloutsig_0_6z = celloutsig_0_5z[12:7] % { 1'h1, in_data[4], _02_[3:0] };
  assign celloutsig_0_17z = in_data[39] ? { in_data[42:40], 1'h1, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_13z, _02_[3:0], celloutsig_0_2z } : { _00_[3:1], _01_, celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_1_5z = { celloutsig_1_4z[9:4], celloutsig_1_0z } != in_data[113:107];
  assign celloutsig_0_13z = { celloutsig_0_5z[7:5], celloutsig_0_10z } != _01_[4:1];
  assign celloutsig_0_1z = in_data[63:58] != { _02_[2:1], _02_[3:0] };
  assign celloutsig_0_16z = { _03_[15:12], _02_[3:0] } != { in_data[70:69], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_1z };
  assign celloutsig_0_18z = celloutsig_0_7z[4:0] != celloutsig_0_17z[9:5];
  assign celloutsig_0_11z = & celloutsig_0_5z[11:6];
  assign celloutsig_1_18z = | celloutsig_1_4z[8:3];
  assign celloutsig_1_0z = | in_data[106:98];
  assign celloutsig_0_7z = { in_data[79:67], _02_[3:0] } - { in_data[91:82], _01_ };
  assign celloutsig_0_22z = celloutsig_0_5z[9:6] - { _02_[3:1], celloutsig_0_9z };
  assign celloutsig_0_23z = { celloutsig_0_5z[6:5], celloutsig_0_15z, _01_, celloutsig_0_9z, _01_, _02_[3:0], celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_10z } - { celloutsig_0_5z[7:2], celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_16z, _01_, celloutsig_0_16z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_1_3z = in_data[136:133] - { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_4z[6:1], celloutsig_1_2z, celloutsig_1_5z } ~^ celloutsig_1_4z[9:2];
  assign celloutsig_1_4z = { in_data[168:163], celloutsig_1_3z } ~^ { in_data[126:118], celloutsig_1_1z };
  assign celloutsig_0_9z = ~((_03_[15] & celloutsig_0_7z[1]) | (_01_[3] & _03_[10]));
  assign celloutsig_0_10z = ~((celloutsig_0_2z & in_data[48]) | (celloutsig_0_1z & celloutsig_0_1z));
  assign celloutsig_0_14z = ~((celloutsig_0_7z[7] & celloutsig_0_11z) | (in_data[57] & celloutsig_0_5z[9]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_1z) | (in_data[105] & celloutsig_1_0z));
  assign _02_[30:4] = { celloutsig_0_5z[12:11], celloutsig_0_7z, _00_, celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[35:0] } = { celloutsig_1_18z, celloutsig_1_15z, celloutsig_0_22z, celloutsig_0_23z[32:1] };
endmodule
