

================================================================
== Vitis HLS Report for 'max_pooling_13'
================================================================
* Date:           Thu Apr 20 17:57:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.869 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      792|      792|  7.920 us|  7.920 us|  792|  792|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool_for_rows_pool_for_cols  |      790|      790|        11|          4|          4|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 4, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln15 = store i8 0, i8 %indvar_flatten" [pool.cc:15]   --->   Operation 17 'store' 'store_ln15' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body12" [pool.cc:15]   --->   Operation 18 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [pool.cc:15]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.47ns)   --->   "%icmp_ln15 = icmp_eq  i8 %indvar_flatten_load, i8 196" [pool.cc:15]   --->   Operation 20 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.11ns)   --->   "%add_ln15 = add i8 %indvar_flatten_load, i8 1" [pool.cc:15]   --->   Operation 21 'add' 'add_ln15' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc19, void %for.end21" [pool.cc:15]   --->   Operation 22 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.65ns)   --->   "%conv_to_pool_streams_6_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_6" [pool.cc:27]   --->   Operation 23 'read' 'conv_to_pool_streams_6_read' <Predicate = (!icmp_ln15)> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_6_read, i32 23, i32 30" [pool.cc:28]   --->   Operation 24 'partselect' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %conv_to_pool_streams_6_read" [pool.cc:28]   --->   Operation 25 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.47ns)   --->   "%icmp_ln28 = icmp_ne  i8 %tmp, i8 255" [pool.cc:28]   --->   Operation 26 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln15)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln18 = store i8 %add_ln15, i8 %indvar_flatten" [pool.cc:18]   --->   Operation 27 'store' 'store_ln18' <Predicate = (!icmp_ln15)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.05>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%value = bitcast i32 %conv_to_pool_streams_6_read" [pool.cc:27]   --->   Operation 28 'bitcast' 'value' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.40ns)   --->   "%icmp_ln28_40 = icmp_eq  i23 %trunc_ln28, i23 0" [pool.cc:28]   --->   Operation 29 'icmp' 'icmp_ln28_40' <Predicate = (!icmp_ln15)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [2/2] (5.09ns)   --->   "%tmp_s = fcmp_ogt  i32 %value, i32 1.17549e-38" [pool.cc:28]   --->   Operation 30 'fcmp' 'tmp_s' <Predicate = (!icmp_ln15)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (3.65ns)   --->   "%conv_to_pool_streams_6_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_6" [pool.cc:27]   --->   Operation 31 'read' 'conv_to_pool_streams_6_read_1' <Predicate = (!icmp_ln15)> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_6_read_1, i32 23, i32 30" [pool.cc:28]   --->   Operation 32 'partselect' 'tmp_10' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln28_19 = trunc i32 %conv_to_pool_streams_6_read_1" [pool.cc:28]   --->   Operation 33 'trunc' 'trunc_ln28_19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.47ns)   --->   "%icmp_ln28_41 = icmp_ne  i8 %tmp_10, i8 255" [pool.cc:28]   --->   Operation 34 'icmp' 'icmp_ln28_41' <Predicate = (!icmp_ln15)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.40ns)   --->   "%icmp_ln28_42 = icmp_eq  i23 %trunc_ln28_19, i23 0" [pool.cc:28]   --->   Operation 35 'icmp' 'icmp_ln28_42' <Predicate = (!icmp_ln15)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node pool_22)   --->   "%or_ln28 = or i1 %icmp_ln28_40, i1 %icmp_ln28" [pool.cc:28]   --->   Operation 36 'or' 'or_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/2] (5.09ns)   --->   "%tmp_s = fcmp_ogt  i32 %value, i32 1.17549e-38" [pool.cc:28]   --->   Operation 37 'fcmp' 'tmp_s' <Predicate = (!icmp_ln15)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node pool_22)   --->   "%and_ln28 = and i1 %or_ln28, i1 %tmp_s" [pool.cc:28]   --->   Operation 38 'and' 'and_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%pool_22 = select i1 %and_ln28, i32 %value, i32 1.17549e-38" [pool.cc:28]   --->   Operation 39 'select' 'pool_22' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (3.65ns)   --->   "%conv_to_pool_streams_6_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_6" [pool.cc:27]   --->   Operation 40 'read' 'conv_to_pool_streams_6_read_2' <Predicate = (!icmp_ln15)> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_6_read_2, i32 23, i32 30" [pool.cc:28]   --->   Operation 41 'partselect' 'tmp_13' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln28_21 = trunc i32 %conv_to_pool_streams_6_read_2" [pool.cc:28]   --->   Operation 42 'trunc' 'trunc_ln28_21' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.47ns)   --->   "%icmp_ln28_45 = icmp_ne  i8 %tmp_13, i8 255" [pool.cc:28]   --->   Operation 43 'icmp' 'icmp_ln28_45' <Predicate = (!icmp_ln15)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.40ns)   --->   "%icmp_ln28_46 = icmp_eq  i23 %trunc_ln28_21, i23 0" [pool.cc:28]   --->   Operation 44 'icmp' 'icmp_ln28_46' <Predicate = (!icmp_ln15)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.05>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%value_10 = bitcast i32 %conv_to_pool_streams_6_read_1" [pool.cc:27]   --->   Operation 45 'bitcast' 'value_10' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (5.09ns)   --->   "%tmp_12 = fcmp_ogt  i32 %value_10, i32 %pool_22" [pool.cc:28]   --->   Operation 46 'fcmp' 'tmp_12' <Predicate = (!icmp_ln15)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (3.65ns)   --->   "%conv_to_pool_streams_6_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_6" [pool.cc:27]   --->   Operation 47 'read' 'conv_to_pool_streams_6_read_3' <Predicate = (!icmp_ln15)> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_6_read_3, i32 23, i32 30" [pool.cc:28]   --->   Operation 48 'partselect' 'tmp_16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln28_23 = trunc i32 %conv_to_pool_streams_6_read_3" [pool.cc:28]   --->   Operation 49 'trunc' 'trunc_ln28_23' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.47ns)   --->   "%icmp_ln28_49 = icmp_ne  i8 %tmp_16, i8 255" [pool.cc:28]   --->   Operation 50 'icmp' 'icmp_ln28_49' <Predicate = (!icmp_ln15)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (2.40ns)   --->   "%icmp_ln28_50 = icmp_eq  i23 %trunc_ln28_23, i23 0" [pool.cc:28]   --->   Operation 51 'icmp' 'icmp_ln28_50' <Predicate = (!icmp_ln15)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.86>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %pool_22" [pool.cc:28]   --->   Operation 52 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28, i32 23, i32 30" [pool.cc:28]   --->   Operation 53 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln28_20 = trunc i32 %bitcast_ln28" [pool.cc:28]   --->   Operation 54 'trunc' 'trunc_ln28_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%or_ln28_19 = or i1 %icmp_ln28_42, i1 %icmp_ln28_41" [pool.cc:28]   --->   Operation 55 'or' 'or_ln28_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.47ns)   --->   "%icmp_ln28_43 = icmp_ne  i8 %tmp_11, i8 255" [pool.cc:28]   --->   Operation 56 'icmp' 'icmp_ln28_43' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (2.40ns)   --->   "%icmp_ln28_44 = icmp_eq  i23 %trunc_ln28_20, i23 0" [pool.cc:28]   --->   Operation 57 'icmp' 'icmp_ln28_44' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%or_ln28_20 = or i1 %icmp_ln28_44, i1 %icmp_ln28_43" [pool.cc:28]   --->   Operation 58 'or' 'or_ln28_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%and_ln28_19 = and i1 %or_ln28_19, i1 %or_ln28_20" [pool.cc:28]   --->   Operation 59 'and' 'and_ln28_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/2] (5.09ns)   --->   "%tmp_12 = fcmp_ogt  i32 %value_10, i32 %pool_22" [pool.cc:28]   --->   Operation 60 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_20 = and i1 %and_ln28_19, i1 %tmp_12" [pool.cc:28]   --->   Operation 61 'and' 'and_ln28_20' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.79ns) (out node of the LUT)   --->   "%pool_24 = select i1 %and_ln28_20, i32 %value_10, i32 %pool_22" [pool.cc:28]   --->   Operation 62 'select' 'pool_24' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.09>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%value_11 = bitcast i32 %conv_to_pool_streams_6_read_2" [pool.cc:27]   --->   Operation 63 'bitcast' 'value_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (5.09ns)   --->   "%tmp_15 = fcmp_ogt  i32 %value_11, i32 %pool_24" [pool.cc:28]   --->   Operation 64 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [pool.cc:35]   --->   Operation 96 'ret' 'ret_ln35' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.86>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln28_7 = bitcast i32 %pool_24" [pool.cc:28]   --->   Operation 65 'bitcast' 'bitcast_ln28_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_7, i32 23, i32 30" [pool.cc:28]   --->   Operation 66 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln28_22 = trunc i32 %bitcast_ln28_7" [pool.cc:28]   --->   Operation 67 'trunc' 'trunc_ln28_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_22)   --->   "%or_ln28_21 = or i1 %icmp_ln28_46, i1 %icmp_ln28_45" [pool.cc:28]   --->   Operation 68 'or' 'or_ln28_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (1.47ns)   --->   "%icmp_ln28_47 = icmp_ne  i8 %tmp_14, i8 255" [pool.cc:28]   --->   Operation 69 'icmp' 'icmp_ln28_47' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (2.40ns)   --->   "%icmp_ln28_48 = icmp_eq  i23 %trunc_ln28_22, i23 0" [pool.cc:28]   --->   Operation 70 'icmp' 'icmp_ln28_48' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_22)   --->   "%or_ln28_22 = or i1 %icmp_ln28_48, i1 %icmp_ln28_47" [pool.cc:28]   --->   Operation 71 'or' 'or_ln28_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_22)   --->   "%and_ln28_21 = and i1 %or_ln28_21, i1 %or_ln28_22" [pool.cc:28]   --->   Operation 72 'and' 'and_ln28_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/2] (5.09ns)   --->   "%tmp_15 = fcmp_ogt  i32 %value_11, i32 %pool_24" [pool.cc:28]   --->   Operation 73 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_22 = and i1 %and_ln28_21, i1 %tmp_15" [pool.cc:28]   --->   Operation 74 'and' 'and_ln28_22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.79ns) (out node of the LUT)   --->   "%pool_26 = select i1 %and_ln28_22, i32 %value_11, i32 %pool_24" [pool.cc:28]   --->   Operation 75 'select' 'pool_26' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.09>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%value_12 = bitcast i32 %conv_to_pool_streams_6_read_3" [pool.cc:27]   --->   Operation 76 'bitcast' 'value_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [2/2] (5.09ns)   --->   "%tmp_18 = fcmp_ogt  i32 %value_12, i32 %pool_26" [pool.cc:28]   --->   Operation 77 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln28_8 = bitcast i32 %pool_26" [pool.cc:28]   --->   Operation 78 'bitcast' 'bitcast_ln28_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_8, i32 23, i32 30" [pool.cc:28]   --->   Operation 79 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln28_24 = trunc i32 %bitcast_ln28_8" [pool.cc:28]   --->   Operation 80 'trunc' 'trunc_ln28_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_24)   --->   "%or_ln28_23 = or i1 %icmp_ln28_50, i1 %icmp_ln28_49" [pool.cc:28]   --->   Operation 81 'or' 'or_ln28_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (1.47ns)   --->   "%icmp_ln28_51 = icmp_ne  i8 %tmp_17, i8 255" [pool.cc:28]   --->   Operation 82 'icmp' 'icmp_ln28_51' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (2.40ns)   --->   "%icmp_ln28_52 = icmp_eq  i23 %trunc_ln28_24, i23 0" [pool.cc:28]   --->   Operation 83 'icmp' 'icmp_ln28_52' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_24)   --->   "%or_ln28_24 = or i1 %icmp_ln28_52, i1 %icmp_ln28_51" [pool.cc:28]   --->   Operation 84 'or' 'or_ln28_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_24)   --->   "%and_ln28_23 = and i1 %or_ln28_23, i1 %or_ln28_24" [pool.cc:28]   --->   Operation 85 'and' 'and_ln28_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/2] (5.09ns)   --->   "%tmp_18 = fcmp_ogt  i32 %value_12, i32 %pool_26" [pool.cc:28]   --->   Operation 86 'fcmp' 'tmp_18' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_24 = and i1 %and_ln28_23, i1 %tmp_18" [pool.cc:28]   --->   Operation 87 'and' 'and_ln28_24' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.79ns) (out node of the LUT)   --->   "%pool_28 = select i1 %and_ln28_24, i32 %value_12, i32 %pool_26" [pool.cc:28]   --->   Operation 88 'select' 'pool_28' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pool_for_rows_pool_for_cols_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 90 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_0" [/home/ytq/codeField/undergraduate/CNN_Accelerator/Code/Vitis-HLS/Project/solution1/directives.tcl:13]   --->   Operation 91 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [pool.cc:12]   --->   Operation 92 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %pool_28" [pool.cc:32]   --->   Operation 93 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (3.65ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_6, i32 %bitcast_ln32" [pool.cc:32]   --->   Operation 94 'write' 'write_ln32' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body12" [pool.cc:18]   --->   Operation 95 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.13ns
The critical path consists of the following:
	fifo read operation ('conv_to_pool_streams_6_read', pool.cc:27) on port 'conv_to_pool_streams_6' (pool.cc:27) [18]  (3.65 ns)
	'icmp' operation ('icmp_ln28', pool.cc:28) [22]  (1.48 ns)

 <State 2>: 6.06ns
The critical path consists of the following:
	fifo read operation ('conv_to_pool_streams_6_read_1', pool.cc:27) on port 'conv_to_pool_streams_6' (pool.cc:27) [28]  (3.65 ns)
	'icmp' operation ('icmp_ln28_42', pool.cc:28) [36]  (2.41 ns)

 <State 3>: 6.07ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', pool.cc:28) [25]  (5.09 ns)
	'and' operation ('and_ln28', pool.cc:28) [26]  (0 ns)
	'select' operation ('pool', pool.cc:28) [27]  (0.978 ns)

 <State 4>: 6.06ns
The critical path consists of the following:
	fifo read operation ('conv_to_pool_streams_6_read_3', pool.cc:27) on port 'conv_to_pool_streams_6' (pool.cc:27) [62]  (3.65 ns)
	'icmp' operation ('icmp_ln28_50', pool.cc:28) [70]  (2.41 ns)

 <State 5>: 6.87ns
The critical path consists of the following:
	'fcmp' operation ('tmp_12', pool.cc:28) [42]  (5.09 ns)
	'and' operation ('and_ln28_20', pool.cc:28) [43]  (0.978 ns)
	'select' operation ('pool', pool.cc:28) [44]  (0.796 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 5.09ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', pool.cc:28) [59]  (5.09 ns)

 <State 8>: 6.87ns
The critical path consists of the following:
	'fcmp' operation ('tmp_15', pool.cc:28) [59]  (5.09 ns)
	'and' operation ('and_ln28_22', pool.cc:28) [60]  (0.978 ns)
	'select' operation ('pool', pool.cc:28) [61]  (0.796 ns)

 <State 9>: 5.09ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', pool.cc:28) [76]  (5.09 ns)

 <State 10>: 6.87ns
The critical path consists of the following:
	'fcmp' operation ('tmp_18', pool.cc:28) [76]  (5.09 ns)
	'and' operation ('and_ln28_24', pool.cc:28) [77]  (0.978 ns)
	'select' operation ('pool', pool.cc:28) [78]  (0.796 ns)

 <State 11>: 3.65ns
The critical path consists of the following:
	fifo write operation ('write_ln32', pool.cc:32) on port 'pool_to_flat_streams_6' (pool.cc:32) [80]  (3.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
