ncverilog: 11.10-s072: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	11.10-s072: Started on Apr 29, 2016 at 19:21:22 CST
ncverilog
	testbench.v
	square_root_finder_syn.v
	+define+GATE
	-v
	/home/m103/m103061604/EDA_hw2/tsmc18.v
	+access+r
Recompiling... reason: file './testbench.v' is newer than expected.
	expected: Fri Apr 29 19:11:32 2016
	actual:   Fri Apr 29 19:21:21 2016
file: testbench.v
	module worklib.testbench:v
		errors: 0, warnings: 0
		Caching library 'tsmc18' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Reading SDF file from location "../02_SYN/Netlist/square_root_finder_syn.sdf"
	Annotating SDF timing data:
		Compiled SDF file:     square_root_finder_syn.sdf.X
		Log file:              
		Backannotation scope:  testbench.square_root_finder1
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testbench:v <0x4983eb3f>
			streams:   3, words:  3191
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                 3553      40
		UDPs:                      96       1
		Primitives:              9709       8
		Timing outputs:          4943      22
		Registers:                 99       8
		Scalar wires:            5052       -
		Expanded wires:            16       1
		Always blocks:              1       1
		Initial blocks:             2       2
		Timing checks:            944     148
		Interconnect:            8769       -
		Delayed tcheck signals:   304     112
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.testbench:v
Loading snapshot worklib.testbench:v .................... Done
*Novas* Loading libsscore_ius111.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Novas FSDB Dumper for IUS, Release 2012.01, Linux, 01/13/2012
Copyright (C) 1996 - 2012 by SpringSoft, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The FSDB dumper support is still in beta stage for the simulator   *
*  version that you are running. For any abnormal behavior, please    *
*  contact SpringSoft support at support@springsoft.com for           *
*  assistance.                                                        *
***********************************************************************
*Novas* : Create FSDB file 'square_root_finder_syn.fsdb'
*Novas* : Begin traversing the scopes, layer (0).
*Novas* : End of traversing.

Warning!  Timing violation
           $hold( posedge SN:112 PS, posedge RN:98 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 8945
           Scope: testbench.square_root_finder1.up_reg_21_
            Time: 183 PS


Warning!  Timing violation
           $hold( posedge SN:132 PS, posedge RN:104 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 9014
           Scope: testbench.square_root_finder1.up_reg_20_
            Time: 209 PS


Warning!  Timing violation
           $hold( posedge SN:132 PS, posedge RN:104 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 9014
           Scope: testbench.square_root_finder1.up_reg_16_
            Time: 209 PS


Warning!  Timing violation
           $hold( posedge SN:132 PS, posedge RN:104 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 9014
           Scope: testbench.square_root_finder1.up_reg_17_
            Time: 209 PS


Warning!  Timing violation
           $hold( posedge SN:132 PS, posedge RN:104 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 9014
           Scope: testbench.square_root_finder1.up_reg_18_
            Time: 209 PS


Warning!  Timing violation
           $hold( posedge SN:132 PS, posedge RN:104 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 9014
           Scope: testbench.square_root_finder1.up_reg_19_
            Time: 209 PS


Warning!  Timing violation
           $hold( posedge SN:132 PS, posedge RN:104 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 9014
           Scope: testbench.square_root_finder1.up_reg_12_
            Time: 209 PS


Warning!  Timing violation
           $hold( posedge SN:132 PS, posedge RN:104 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 9014
           Scope: testbench.square_root_finder1.up_reg_13_
            Time: 209 PS


Warning!  Timing violation
           $hold( posedge SN:132 PS, posedge RN:104 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 9014
           Scope: testbench.square_root_finder1.up_reg_14_
            Time: 209 PS


Warning!  Timing violation
           $hold( posedge SN:132 PS, posedge RN:104 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 9014
           Scope: testbench.square_root_finder1.up_reg_15_
            Time: 209 PS


Warning!  Timing violation
           $hold( posedge SN:132 PS, posedge RN:104 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 9014
           Scope: testbench.square_root_finder1.up_reg_7_
            Time: 209 PS


Warning!  Timing violation
           $hold( posedge SN:132 PS, posedge RN:104 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 9014
           Scope: testbench.square_root_finder1.up_reg_8_
            Time: 209 PS


Warning!  Timing violation
           $hold( posedge SN:132 PS, posedge RN:104 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 9014
           Scope: testbench.square_root_finder1.up_reg_9_
            Time: 209 PS


Warning!  Timing violation
           $hold( posedge SN:132 PS, posedge RN:104 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 9014
           Scope: testbench.square_root_finder1.up_reg_10_
            Time: 209 PS


Warning!  Timing violation
           $hold( posedge SN:132 PS, posedge RN:104 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 9014
           Scope: testbench.square_root_finder1.up_reg_11_
            Time: 209 PS


Warning!  Timing violation
           $hold( posedge SN:132 PS, posedge RN:104 PS,  1.000 : 1 NS );
            File: /home/m103/m103061604/EDA_hw2/tsmc18.v, line = 9014
           Scope: testbench.square_root_finder1.up_reg_6_
            Time: 209 PS

Simulation complete via $finish(1) at time 4970 NS + 0
./testbench.v:28     #1500 $finish;
ncsim> exit
TOOL:	ncverilog	11.10-s072: Exiting on Apr 29, 2016 at 19:21:57 CST  (total: 00:00:35)
