NAND2
*******************************************************************************
**            MyChip Station LayNet Pro 2017 
**            Copyright(c) 1992-2017 MyCAD, Inc. 
**            TIME = 12:35:39  DATE = 04/28/20 
*******************************************************************************
*'NAND2' LAYOUT CELL
*.GLOBAL IN1 OUT0 GND:G VDD:P IN0
M1          OUT0     IN1     VDD     VDD       PMOS W=2.4U L=0.4U AS=3.36P PS=2.8U AD=4.56P PD=6.2U
M2          OUT0     IN0     VDD     VDD       PMOS W=2.4U L=0.4U AS=3.36P PS=2.8U AD=4.56P PD=6.2U
*---------------------------------------------------
*	# OF MOSEF PMOS       : 2
*---------------------------------------------------
*
M3          OUT0     IN1       7     GND       NMOS W=2.4U L=0.4U AS=4.32P PS=6U AD=3.36P PD=2.8U
M4           GND     IN0       7     GND       NMOS W=2.4U L=0.4U AS=4.32P PS=6U AD=3.36P PD=2.8U
*---------------------------------------------------
*	# OF MOSEF NMOS       : 2
*---------------------------------------------------
*
C1          OUT0     IN1 0.0001772P $[C]
*---------------------------------------------------
*	# OF CAPACITOR C          : 1
*---------------------------------------------------
*
