INFO: [v++ 60-1548] Creating build summary session with primary output /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/vadd.hlscompile_summary, at Sat Jun 15 03:34:25 2024
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd -config /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg -cmdlineconfig /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jun 15 03:34:26 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'tls' on host 'tls-Legion-5-15ACH6H' (Linux_x86_64 version 6.5.0-35-generic) on Sat Jun 15 03:34:27 WEST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd'
INFO: [HLS 200-2005] Using work_dir /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=vadd.cpp' from /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file '/home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-g' from /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg(18)
INFO: [HLS 200-1465] Applying ini 'syn.top=vadd' from /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg(6)
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg(5)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-1465] Applying ini 'clock=6.667ns' from /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-1465] Applying ini 'package.ip.name=vadd' from /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'syn.dataflow.strict_mode=warning' from /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'syn.debug.enable=1' from /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'syn.interface.m_axi_addr64=1' from /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying ini 'syn.interface.m_axi_auto_max_ports=0' from /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying ini 'syn.interface.m_axi_conservative_mode=1' from /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'syn.rtl.deadlock_detection=sim' from /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying ini 'syn.rtl.kernel_profile=1' from /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/hls_config.cfg(15)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.92 seconds. CPU system time: 0.45 seconds. Elapsed time: 3.19 seconds; current allocated memory: 351.387 MB.
INFO: [HLS 200-10] Analyzing design file 'vadd.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.28 seconds. CPU system time: 0.51 seconds. Elapsed time: 0.81 seconds; current allocated memory: 353.160 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 200-1995] There were 20 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 30 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 33 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 39 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 41 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_3_1> at vadd.cpp:3:25 
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_3_1'(vadd.cpp:3:25) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (vadd.cpp:3:25)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.81 seconds. CPU system time: 0.6 seconds. Elapsed time: 6.98 seconds; current allocated memory: 355.105 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 355.105 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 355.227 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 355.227 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 376.691 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 376.691 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'vadd' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'vadd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_3_1'.
WARNING: [HLS 200-885] The II Violation in module 'vadd' (loop 'VITIS_LOOP_3_1'): Unable to schedule bus request operation ('gmem_load_1_req', vadd.cpp:4) on port 'gmem' (vadd.cpp:4) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 144, loop 'VITIS_LOOP_3_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 376.691 MB.
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_3_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 376.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'vadd' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'vadd/size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'vadd' to 's_axilite & ap_ctrl_chain'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'vadd' pipeline 'VITIS_LOOP_3_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'in1', 'in2', 'out_r', 'size' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'vadd'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 376.691 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 376.691 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 379.285 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for vadd.
INFO: [VLOG 209-307] Generating Verilog RTL for vadd.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Jun 15 03:34:40 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/hls_data.json outdir=/home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/impl/ip srcdir=/home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/impl/ip/misc
INFO: Copied 4 verilog file(s) to /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/impl/ip/hdl/verilog
INFO: Copied 4 vhdl file(s) to /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/impl/ip/drivers
INFO: Import ports from HDL: /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/impl/ip/hdl/vhdl/vadd.vhd (vadd)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add data interface event_done
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add interrupt interface interrupt
INFO: Add data interface event_start
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/impl/ip/component.xml
Generating XO file: vadd.xo in directory /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/..
Running: package_xo -xo_path /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/../vadd.xo -kernel_xml /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/kernel.xml -kernel_name vadd -ip_directory /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/impl/ip -kernel_files /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/../../vadd.cpp -hls_directory /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/impl/misc/hls_files -kernel_json /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/hls_data.json
INFO: Created IP archive /home/tls/Dev/wonderland/AmdVitisProjects/XrtExploration/zynq_xrt_exploration_vadd/vadd/hls/impl/ip/xilinx_com_hls_vadd_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 03:34:49 2024...
INFO: [HLS 200-802] Generated output file vadd/vadd.xo
INFO: [HLS 200-112] Total CPU user time: 17.61 seconds. Total CPU system time: 2.4 seconds. Total elapsed time: 26.61 seconds; peak allocated memory: 384.188 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 30s
