{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575409738253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575409738263 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 15:48:58 2019 " "Processing started: Tue Dec 03 15:48:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575409738263 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575409738263 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bt -c bt " "Command: quartus_map --read_settings_files=on --write_settings_files=off bt -c bt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575409738263 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575409740168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575409740168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bt-behavior " "Found design unit 1: bt-behavior" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409757753 ""} { "Info" "ISGN_ENTITY_NAME" "1 bt " "Found entity 1: bt" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409757753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575409757753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matriz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 matriz-behavior " "Found design unit 1: matriz-behavior" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409757767 ""} { "Info" "ISGN_ENTITY_NAME" "1 matriz " "Found entity 1: matriz" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409757767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575409757767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_sampler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_sampler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_sampler-behavior " "Found design unit 1: rx_sampler-behavior" {  } { { "rx_sampler.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/rx_sampler.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409757781 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_sampler " "Found entity 1: rx_sampler" {  } { { "rx_sampler.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/rx_sampler.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409757781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575409757781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrategenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baudrategenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudRateGenerator-behavior " "Found design unit 1: baudRateGenerator-behavior" {  } { { "baudRateGenerator.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/baudRateGenerator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409757797 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudRateGenerator " "Found entity 1: baudRateGenerator" {  } { { "baudRateGenerator.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/baudRateGenerator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575409757797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575409757797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bt " "Elaborating entity \"bt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575409757906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_done bt.vhd(14) " "Verilog HDL or VHDL warning at bt.vhd(14): object \"rx_done\" assigned a value but never read" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575409757908 "|bt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "baudRateGenerator baudRateGenerator:u1 A:behavior " "Elaborating entity \"baudRateGenerator\" using architecture \"A:behavior\" for hierarchy \"baudRateGenerator:u1\"" {  } { { "bt.vhd" "u1" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575409757911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rx_sampler rx_sampler:u2 A:behavior " "Elaborating entity \"rx_sampler\" using architecture \"A:behavior\" for hierarchy \"rx_sampler:u2\"" {  } { { "bt.vhd" "u2" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575409757917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "matriz matriz:u3 A:behavior " "Elaborating entity \"matriz\" using architecture \"A:behavior\" for hierarchy \"matriz:u3\"" {  } { { "bt.vhd" "u3" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575409757923 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(83) " "VHDL Process Statement warning at matriz.vhd(83): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757928 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(84) " "VHDL Process Statement warning at matriz.vhd(84): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757928 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(85) " "VHDL Process Statement warning at matriz.vhd(85): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757928 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(86) " "VHDL Process Statement warning at matriz.vhd(86): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757928 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(87) " "VHDL Process Statement warning at matriz.vhd(87): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757928 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(88) " "VHDL Process Statement warning at matriz.vhd(88): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757929 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(89) " "VHDL Process Statement warning at matriz.vhd(89): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757929 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data matriz.vhd(90) " "VHDL Process Statement warning at matriz.vhd(90): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757929 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L0 matriz.vhd(147) " "VHDL Process Statement warning at matriz.vhd(147): signal \"L0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757929 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L1 matriz.vhd(149) " "VHDL Process Statement warning at matriz.vhd(149): signal \"L1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757929 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L2 matriz.vhd(151) " "VHDL Process Statement warning at matriz.vhd(151): signal \"L2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757929 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L3 matriz.vhd(153) " "VHDL Process Statement warning at matriz.vhd(153): signal \"L3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757929 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L4 matriz.vhd(155) " "VHDL Process Statement warning at matriz.vhd(155): signal \"L4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757929 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L5 matriz.vhd(157) " "VHDL Process Statement warning at matriz.vhd(157): signal \"L5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757929 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L6 matriz.vhd(159) " "VHDL Process Statement warning at matriz.vhd(159): signal \"L6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757929 "|bt|matriz:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L7 matriz.vhd(161) " "VHDL Process Statement warning at matriz.vhd(161): signal \"L7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "matriz.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/matriz.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575409757929 "|bt|matriz:u3"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[0\] " "Inserted always-enabled tri-state buffer between \"din\[0\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409759525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[1\] " "Inserted always-enabled tri-state buffer between \"din\[1\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409759525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[2\] " "Inserted always-enabled tri-state buffer between \"din\[2\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409759525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[3\] " "Inserted always-enabled tri-state buffer between \"din\[3\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409759525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[4\] " "Inserted always-enabled tri-state buffer between \"din\[4\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409759525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[5\] " "Inserted always-enabled tri-state buffer between \"din\[5\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409759525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[6\] " "Inserted always-enabled tri-state buffer between \"din\[6\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409759525 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "din\[7\] " "Inserted always-enabled tri-state buffer between \"din\[7\]\" and its non-tri-state driver." {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1575409759525 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1575409759525 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[0\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409759527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[1\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409759527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[2\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409759527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[3\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409759527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[4\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409759527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[5\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409759527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[6\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409759527 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "din\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"din\[7\]\" is moved to its source" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1575409759527 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1575409759527 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "din\[0\]~synth " "Node \"din\[0\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409759756 ""} { "Warning" "WMLS_MLS_NODE_NAME" "din\[1\]~synth " "Node \"din\[1\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409759756 ""} { "Warning" "WMLS_MLS_NODE_NAME" "din\[2\]~synth " "Node \"din\[2\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409759756 ""} { "Warning" "WMLS_MLS_NODE_NAME" "din\[3\]~synth " "Node \"din\[3\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409759756 ""} { "Warning" "WMLS_MLS_NODE_NAME" "din\[4\]~synth " "Node \"din\[4\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409759756 ""} { "Warning" "WMLS_MLS_NODE_NAME" "din\[5\]~synth " "Node \"din\[5\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409759756 ""} { "Warning" "WMLS_MLS_NODE_NAME" "din\[6\]~synth " "Node \"din\[6\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409759756 ""} { "Warning" "WMLS_MLS_NODE_NAME" "din\[7\]~synth " "Node \"din\[7\]~synth\"" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1575409759756 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1575409759756 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledsmatriz\[15\] GND " "Pin \"ledsmatriz\[15\]\" is stuck at GND" {  } { { "bt.vhd" "" { Text "C:/Users/PaolaElizabeth/Desktop/ProyectoFinal_VLSI/VLSI-Project/ProyectoFinal_VLSI/bt.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1575409759756 "|bt|ledsmatriz[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1575409759756 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575409759868 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575409762102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575409762102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "478 " "Implemented 478 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575409762272 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575409762272 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1575409762272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "452 " "Implemented 452 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575409762272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575409762272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575409762309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 15:49:22 2019 " "Processing ended: Tue Dec 03 15:49:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575409762309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575409762309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575409762309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575409762309 ""}
