# Technical Reference Manual - Index

This document provides a top-level index for the converted technical manual.

* [1  Introduction (Page 2)](./0001_p0002_1_introduction.md)
* [2  Acronyms (Page 2)](./0002_p0002_2_acronyms.md)
* [3  i.MX 93 power architecture (Page 4)](./0003_p0004_3_i.mx_93_power_architecture.md)
* [4  i.MX 93 power overview (Page 5)](./0004_p0005_4_i.mx_93_power_overview.md)
  * [4.1  i.MX 93 power domains overview (Page 5)](./0005_p0005_4.1_i.mx_93_power_domains_overview.md)
  * [4.2  i.MX 93 power mode overview (Page 6)](./0006_p0006_4.2_i.mx_93_power_mode_overview.md)
    * [4.2.1  Low-power modes (Page 7)](./0007_p0007_4.2.1_low-power_modes.md)
* [5  i.MX 93 processor power measurement (Page 8)](./0008_p0008_5_i.mx_93_processor_power_measurement.md)
  * [5.1  Hardware and software requirements (Page 8)](./0009_p0008_5.1_hardware_and_software_requirements.md)
  * [5.2  Build the i.MX Yocto Project (Page 8)](./0010_p0008_5.2_build_the_i.mx_yocto_project.md)
  * [5.3  Power consumption measurement (Page 9)](./0011_p0009_5.3_power_consumption_measurement.md)
* [6  Use cases and measurement results (Page 9)](./0012_p0009_6_use_cases_and_measurement_results.md)
  * [6.1  Core benchmark use cases (Page 11)](./0013_p0011_6.1_core_benchmark_use_cases.md)
    * [6.1.1  Dhrystone (Page 11)](./0014_p0011_6.1.1_dhrystone.md)
    * [6.1.2  CoreMark (Page 12)](./0015_p0012_6.1.2_coremark.md)
  * [6.2  Memory use cases (Page 13)](./0016_p0013_6.2_memory_use_cases.md)
    * [6.2.1  memset (Page 13)](./0017_p0013_6.2.1_memset.md)
    * [6.2.2  memcpy (Page 14)](./0018_p0014_6.2.2_memcpy.md)
    * [6.2.3  Stream (Page 15)](./0019_p0015_6.2.3_stream.md)
  * [6.3  Audio/video playback use cases (Page 16)](./0020_p0016_6.3_audiovideo_playback_use_cases.md)
    * [6.3.1  Audio playback \(gplay\) (Page 16)](./0021_p0016_6.3.1_audio_playback_gplay.md)
    * [6.3.2  Audio low-bus playback \(gplay\) (Page 17)](./0022_p0017_6.3.2_audio_low-bus_playback_gplay.md)
    * [6.3.3  Video playback local \(gplay\) (Page 18)](./0023_p0018_6.3.3_video_playback_local_gplay.md)
    * [6.3.4  Video playback streaming \(gplay\) (Page 19)](./0024_p0019_6.3.4_video_playback_streaming_gplay.md)
  * [6.4  Graphic use case (Page 20)](./0025_p0020_6.4_graphic_use_case.md)
  * [6.5  Machine learning use cases (Page 21)](./0026_p0021_6.5_machine_learning_use_cases.md)
    * [6.5.1  eIQ benchmark (Page 21)](./0027_p0021_6.5.1_eiq_benchmark.md)
    * [6.5.2  Machine vision (Page 22)](./0028_p0022_6.5.2_machine_vision.md)
  * [6.6  Storage use cases (Page 23)](./0029_p0023_6.6_storage_use_cases.md)
    * [6.6.1  DD_WRITE_eMMC (Page 23)](./0030_p0023_6.6.1_dd_write_emmc.md)
    * [6.6.2  DD_READ_eMMC (Page 24)](./0031_p0024_6.6.2_dd_read_emmc.md)
    * [6.6.3  DD_WRITE_SD (Page 25)](./0032_p0025_6.6.3_dd_write_sd.md)
    * [6.6.4  DD_READ_SD (Page 26)](./0033_p0026_6.6.4_dd_read_sd.md)
  * [6.7  Low-power mode use cases (Page 27)](./0034_p0027_6.7_low-power_mode_use_cases.md)
    * [6.7.1  System Idle with display in OD mode with DDRC auto clock gating (Page 27)](./0035_p0027_6.7.1_system_idle_with_display_in_od_mode_with_ddrc_auto_clock_gating.md)
    * [6.7.2  System Idle with display in ND mode (Page 28)](./0036_p0028_6.7.2_system_idle_with_display_in_nd_mode.md)
    * [6.7.3  System Idle with display in LD mode \(DDR to half speed\) (Page 29)](./0037_p0029_6.7.3_system_idle_with_display_in_ld_mode_ddr_to_half_speed.md)
    * [6.7.4  System Idle with display in LD mode \(DDR to lowest speed with SWFFC\) (Page 30)](./0038_p0030_6.7.4_system_idle_with_display_in_ld_mode_ddr_to_lowest_speed_with_swffc.md)
    * [6.7.5  System Idle without display in OD mode with DDRC auto clock gating (Page 30)](./0039_p0030_6.7.5_system_idle_without_display_in_od_mode_with_ddrc_auto_clock_gating.md)
    * [6.7.6  System Idle without display in ND mode with DDRC auto clock gating (Page 31)](./0040_p0031_6.7.6_system_idle_without_display_in_nd_mode_with_ddrc_auto_clock_gating.md)
    * [6.7.7  System Idle without display in LD mode with DDRC auto clock gating \(DDR to half speed\) (Page 32)](./0041_p0032_6.7.7_system_idle_without_display_in_ld_mode_with_ddrc_auto_clock_gating_ddr_to_half_speed.md)
    * [6.7.8  System Idle without display in LD mode with DDRC auto clock gating \(DDR to lowest speed with SWFFC\) (Page 33)](./0042_p0033_6.7.8_system_idle_without_display_in_ld_mode_with_ddrc_auto_clock_gating_ddr_to_lowest_speed_with_sw.md)
    * [6.7.9  System in DSM (Page 34)](./0043_p0034_6.7.9_system_in_dsm.md)
    * [6.7.10  Battery (Page 35)](./0044_p0035_6.7.10_battery.md)
  * [6.8  Stress test use cases (Page 36)](./0045_p0036_6.8_stress_test_use_cases.md)
    * [6.8.1  2 x CA55 Dhrystone + PXP + CM33 CoreMark + NPU (Page 36)](./0046_p0036_6.8.1_2_x_ca55_dhrystone__pxp__cm33_coremark__npu.md)
    * [6.8.2  2 x CA55 Stream + PXP + CM33 CoreMark + NPU (Page 37)](./0047_p0037_6.8.2_2_x_ca55_stream__pxp__cm33_coremark__npu.md)
  * [6.9  Product use cases (Page 38)](./0048_p0038_6.9_product_use_cases.md)
    * [6.9.1  Linux Suspend + CM33 CoreMark \(TCM\) (Page 38)](./0049_p0038_6.9.1_linux_suspend__cm33_coremark_tcm.md)
    * [6.9.2  Linux Suspend + CM33 in wait for interrupt (Page 39)](./0050_p0039_6.9.2_linux_suspend__cm33_in_wait_for_interrupt.md)
    * [6.9.3  Linux Suspend + CM33 FlexCAN transaction (Page 40)](./0051_p0040_6.9.3_linux_suspend__cm33_flexcan_transaction.md)
    * [6.9.4  Smart doorbell (Page 41)](./0052_p0041_6.9.4_smart_doorbell.md)
* [7  Reducing power consumption (Page 42)](./0053_p0042_7_reducing_power_consumption.md)
  * [7.1  Run fast and idle (Page 43)](./0054_p0043_7.1_run_fast_and_idle.md)
  * [7.2  Clock gating (Page 43)](./0055_p0043_7.2_clock_gating.md)
  * [7.3  DDRC auto clock gating (Page 44)](./0056_p0044_7.3_ddrc_auto_clock_gating.md)
  * [7.4  PLL reduction (Page 44)](./0057_p0044_7.4_pll_reduction.md)
  * [7.5  Core VFS and system bus scaling (Page 44)](./0058_p0044_7.5_core_vfs_and_system_bus_scaling.md)
  * [7.6  Lower DDR frequencies (Page 44)](./0059_p0044_7.6_lower_ddr_frequencies.md)
  * [7.7  DDR interface optimization (Page 44)](./0060_p0044_7.7_ddr_interface_optimization.md)
  * [7.8  Power gating of PHYs (Page 45)](./0061_p0045_7.8_power_gating_of_phys.md)
  * [7.9  Distribution of workloads (Page 45)](./0062_p0045_7.9_distribution_of_workloads.md)
  * [7.10  Use OCRAM to minimize DDR access (Page 45)](./0063_p0045_7.10_use_ocram_to_minimize_ddr_access.md)
  * [7.11  Thermal management to reduce leakage (Page 45)](./0064_p0045_7.11_thermal_management_to_reduce_leakage.md)
  * [7.12  Nominal drive mode (Page 45)](./0065_p0045_7.12_nominal_drive_mode.md)
* [8  Important commands (Page 45)](./0066_p0045_8_important_commands.md)
* [9  Note about the source code in the document (Page 48)](./0067_p0048_9_note_about_the_source_code_in_the_document.md)
* [10  Revision history (Page 49)](./0068_p0049_10_revision_history.md)
* [Legal information (Page 50)](./0069_p0050_legal_information.md)
* [Contents (Page 52)](./0070_p0052_contents.md)
