;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @0
	DJN -1, @0
	ADD -77, @760
	DJN -1, @0
	SUB @121, @150
	SUB @0, @2
	SUB 21, 103
	JMZ 6, <-1
	JMZ 6, <-1
	DJN -1, @0
	SUB <0, @0
	SUB #72, @200
	SUB 210, 30
	SUB #72, @200
	SUB -7, <-420
	SUB 21, 103
	SUB #-17, @12
	SUB -7, <-420
	SUB -7, <-420
	ADD 270, 0
	SUB @0, @2
	JMZ <127, 100
	SUB @0, @2
	ADD 210, 60
	SUB @0, @2
	ADD 210, 60
	ADD #77, @710
	SUB @121, @150
	ADD 21, -103
	SUB @127, 100
	DJN -1, @0
	SUB 0, @42
	ADD 21, -103
	SUB @127, 100
	SPL 0, <-22
	SLT 521, 100
	SLT 521, 100
	SUB @827, 108
	SUB 12, @-15
	SLT 125, <100
	SUB -7, <-420
	SUB @-17, @702
	SPL 0, <-22
	SPL 0, <-22
	SPL <-127, 100
	ADD -77, @760
	MOV -7, <-20
	MOV -1, <-20
