{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494225660128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494225660128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 12:10:59 2017 " "Processing started: Mon May 08 12:10:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494225660128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225660128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DownSampler -c DownSampler " "Command: quartus_map --read_settings_files=on --write_settings_files=off DownSampler -c DownSampler" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225660128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494225660678 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494225660678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/Work/FPGA/Processor-Design/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673091 ""} { "Info" "ISGN_ENTITY_NAME" "2 testALU " "Found entity 2: testALU" {  } { { "ALU.v" "" { Text "F:/Work/FPGA/Processor-Design/ALU.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.v 2 2 " "Found 2 design units, including 2 entities, in source file dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM " "Found entity 1: DRAM" {  } { { "DRAM.v" "" { Text "F:/Work/FPGA/Processor-Design/DRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673093 ""} { "Info" "ISGN_ENTITY_NAME" "2 testDRAM " "Found entity 2: testDRAM" {  } { { "DRAM.v" "" { Text "F:/Work/FPGA/Processor-Design/DRAM.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 7 7 " "Found 7 design units, including 7 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673135 ""} { "Info" "ISGN_ENTITY_NAME" "2 Transmitter " "Found entity 2: Transmitter" {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673135 ""} { "Info" "ISGN_ENTITY_NAME" "3 testTransmitter " "Found entity 3: testTransmitter" {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673135 ""} { "Info" "ISGN_ENTITY_NAME" "4 Receiver " "Found entity 4: Receiver" {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673135 ""} { "Info" "ISGN_ENTITY_NAME" "5 testReceiver " "Found entity 5: testReceiver" {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673135 ""} { "Info" "ISGN_ENTITY_NAME" "6 BaudSync " "Found entity 6: BaudSync" {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673135 ""} { "Info" "ISGN_ENTITY_NAME" "7 testBaudSync " "Found entity 7: testBaudSync" {  } { { "UART.v" "" { Text "F:/Work/FPGA/Processor-Design/UART.v" 395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 2 2 " "Found 2 design units, including 2 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER " "Found entity 1: REGISTER" {  } { { "REGISTER.v" "" { Text "F:/Work/FPGA/Processor-Design/REGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673167 ""} { "Info" "ISGN_ENTITY_NAME" "2 testREGISTER " "Found entity 2: testREGISTER" {  } { { "REGISTER.v" "" { Text "F:/Work/FPGA/Processor-Design/REGISTER.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iregister.v 2 2 " "Found 2 design units, including 2 entities, in source file iregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 IREGISTER " "Found entity 1: IREGISTER" {  } { { "IREGISTER.v" "" { Text "F:/Work/FPGA/Processor-Design/IREGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673171 ""} { "Info" "ISGN_ENTITY_NAME" "2 testIREGISTER " "Found entity 2: testIREGISTER" {  } { { "IREGISTER.v" "" { Text "F:/Work/FPGA/Processor-Design/IREGISTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 2 2 " "Found 2 design units, including 2 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROLUNIT " "Found entity 1: CONTROLUNIT" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673173 ""} { "Info" "ISGN_ENTITY_NAME" "2 testCONTROLUNIT " "Found entity 2: testCONTROLUNIT" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 391 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busbmux.v 1 1 " "Found 1 design units, including 1 entities, in source file busbmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUSBMUX " "Found entity 1: BUSBMUX" {  } { { "BUSBMUX.v" "" { Text "F:/Work/FPGA/Processor-Design/BUSBMUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.v 2 2 " "Found 2 design units, including 2 entities, in source file instructionregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTIONREGISTER " "Found entity 1: INSTRUCTIONREGISTER" {  } { { "INSTRUCTIONREGISTER.v" "" { Text "F:/Work/FPGA/Processor-Design/INSTRUCTIONREGISTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673192 ""} { "Info" "ISGN_ENTITY_NAME" "2 testINSREGISTER " "Found entity 2: testINSREGISTER" {  } { { "INSTRUCTIONREGISTER.v" "" { Text "F:/Work/FPGA/Processor-Design/INSTRUCTIONREGISTER.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673192 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc PROCESSOR.v(14) " "Verilog HDL Declaration information at PROCESSOR.v(14): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "PROCESSOR.v" "" { Text "F:/Work/FPGA/Processor-Design/PROCESSOR.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494225673205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir PROCESSOR.v(13) " "Verilog HDL Declaration information at PROCESSOR.v(13): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "PROCESSOR.v" "" { Text "F:/Work/FPGA/Processor-Design/PROCESSOR.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494225673205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 PROCESSOR.v(14) " "Verilog HDL Declaration information at PROCESSOR.v(14): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "PROCESSOR.v" "" { Text "F:/Work/FPGA/Processor-Design/PROCESSOR.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494225673205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 PROCESSOR.v(14) " "Verilog HDL Declaration information at PROCESSOR.v(14): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "PROCESSOR.v" "" { Text "F:/Work/FPGA/Processor-Design/PROCESSOR.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494225673205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TR tr PROCESSOR.v(14) " "Verilog HDL Declaration information at PROCESSOR.v(14): object \"TR\" differs only in case from object \"tr\" in the same scope" {  } { { "PROCESSOR.v" "" { Text "F:/Work/FPGA/Processor-Design/PROCESSOR.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494225673206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R r PROCESSOR.v(14) " "Verilog HDL Declaration information at PROCESSOR.v(14): object \"R\" differs only in case from object \"r\" in the same scope" {  } { { "PROCESSOR.v" "" { Text "F:/Work/FPGA/Processor-Design/PROCESSOR.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494225673206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AC ac PROCESSOR.v(14) " "Verilog HDL Declaration information at PROCESSOR.v(14): object \"AC\" differs only in case from object \"ac\" in the same scope" {  } { { "PROCESSOR.v" "" { Text "F:/Work/FPGA/Processor-Design/PROCESSOR.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1494225673206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESSOR " "Found entity 1: PROCESSOR" {  } { { "PROCESSOR.v" "" { Text "F:/Work/FPGA/Processor-Design/PROCESSOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494225673206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CONTROLUNIT " "Elaborating entity \"CONTROLUNIT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494225673433 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CONTROLUNIT.v(68) " "Verilog HDL Case Statement warning at CONTROLUNIT.v(68): incomplete case statement has no default case item" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 68 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1494225673435 "|CONTROLUNIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FLAGS CONTROLUNIT.v(67) " "Verilog HDL Always Construct warning at CONTROLUNIT.v(67): inferring latch(es) for variable \"FLAGS\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494225673436 "|CONTROLUNIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FLAGB CONTROLUNIT.v(67) " "Verilog HDL Always Construct warning at CONTROLUNIT.v(67): inferring latch(es) for variable \"FLAGB\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494225673436 "|CONTROLUNIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU CONTROLUNIT.v(67) " "Verilog HDL Always Construct warning at CONTROLUNIT.v(67): inferring latch(es) for variable \"ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494225673436 "|CONTROLUNIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FLAGC CONTROLUNIT.v(67) " "Verilog HDL Always Construct warning at CONTROLUNIT.v(67): inferring latch(es) for variable \"FLAGC\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494225673436 "|CONTROLUNIT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NEXT_STAGE CONTROLUNIT.v(67) " "Verilog HDL Always Construct warning at CONTROLUNIT.v(67): inferring latch(es) for variable \"NEXT_STAGE\", which holds its previous value in one or more paths through the always construct" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494225673436 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STAGE\[0\] CONTROLUNIT.v(67) " "Inferred latch for \"NEXT_STAGE\[0\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673437 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STAGE\[1\] CONTROLUNIT.v(67) " "Inferred latch for \"NEXT_STAGE\[1\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673437 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STAGE\[2\] CONTROLUNIT.v(67) " "Inferred latch for \"NEXT_STAGE\[2\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673437 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STAGE\[3\] CONTROLUNIT.v(67) " "Inferred latch for \"NEXT_STAGE\[3\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673437 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STAGE\[4\] CONTROLUNIT.v(67) " "Inferred latch for \"NEXT_STAGE\[4\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673437 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STAGE\[5\] CONTROLUNIT.v(67) " "Inferred latch for \"NEXT_STAGE\[5\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGC\[0\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGC\[0\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGC\[1\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGC\[1\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGC\[2\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGC\[2\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGC\[3\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGC\[3\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGC\[4\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGC\[4\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGC\[5\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGC\[5\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGC\[6\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGC\[6\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGC\[7\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGC\[7\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU\[0\] CONTROLUNIT.v(67) " "Inferred latch for \"ALU\[0\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU\[1\] CONTROLUNIT.v(67) " "Inferred latch for \"ALU\[1\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU\[2\] CONTROLUNIT.v(67) " "Inferred latch for \"ALU\[2\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGB\[0\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGB\[0\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGB\[1\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGB\[1\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGB\[2\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGB\[2\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGS\[0\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGS\[0\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGS\[1\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGS\[1\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGS\[2\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGS\[2\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGS\[3\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGS\[3\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673438 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGS\[4\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGS\[4\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673439 "|CONTROLUNIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAGS\[5\] CONTROLUNIT.v(67) " "Inferred latch for \"FLAGS\[5\]\" at CONTROLUNIT.v(67)" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225673439 "|CONTROLUNIT"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGS\[0\]\$latch " "Latch FLAGS\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[5\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[5\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674090 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGS\[1\]\$latch " "Latch FLAGS\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[0\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674090 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGS\[2\]\$latch " "Latch FLAGS\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[0\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674090 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGS\[3\]\$latch " "Latch FLAGS\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[0\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674090 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGS\[4\]\$latch " "Latch FLAGS\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[0\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674090 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGS\[5\]\$latch " "Latch FLAGS\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[1\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[1\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674090 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGB\[0\]\$latch " "Latch FLAGB\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[5\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[5\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674091 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGB\[1\]\$latch " "Latch FLAGB\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[5\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[5\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674091 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGB\[2\]\$latch " "Latch FLAGB\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[5\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[5\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674091 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU\[0\]\$latch " "Latch ALU\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[3\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[3\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674091 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU\[1\]\$latch " "Latch ALU\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[5\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[5\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674091 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU\[2\]\$latch " "Latch ALU\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[1\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[1\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674091 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGC\[0\]\$latch " "Latch FLAGC\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[2\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[2\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674091 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGC\[1\]\$latch " "Latch FLAGC\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[5\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[5\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674091 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGC\[2\]\$latch " "Latch FLAGC\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[0\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674091 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGC\[3\]\$latch " "Latch FLAGC\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[0\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674091 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGC\[4\]\$latch " "Latch FLAGC\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[0\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674091 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGC\[5\]\$latch " "Latch FLAGC\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[0\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674092 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGC\[6\]\$latch " "Latch FLAGC\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[0\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674092 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "FLAGC\[7\]\$latch " "Latch FLAGC\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[0\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674092 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NEXT_STAGE\[0\] " "Latch NEXT_STAGE\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[3\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[3\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674092 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NEXT_STAGE\[1\] " "Latch NEXT_STAGE\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[0\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674092 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NEXT_STAGE\[4\] " "Latch NEXT_STAGE\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[0\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674092 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NEXT_STAGE\[3\] " "Latch NEXT_STAGE\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[0\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674092 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NEXT_STAGE\[5\] " "Latch NEXT_STAGE\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[0\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[0\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674092 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NEXT_STAGE\[2\] " "Latch NEXT_STAGE\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PRESENT_STAGE\[3\] " "Ports D and ENA on the latch are fed by the same signal PRESENT_STAGE\[3\]" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494225674093 ""}  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494225674093 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1494225674239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Work/FPGA/Processor-Design/output_files/DownSampler.map.smsg " "Generated suppressed messages file F:/Work/FPGA/Processor-Design/output_files/DownSampler.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225675249 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494225675587 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494225675587 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[6\] " "No output dependent on input pin \"IR\[6\]\"" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494225677423 "|CONTROLUNIT|IR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR\[7\] " "No output dependent on input pin \"IR\[7\]\"" {  } { { "CONTROLUNIT.v" "" { Text "F:/Work/FPGA/Processor-Design/CONTROLUNIT.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494225677423 "|CONTROLUNIT|IR[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1494225677423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494225677424 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494225677424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494225677424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494225677424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "597 " "Peak virtual memory: 597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494225677465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 08 12:11:17 2017 " "Processing ended: Mon May 08 12:11:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494225677465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494225677465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494225677465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494225677465 ""}
