

================================================================
== Vitis HLS Report for 'xfccmkernel_17_1080_1920_21_1_11_11_1920_2_Pipeline_colLoop'
================================================================
* Date:           Wed Sep  4 19:39:11 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.371 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1928|     1928|  6.362 us|  6.362 us|  1928|  1928|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- colLoop  |     1926|     1926|         8|          1|          1|  1920|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_V = alloca i32 1"   --->   Operation 11 'alloca' 'j_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %lsc_out_data243, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ltm_in_data242, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %width"   --->   Operation 14 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %j_V"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body309"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_V_1 = load i11 %j_V"   --->   Operation 17 'load' 'j_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.94ns)   --->   "%icmp_ln245 = icmp_eq  i11 %j_V_1, i11 %width_read" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:245]   --->   Operation 18 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%j_V_2 = add i11 %j_V_1, i11 1"   --->   Operation 19 'add' 'j_V_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %icmp_ln245, void %for.body309.split_ifconv, void %for.inc402.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:245]   --->   Operation 20 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln245 = store i11 %j_V_2, i11 %j_V" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:245]   --->   Operation 21 'store' 'store_ln245' <Predicate = (!icmp_ln245)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.73>
ST_2 : Operation 22 [1/1] (1.20ns)   --->   "%tmp_V = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %ltm_in_data242" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'tmp_V' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r_V = trunc i30 %tmp_V"   --->   Operation 23 'trunc' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%g_V = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %tmp_V, i32 10, i32 19"   --->   Operation 24 'partselect' 'g_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%b_V = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %tmp_V, i32 20, i32 29"   --->   Operation 25 'partselect' 'b_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln1316 = zext i10 %r_V"   --->   Operation 26 'zext' 'zext_ln1316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1316_1 = zext i10 %r_V"   --->   Operation 27 'zext' 'zext_ln1316_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1316_3 = zext i10 %g_V"   --->   Operation 28 'zext' 'zext_ln1316_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1316_6 = zext i10 %b_V"   --->   Operation 29 'zext' 'zext_ln1316_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1316_7 = zext i10 %b_V"   --->   Operation 30 'zext' 'zext_ln1316_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i36 %zext_ln1316_7, i36 68699934634"   --->   Operation 31 'mul' 'r_V_5' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_6 = mul i36 %zext_ln1316_1, i36 68686029678"   --->   Operation 32 'mul' 'r_V_6' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_8 = mul i33 %zext_ln1316_6, i33 8587706577"   --->   Operation 33 'mul' 'r_V_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_9 = mul i34 %zext_ln1316, i34 17174983658"   --->   Operation 34 'mul' 'r_V_9' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i36 %zext_ln1316_3, i36 68692472129"   --->   Operation 35 'mul' 'r_V_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.37>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln1316_2 = zext i10 %r_V"   --->   Operation 36 'zext' 'zext_ln1316_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.36ns)   --->   "%r_V_1 = mul i39 %zext_ln1316_2, i39 445737074"   --->   Operation 37 'mul' 'r_V_1' <Predicate = true> <Delay = 2.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1316_4 = zext i10 %g_V"   --->   Operation 38 'zext' 'zext_ln1316_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.37ns)   --->   "%r_V_3 = mul i39 %zext_ln1316_4, i39 549598081214"   --->   Operation 39 'mul' 'r_V_3' <Predicate = true> <Delay = 2.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i36 %zext_ln1316_7, i36 68699934634"   --->   Operation 40 'mul' 'r_V_5' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_6 = mul i36 %zext_ln1316_1, i36 68686029678"   --->   Operation 41 'mul' 'r_V_6' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [2/2] (2.36ns)   --->   "%r_V_7 = mul i39 %zext_ln1316_4, i39 304110528"   --->   Operation 42 'mul' 'r_V_7' <Predicate = true> <Delay = 2.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_8 = mul i33 %zext_ln1316_6, i33 8587706577"   --->   Operation 43 'mul' 'r_V_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_9 = mul i34 %zext_ln1316, i34 17174983658"   --->   Operation 44 'mul' 'r_V_9' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i36 %zext_ln1316_3, i36 68692472129"   --->   Operation 45 'mul' 'r_V_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.37>
ST_4 : Operation 46 [1/2] (2.36ns)   --->   "%r_V_1 = mul i39 %zext_ln1316_2, i39 445737074"   --->   Operation 46 'mul' 'r_V_1' <Predicate = true> <Delay = 2.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i19 @_ssdm_op_PartSelect.i19.i39.i32.i32, i39 %r_V_1, i32 20, i32 38"   --->   Operation 47 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/2] (2.37ns)   --->   "%r_V_3 = mul i39 %zext_ln1316_4, i39 549598081214"   --->   Operation 48 'mul' 'r_V_3' <Predicate = true> <Delay = 2.37> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i19 @_ssdm_op_PartSelect.i19.i39.i32.i32, i39 %r_V_3, i32 20, i32 38"   --->   Operation 49 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln1316_5 = zext i10 %b_V"   --->   Operation 50 'zext' 'zext_ln1316_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i36 %zext_ln1316_7, i36 68699934634"   --->   Operation 51 'mul' 'r_V_5' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_6 = mul i36 %zext_ln1316_1, i36 68686029678"   --->   Operation 52 'mul' 'r_V_6' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/2] (2.36ns)   --->   "%r_V_7 = mul i39 %zext_ln1316_4, i39 304110528"   --->   Operation 53 'mul' 'r_V_7' <Predicate = true> <Delay = 2.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i19 @_ssdm_op_PartSelect.i19.i39.i32.i32, i39 %r_V_7, i32 20, i32 38"   --->   Operation 54 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_8 = mul i33 %zext_ln1316_6, i33 8587706577"   --->   Operation 55 'mul' 'r_V_8' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_9 = mul i34 %zext_ln1316, i34 17174983658"   --->   Operation 56 'mul' 'r_V_9' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_10 = mul i36 %zext_ln1316_3, i36 68692472129"   --->   Operation 57 'mul' 'r_V_10' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 58 [2/2] (2.36ns)   --->   "%r_V_11 = mul i39 %zext_ln1316_5, i39 300298744"   --->   Operation 58 'mul' 'r_V_11' <Predicate = true> <Delay = 2.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.36>
ST_5 : Operation 59 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_5 = mul i36 %zext_ln1316_7, i36 68699934634"   --->   Operation 59 'mul' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %r_V_5, i32 20, i32 35"   --->   Operation 60 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_6 = mul i36 %zext_ln1316_1, i36 68686029678"   --->   Operation 61 'mul' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %r_V_6, i32 20, i32 35"   --->   Operation 62 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_8 = mul i33 %zext_ln1316_6, i33 8587706577"   --->   Operation 63 'mul' 'r_V_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i13 @_ssdm_op_PartSelect.i13.i33.i32.i32, i33 %r_V_8, i32 20, i32 32"   --->   Operation 64 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_9 = mul i34 %zext_ln1316, i34 17174983658"   --->   Operation 65 'mul' 'r_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i14 @_ssdm_op_PartSelect.i14.i34.i32.i32, i34 %r_V_9, i32 20, i32 33"   --->   Operation 66 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_10 = mul i36 %zext_ln1316_3, i36 68692472129"   --->   Operation 67 'mul' 'r_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %r_V_10, i32 20, i32 35"   --->   Operation 68 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (2.36ns)   --->   "%r_V_11 = mul i39 %zext_ln1316_5, i39 300298744"   --->   Operation 69 'mul' 'r_V_11' <Predicate = true> <Delay = 2.36> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.36> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i19 @_ssdm_op_PartSelect.i19.i39.i32.i32, i39 %r_V_11, i32 20, i32 38"   --->   Operation 70 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1393 = zext i19 %tmp_3"   --->   Operation 71 'zext' 'zext_ln1393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1393 = sext i19 %tmp_6"   --->   Operation 72 'sext' 'sext_ln1393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.88ns)   --->   "%ret_V_12 = add i21 %sext_ln1393, i21 %zext_ln1393"   --->   Operation 73 'add' 'ret_V_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1393_3 = sext i16 %tmp_9"   --->   Operation 74 'sext' 'sext_ln1393_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1393_1 = zext i19 %tmp_10"   --->   Operation 75 'zext' 'zext_ln1393_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.88ns)   --->   "%ret_V_15 = add i21 %zext_ln1393_1, i21 %sext_ln1393_3"   --->   Operation 76 'add' 'ret_V_15' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1393_6 = sext i14 %tmp_12"   --->   Operation 77 'sext' 'sext_ln1393_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1393_7 = sext i16 %tmp_13"   --->   Operation 78 'sext' 'sext_ln1393_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.85ns)   --->   "%ret_V_18 = add i21 %sext_ln1393_7, i21 %sext_ln1393_6"   --->   Operation 79 'add' 'ret_V_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.21>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1393_1 = sext i21 %ret_V_12"   --->   Operation 80 'sext' 'sext_ln1393_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1393_2 = sext i16 %tmp_8"   --->   Operation 81 'sext' 'sext_ln1393_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.90ns)   --->   "%ret_V_13 = add i22 %sext_ln1393_1, i22 %sext_ln1393_2"   --->   Operation 82 'add' 'ret_V_13' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %ret_V_13, i32 8, i32 21"   --->   Operation 83 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1048 = sext i14 %tmp_1"   --->   Operation 84 'sext' 'sext_ln1048' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node ret_V_14)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %ret_V_13, i32 21"   --->   Operation 85 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1049 = trunc i22 %ret_V_13"   --->   Operation 86 'trunc' 'trunc_ln1049' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i8.i20, i8 %trunc_ln1049, i20 0"   --->   Operation 87 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.01ns)   --->   "%icmp_ln1049 = icmp_eq  i28 %tmp, i28 0"   --->   Operation 88 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.83ns)   --->   "%ret_V = add i15 %sext_ln1048, i15 1"   --->   Operation 89 'add' 'ret_V' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node ret_V_14)   --->   "%select_ln1048 = select i1 %icmp_ln1049, i15 %sext_ln1048, i15 %ret_V"   --->   Operation 90 'select' 'select_ln1048' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_14 = select i1 %p_Result_s, i15 %select_ln1048, i15 %sext_ln1048"   --->   Operation 91 'select' 'ret_V_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1393_4 = sext i21 %ret_V_15"   --->   Operation 92 'sext' 'sext_ln1393_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1393_5 = sext i13 %tmp_11"   --->   Operation 93 'sext' 'sext_ln1393_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.90ns)   --->   "%ret_V_16 = add i22 %sext_ln1393_4, i22 %sext_ln1393_5"   --->   Operation 94 'add' 'ret_V_16' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %ret_V_16, i32 8, i32 21"   --->   Operation 95 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1048_1 = sext i14 %tmp_5"   --->   Operation 96 'sext' 'sext_ln1048_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node ret_V_17)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %ret_V_16, i32 21"   --->   Operation 97 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln1049_1 = trunc i22 %ret_V_16"   --->   Operation 98 'trunc' 'trunc_ln1049_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i8.i20, i8 %trunc_ln1049_1, i20 0"   --->   Operation 99 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.01ns)   --->   "%icmp_ln1049_1 = icmp_eq  i28 %tmp_2, i28 0"   --->   Operation 100 'icmp' 'icmp_ln1049_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.83ns)   --->   "%ret_V_6 = add i15 %sext_ln1048_1, i15 1"   --->   Operation 101 'add' 'ret_V_6' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node ret_V_17)   --->   "%select_ln1048_1 = select i1 %icmp_ln1049_1, i15 %sext_ln1048_1, i15 %ret_V_6"   --->   Operation 102 'select' 'select_ln1048_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_17 = select i1 %p_Result_1, i15 %select_ln1048_1, i15 %sext_ln1048_1"   --->   Operation 103 'select' 'ret_V_17' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1393_8 = sext i21 %ret_V_18"   --->   Operation 104 'sext' 'sext_ln1393_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1393_2 = zext i19 %tmp_14"   --->   Operation 105 'zext' 'zext_ln1393_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.88ns)   --->   "%ret_V_19 = add i22 %sext_ln1393_8, i22 %zext_ln1393_2"   --->   Operation 106 'add' 'ret_V_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i14 @_ssdm_op_PartSelect.i14.i22.i32.i32, i22 %ret_V_19, i32 8, i32 21"   --->   Operation 107 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1048_2 = sext i14 %tmp_7"   --->   Operation 108 'sext' 'sext_ln1048_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node ret_V_20)   --->   "%p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %ret_V_19, i32 21"   --->   Operation 109 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1049_2 = trunc i22 %ret_V_19"   --->   Operation 110 'trunc' 'trunc_ln1049_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i8.i20, i8 %trunc_ln1049_2, i20 0"   --->   Operation 111 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (1.01ns)   --->   "%icmp_ln1049_2 = icmp_eq  i28 %tmp_4, i28 0"   --->   Operation 112 'icmp' 'icmp_ln1049_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.83ns)   --->   "%ret_V_10 = add i15 %sext_ln1048_2, i15 1"   --->   Operation 113 'add' 'ret_V_10' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node ret_V_20)   --->   "%select_ln1048_2 = select i1 %icmp_ln1049_2, i15 %sext_ln1048_2, i15 %ret_V_10"   --->   Operation 114 'select' 'select_ln1048_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.29ns) (out node of the LUT)   --->   "%ret_V_20 = select i1 %p_Result_2, i15 %select_ln1048_2, i15 %sext_ln1048_2"   --->   Operation 115 'select' 'ret_V_20' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %ret_V_14, i32 10, i32 14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 116 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %ret_V_17, i32 10, i32 14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 117 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %ret_V_20, i32 10, i32 14" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 118 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.45>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1029 = sext i15 %ret_V_14"   --->   Operation 119 'sext' 'sext_ln1029' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1029_1 = sext i15 %ret_V_17"   --->   Operation 120 'sext' 'sext_ln1029_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1029_2 = sext i15 %ret_V_20"   --->   Operation 121 'sext' 'sext_ln1029_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.75ns)   --->   "%icmp_ln97 = icmp_sgt  i5 %tmp_18, i5 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 122 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.29ns)   --->   "%select_ln97 = select i1 %icmp_ln97, i16 1023, i16 %sext_ln1029" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 123 'select' 'select_ln97' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln97, i32 15" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:98]   --->   Operation 124 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i16 %select_ln97"   --->   Operation 125 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.40ns)   --->   "%select_ln260 = select i1 %tmp_19, i10 0, i10 %trunc_ln260"   --->   Operation 126 'select' 'select_ln260' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 127 [1/1] (0.75ns)   --->   "%icmp_ln97_1 = icmp_sgt  i5 %tmp_20, i5 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 127 'icmp' 'icmp_ln97_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.29ns)   --->   "%select_ln97_1 = select i1 %icmp_ln97_1, i16 1023, i16 %sext_ln1029_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 128 'select' 'select_ln97_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln97_1, i32 15" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:98]   --->   Operation 129 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln260_1 = trunc i16 %select_ln97_1"   --->   Operation 130 'trunc' 'trunc_ln260_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.40ns)   --->   "%select_ln260_1 = select i1 %tmp_21, i10 0, i10 %trunc_ln260_1"   --->   Operation 131 'select' 'select_ln260_1' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.75ns)   --->   "%icmp_ln97_2 = icmp_sgt  i5 %tmp_22, i5 0" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 132 'icmp' 'icmp_ln97_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.29ns)   --->   "%select_ln97_2 = select i1 %icmp_ln97_2, i16 1023, i16 %sext_ln1029_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97]   --->   Operation 133 'select' 'select_ln97_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %select_ln97_2, i32 15" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:98]   --->   Operation 134 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln260_2 = trunc i16 %select_ln97_2"   --->   Operation 135 'trunc' 'trunc_ln260_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.40ns)   --->   "%select_ln260_2 = select i1 %tmp_23, i10 0, i10 %trunc_ln260_2"   --->   Operation 136 'select' 'select_ln260_2' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 143 'ret' 'ret_ln0' <Predicate = (icmp_ln245)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.20>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln248 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:248]   --->   Operation 137 'specpipeline' 'specpipeline_ln248' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%speclooptripcount_ln247 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1920, i64 1920, i64 1920" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:247]   --->   Operation 138 'speclooptripcount' 'speclooptripcount_ln247' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln230 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:230]   --->   Operation 139 'specloopname' 'specloopname_ln230' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %select_ln260_2, i10 %select_ln260_1, i10 %select_ln260"   --->   Operation 140 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %lsc_out_data243, i30 %p_Result_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'write' 'write_ln174' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln245 = br void %for.body309" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:245]   --->   Operation 142 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.3ns, clock uncertainty: 0.891ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('j.V') [4]  (0 ns)
	'load' operation ('j.V') on local variable 'j.V' [11]  (0 ns)
	'add' operation ('j.V') [13]  (0.798 ns)
	'store' operation ('store_ln245', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:245) of variable 'j.V' on local variable 'j.V' [117]  (0.427 ns)
	blocking operation 0.146 ns on control path)

 <State 2>: 1.74ns
The critical path consists of the following:
	fifo read operation ('tmp.V', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'ltm_in_data242' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [19]  (1.2 ns)
	'mul' operation of DSP[35] ('r.V') [35]  (0.535 ns)

 <State 3>: 2.37ns
The critical path consists of the following:
	'mul' operation ('r.V') [30]  (2.37 ns)

 <State 4>: 2.37ns
The critical path consists of the following:
	'mul' operation ('r.V') [30]  (2.37 ns)

 <State 5>: 2.37ns
The critical path consists of the following:
	'mul' operation ('r.V') [47]  (2.37 ns)

 <State 6>: 2.22ns
The critical path consists of the following:
	'add' operation ('ret.V') [54]  (0.904 ns)
	'icmp' operation ('icmp_ln1049') [60]  (1.02 ns)
	'select' operation ('select_ln1048') [62]  (0 ns)
	'select' operation ('ret.V') [63]  (0.294 ns)

 <State 7>: 1.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln97', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97) [98]  (0.753 ns)
	'select' operation ('v', ../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_colorcorrectionmatrix.hpp:97) [99]  (0.294 ns)
	'select' operation ('select_ln260') [102]  (0.403 ns)

 <State 8>: 1.2ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'lsc_out_data243' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [116]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
