; triple majority circuit
; https://en.wikipedia.org/wiki/Triple_modular_redundancy

i0---i1----+---------(Q0 
i2---i0----+ 
i1---i2----+
