Input Description:
fsm with 3 states

Generated Verilog:
// Unsupported description
