LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.std_logic_unsigned.ALL;

entity a is
port(
b,c : in std_logic;
d : out std_logic
);
end a;

architecture ar of a is
begin
process(a,b)
if(a='1')then 
d='1';
end if;
if(b='1')then
d='0';
end if;

end process;
end ar;